{
  "creator": "Next Generation Place and Route (Version nextpnr-0.7-52-geb099a92)",
  "modules": {
    "top": {
      "settings": {
        "route": "00000000000000000000000000000001",
        "router/tmg_ripup": "0 ",
        "router1/useEstimate": "1 ",
        "router1/fullCleanupReroute": "1 ",
        "router1/cleanupReroute": "1 ",
        "router1/maxIterCnt": "200",
        "place": "00000000000000000000000000000001",
        "placer1/startTemp": "1.000000",
        "placer1/minBelsForGridPick": "64",
        "placer1/netShareWeight": "0.000000",
        "placer1/constraintWeight": "10.000000",
        "placerHeap/cellPlacementTimeout": "8",
        "placerHeap/netShareWeight": "0.000000",
        "placerHeap/parallelRefine": "0 ",
        "pack": "00000000000000000000000000000001",
        "synth": "00000000000000000000000000000001",
        "placerHeap/timingWeight": "10 ",
        "placerHeap/criticalityExponent": "2",
        "placerHeap/beta": "0.900000",
        "placerHeap/alpha": "0.100000",
        "seed": "01010011010110001001011110010011",
        "arch.type": " ",
        "arch.name": "ARCHNAME",
        "router": "router1",
        "placer": "heap",
        "auto_freq": "00000000000000000000000000000000",
        "slack_redist_iter": "00000000000000000000000000000000",
        "timing_driven": "00000000000000000000000000000001",
        "target_freq": "27000000.000000",
        "cst.filename": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tangnano9k.cst",
        "packer.partno": "GW1NR-LV9QN88PC6/I5",
        "packer.chipdb": "GW1N-9C",
        "packer.arch": "himbaechel/gowin"
      },
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:1.1-119.10",
        "keep": "00000000000000000000000000000001"
      },
      "ports": {
        "uartTx": {
          "direction": "output",
          "bits": [ 7323 ]
        },
        "uartRx": {
          "direction": "input",
          "bits": [ 7322 ]
        },
        "o_led": {
          "direction": "output",
          "bits": [ 8576, 8572, 8568, 8564, 8560, 8556 ]
        },
        "neoPxD": {
          "direction": "output",
          "bits": [ 7320 ]
        },
        "led_data": {
          "direction": "output",
          "bits": [ 7319 ]
        },
        "led_clk": {
          "direction": "output",
          "bits": [ 7318 ]
        },
        "debug_1": {
          "direction": "output",
          "bits": [ 7317 ]
        },
        "debug_0": {
          "direction": "output",
          "bits": [ 7316 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 7315 ]
        }
      },
      "cells": {
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12506 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12505 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12504 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU5"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8660 ],
            "CIN": [ 12503 ],
            "COUT": [  ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12502 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8906 ],
            "CIN": [ 12500 ],
            "COUT": [  ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12499 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9108 ],
            "CIN": [ 12497 ],
            "COUT": [  ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12496 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12494 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12493 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/ALU2"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9245 ],
            "CIN": [ 12491 ],
            "COUT": [  ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12490 ]
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU4"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9536 ],
            "CIN": [ 12488 ],
            "COUT": [  ]
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12487 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12486 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU1"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12484 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU3"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "CIN": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10467 ],
            "CIN": [ 12483 ],
            "COUT": [  ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12482 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12481 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12480 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12478 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12476 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12474 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_D_LUT4_F_I2_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "ONE2C"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12472 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/ALU5"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12470 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_D_ALU_SUM_DUMMY_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/ALU3"
          },
          "port_directions": {
          },
          "connections": {
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12468 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "C2L"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/ALU0"
          },
          "port_directions": {
            "I2": "input",
            "COUT": "output"
          },
          "connections": {
            "I2": [ 12460 ],
            "COUT": [ 12467 ]
          }
        },
        "GSR": {
          "hide_name": 0,
          "type": "GSR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GSR"
          },
          "port_directions": {
            "GSRI": "input"
          },
          "connections": {
            "GSRI": [ 12460 ]
          }
        },
        "wb.neopixels.tvalid_LUT2_I0_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12421 ],
            "I2": [ 12414 ],
            "I1": [ 12406 ],
            "I0": [ 12400 ],
            "F": [ 12439 ]
          }
        },
        "wb.neopixels.tvalid_LUT2_I0_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12421 ],
            "I2": [ 12414 ],
            "I1": [ 12406 ],
            "I0": [ 12400 ],
            "F": [ 12438 ]
          }
        },
        "wb.neopixels.tvalid_LUT2_I0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12427 ],
            "O": [ 12402 ],
            "I1": [ 12439 ],
            "I0": [ 12438 ]
          }
        },
        "wb.neopixels.tvalid_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y6/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12402 ],
            "I0": [ 12294 ],
            "F": [ 12397 ]
          }
        },
        "wb.neopixels.tvalid_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y6/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:123.1-177.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12397 ],
            "Q": [ 12294 ],
            "D": [ 12288 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12398 ],
            "I3": [ 12460 ],
            "I1": [ 12400 ],
            "I0": [ 12461 ],
            "COUT": [ 12434 ],
            "CIN": [ 12410 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_4_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12427 ],
            "F": [ 12431 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y7/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:123.1-177.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12402 ],
            "Q": [ 12427 ],
            "D": [ 12431 ],
            "CLK": [ 8585 ],
            "CE": [ 12397 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12429 ],
            "I3": [ 12460 ],
            "I1": [ 12427 ],
            "I0": [ 12460 ],
            "COUT": [ 12424 ],
            "CIN": [ 12467 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12419 ],
            "I3": [ 12460 ],
            "I1": [ 12421 ],
            "I0": [ 12461 ],
            "COUT": [ 12417 ],
            "CIN": [ 12424 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:123.1-177.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12402 ],
            "Q": [ 12421 ],
            "D": [ 12419 ],
            "CLK": [ 8585 ],
            "CE": [ 12397 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12412 ],
            "I3": [ 12460 ],
            "I1": [ 12414 ],
            "I0": [ 12461 ],
            "COUT": [ 12409 ],
            "CIN": [ 12417 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:123.1-177.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12402 ],
            "Q": [ 12414 ],
            "D": [ 12412 ],
            "CLK": [ 8585 ],
            "CE": [ 12397 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12404 ],
            "I3": [ 12460 ],
            "I1": [ 12406 ],
            "I0": [ 12461 ],
            "COUT": [ 12410 ],
            "CIN": [ 12409 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:123.1-177.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12402 ],
            "Q": [ 12406 ],
            "D": [ 12404 ],
            "CLK": [ 8585 ],
            "CE": [ 12397 ]
          }
        },
        "wb.neopixels.state_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y7/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:123.1-177.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12402 ],
            "Q": [ 12400 ],
            "D": [ 12398 ],
            "CLK": [ 8585 ],
            "CE": [ 12397 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12352 ],
            "I3": [ 12460 ],
            "I1": [ 12332 ],
            "I0": [ 12461 ],
            "COUT": [ 12395 ],
            "CIN": [ 12357 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_CE_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12309 ],
            "I0": [ 12314 ],
            "F": [ 12391 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_CE_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12309 ],
            "I2": [ 12314 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12390 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_CE_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12195 ],
            "O": [ 12351 ],
            "I1": [ 12391 ],
            "I0": [ 12390 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12302 ],
            "F": [ 12387 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12034 ],
            "O": [ 12385 ],
            "I1": [ 12291 ],
            "I0": [ 12387 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12302 ],
            "D": [ 12385 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12383 ],
            "I3": [ 12460 ],
            "I1": [ 12302 ],
            "I0": [ 12460 ],
            "COUT": [ 12381 ],
            "CIN": [ 12468 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12379 ],
            "I3": [ 12460 ],
            "I1": [ 12323 ],
            "I0": [ 12461 ],
            "COUT": [ 12375 ],
            "CIN": [ 12381 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y4/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12034 ],
            "I0": [ 12379 ],
            "F": [ 12377 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y4/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12323 ],
            "D": [ 12377 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12373 ],
            "I3": [ 12460 ],
            "I1": [ 12329 ],
            "I0": [ 12461 ],
            "COUT": [ 12371 ],
            "CIN": [ 12375 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12329 ],
            "D": [ 12373 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12369 ],
            "I3": [ 12460 ],
            "I1": [ 12328 ],
            "I0": [ 12461 ],
            "COUT": [ 12365 ],
            "CIN": [ 12371 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12328 ],
            "D": [ 12369 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_3_D_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12361 ],
            "I3": [ 12460 ],
            "I1": [ 12335 ],
            "I0": [ 12461 ],
            "COUT": [ 12356 ],
            "CIN": [ 12366 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12363 ],
            "I3": [ 12460 ],
            "I1": [ 12336 ],
            "I0": [ 12461 ],
            "COUT": [ 12366 ],
            "CIN": [ 12365 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12336 ],
            "D": [ 12363 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12034 ],
            "I0": [ 12361 ],
            "F": [ 12359 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12335 ],
            "D": [ 12359 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12354 ],
            "I3": [ 12460 ],
            "I1": [ 12334 ],
            "I0": [ 12461 ],
            "COUT": [ 12357 ],
            "CIN": [ 12356 ]
          }
        },
        "wb.neoPx.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12334 ],
            "D": [ 12354 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 12332 ],
            "D": [ 12352 ],
            "CLK": [ 8585 ],
            "CE": [ 12351 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12302 ],
            "I2": [ 12323 ],
            "I1": [ 12336 ],
            "I0": [ 12335 ],
            "F": [ 12338 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_F_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y4/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12034 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12348 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12195 ],
            "I0": [ 12314 ],
            "F": [ 12034 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12207 ],
            "I2": [ 12201 ],
            "I1": [ 12271 ],
            "I0": [ 12266 ],
            "F": [ 12320 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y7/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12241 ],
            "I2": [ 12236 ],
            "I1": [ 12198 ],
            "I0": [ 12194 ],
            "F": [ 12319 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12226 ],
            "I2": [ 12222 ],
            "I1": [ 12217 ],
            "I0": [ 12212 ],
            "F": [ 12318 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12261 ],
            "I2": [ 12256 ],
            "I1": [ 12251 ],
            "I0": [ 12246 ],
            "F": [ 12317 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y5/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12195 ],
            "I0": [ 12314 ],
            "F": [ 12341 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12326 ],
            "I2": [ 12325 ],
            "I1": [ 12302 ],
            "I0": [ 12323 ],
            "F": [ 12314 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12338 ],
            "I2": [ 12325 ],
            "I1": [ 12334 ],
            "I0": [ 12332 ],
            "F": [ 12304 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12336 ],
            "I2": [ 12335 ],
            "I1": [ 12334 ],
            "I0": [ 12332 ],
            "F": [ 12326 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12329 ],
            "I0": [ 12328 ],
            "F": [ 12325 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y4/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12326 ],
            "I2": [ 12325 ],
            "I1": [ 12302 ],
            "I0": [ 12323 ],
            "F": [ 12306 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12320 ],
            "I2": [ 12319 ],
            "I1": [ 12318 ],
            "I0": [ 12317 ],
            "F": [ 12312 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 12311 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 12314 ],
            "O": [ 12309 ],
            "I1": [ 12312 ],
            "I0": [ 12311 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y7/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12034 ],
            "I0": [ 12309 ],
            "F": [ 12192 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12306 ],
            "I0": [ 12304 ],
            "F": [ 12195 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111011100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12195 ],
            "I2": [ 12306 ],
            "I1": [ 12288 ],
            "I0": [ 12294 ],
            "F": [ 12284 ]
          }
        },
        "wb.neoPx.ready_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y5/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12304 ],
            "I2": [ 12302 ],
            "I1": [ 12288 ],
            "I0": [ 12294 ],
            "F": [ 12291 ]
          }
        },
        "wb.neoPx.ready_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y5/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 12288 ],
            "D": [ 12284 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.out_bit_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y6/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12055 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12281 ]
          }
        },
        "wb.neoPx.out_bit_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y6/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12277 ],
            "D": [ 12281 ],
            "CLK": [ 8585 ],
            "CE": [ 12278 ]
          }
        },
        "wb.neoPx.o_serial_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12278 ]
          }
        },
        "wb.neoPx.o_serial_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12278 ],
            "I0": [ 12277 ],
            "F": [ 8551 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12193 ],
            "I3": [ 12460 ],
            "I1": [ 12194 ],
            "I0": [ 12461 ],
            "COUT": [ 12274 ],
            "CIN": [ 12233 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12270 ],
            "I3": [ 12460 ],
            "I1": [ 12271 ],
            "I0": [ 12461 ],
            "COUT": [ 12268 ],
            "CIN": [ 12204 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12271 ],
            "D": [ 12270 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12265 ],
            "I3": [ 12460 ],
            "I1": [ 12266 ],
            "I0": [ 12461 ],
            "COUT": [ 12263 ],
            "CIN": [ 12268 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12266 ],
            "D": [ 12265 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12260 ],
            "I3": [ 12460 ],
            "I1": [ 12261 ],
            "I0": [ 12461 ],
            "COUT": [ 12258 ],
            "CIN": [ 12263 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12261 ],
            "D": [ 12260 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12255 ],
            "I3": [ 12460 ],
            "I1": [ 12256 ],
            "I0": [ 12461 ],
            "COUT": [ 12253 ],
            "CIN": [ 12258 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12256 ],
            "D": [ 12255 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12250 ],
            "I3": [ 12460 ],
            "I1": [ 12251 ],
            "I0": [ 12461 ],
            "COUT": [ 12248 ],
            "CIN": [ 12253 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12251 ],
            "D": [ 12250 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12245 ],
            "I3": [ 12460 ],
            "I1": [ 12246 ],
            "I0": [ 12461 ],
            "COUT": [ 12243 ],
            "CIN": [ 12248 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12246 ],
            "D": [ 12245 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12240 ],
            "I3": [ 12460 ],
            "I1": [ 12241 ],
            "I0": [ 12461 ],
            "COUT": [ 12238 ],
            "CIN": [ 12243 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12241 ],
            "D": [ 12240 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12235 ],
            "I3": [ 12460 ],
            "I1": [ 12236 ],
            "I0": [ 12461 ],
            "COUT": [ 12232 ],
            "CIN": [ 12238 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12236 ],
            "D": [ 12235 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12197 ],
            "I3": [ 12460 ],
            "I1": [ 12198 ],
            "I0": [ 12461 ],
            "COUT": [ 12233 ],
            "CIN": [ 12232 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_15_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y7/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12226 ],
            "F": [ 12229 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y7/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12226 ],
            "D": [ 12229 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12227 ],
            "I3": [ 12460 ],
            "I1": [ 12226 ],
            "I0": [ 12460 ],
            "COUT": [ 12224 ],
            "CIN": [ 12470 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12221 ],
            "I3": [ 12460 ],
            "I1": [ 12222 ],
            "I0": [ 12461 ],
            "COUT": [ 12219 ],
            "CIN": [ 12224 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12222 ],
            "D": [ 12221 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_13_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12216 ],
            "I3": [ 12460 ],
            "I1": [ 12217 ],
            "I0": [ 12461 ],
            "COUT": [ 12214 ],
            "CIN": [ 12219 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12217 ],
            "D": [ 12216 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_12_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12211 ],
            "I3": [ 12460 ],
            "I1": [ 12212 ],
            "I0": [ 12461 ],
            "COUT": [ 12209 ],
            "CIN": [ 12214 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12212 ],
            "D": [ 12211 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_11_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12206 ],
            "I3": [ 12460 ],
            "I1": [ 12207 ],
            "I0": [ 12461 ],
            "COUT": [ 12203 ],
            "CIN": [ 12209 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X32Y6/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12207 ],
            "D": [ 12206 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12200 ],
            "I3": [ 12460 ],
            "I1": [ 12201 ],
            "I0": [ 12461 ],
            "COUT": [ 12204 ],
            "CIN": [ 12203 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X33Y6/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12201 ],
            "D": [ 12200 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12198 ],
            "D": [ 12197 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X34Y6/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:157.1-203.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12195 ],
            "Q": [ 12194 ],
            "D": [ 12193 ],
            "CLK": [ 8585 ],
            "CE": [ 12192 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12188 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12067 ],
            "COUT": [ 12190 ],
            "CIN": [ 12142 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y4/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12188 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12066 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y4/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12082 ],
            "I0": [ 12017 ],
            "F": [ 12185 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_9": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y4/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12081 ],
            "D": [ 12185 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_8_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12182 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12120 ],
            "COUT": [ 12178 ],
            "CIN": [ 12080 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y4/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12182 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12180 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_8": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y4/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12120 ],
            "D": [ 12180 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_7_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12176 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12107 ],
            "COUT": [ 12172 ],
            "CIN": [ 12178 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y6/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12176 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12174 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_7": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y6/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12107 ],
            "D": [ 12174 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_6_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12170 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12106 ],
            "COUT": [ 12166 ],
            "CIN": [ 12172 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y6/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12170 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12168 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_6": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y6/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12106 ],
            "D": [ 12168 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_5_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12164 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12105 ],
            "COUT": [ 12160 ],
            "CIN": [ 12166 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y6/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12164 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12162 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_5": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y6/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12105 ],
            "D": [ 12162 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_4_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12158 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12104 ],
            "COUT": [ 12154 ],
            "CIN": [ 12160 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y5/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12158 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12156 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_4": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y5/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12104 ],
            "D": [ 12156 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_3_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12152 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12110 ],
            "COUT": [ 12148 ],
            "CIN": [ 12154 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12152 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12150 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_3": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X39Y5/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12110 ],
            "D": [ 12150 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_2_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12146 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12109 ],
            "COUT": [ 12141 ],
            "CIN": [ 12148 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12146 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12144 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_2": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y6/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12109 ],
            "D": [ 12144 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_1_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12139 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12070 ],
            "COUT": [ 12142 ],
            "CIN": [ 12141 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y6/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12139 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12069 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000000110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y5/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12117 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12136 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_15": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y5/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12117 ],
            "D": [ 12136 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12134 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 12117 ],
            "COUT": [ 12132 ],
            "CIN": [ 12472 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12130 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12115 ],
            "COUT": [ 12126 ],
            "CIN": [ 12132 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12130 ],
            "I0": [ 12017 ],
            "F": [ 12128 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_14": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X35Y5/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12115 ],
            "D": [ 12128 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_13_D_LUT2_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12124 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12113 ],
            "COUT": [ 12096 ],
            "CIN": [ 12126 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y4/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12124 ],
            "I0": [ 12017 ],
            "F": [ 12122 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_13": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y4/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12113 ],
            "D": [ 12122 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_LUT4_F_2_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12086 ],
            "I2": [ 12073 ],
            "I1": [ 12081 ],
            "I0": [ 12120 ],
            "F": [ 12118 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12118 ],
            "I2": [ 12117 ],
            "I1": [ 12115 ],
            "I0": [ 12113 ],
            "F": [ 12102 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12110 ],
            "I2": [ 12109 ],
            "I1": [ 12070 ],
            "I0": [ 12067 ],
            "F": [ 12101 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12107 ],
            "I2": [ 12106 ],
            "I1": [ 12105 ],
            "I0": [ 12104 ],
            "F": [ 12100 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12102 ],
            "I2": [ 12101 ],
            "I1": [ 12100 ],
            "I0": [ 12092 ],
            "F": [ 12055 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12088 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12086 ],
            "COUT": [ 12077 ],
            "CIN": [ 12097 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y5/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12094 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12092 ],
            "COUT": [ 12097 ],
            "CIN": [ 12096 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000001100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y4/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12094 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12090 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_12": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y4/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12092 ],
            "D": [ 12090 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000101110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y6/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 12055 ],
            "I2": [ 12088 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12085 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_11": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y6/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12086 ],
            "D": [ 12085 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y4/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12017 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12082 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12081 ],
            "COUT": [ 12080 ],
            "CIN": [ 12078 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y5/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 12075 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12073 ],
            "COUT": [ 12078 ],
            "CIN": [ 12077 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y4/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 12075 ],
            "I1": [ 12039 ],
            "I0": [ 12020 ],
            "F": [ 12072 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_10": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X37Y4/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12073 ],
            "D": [ 12072 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q_1": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y6/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12070 ],
            "D": [ 12069 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.counter_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X38Y4/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12067 ],
            "D": [ 12066 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.neoPx.bit_state_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y6/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 12055 ],
            "I0": [ 12017 ],
            "F": [ 12015 ]
          }
        },
        "wb.neoPx.bit_state_DFFRE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y6/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 12039 ],
            "F": [ 12037 ]
          }
        },
        "wb.neoPx.bit_state_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y6/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12039 ],
            "D": [ 12037 ],
            "CLK": [ 8585 ],
            "CE": [ 12015 ]
          }
        },
        "wb.neoPx.bit_state_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X36Y6/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:81.1-155.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 12034 ],
            "Q": [ 12020 ],
            "D": [ 12017 ],
            "CLK": [ 8585 ],
            "CE": [ 12015 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9597 ],
            "I2": [ 11913 ],
            "I1": [ 9714 ],
            "I0": [ 9703 ],
            "F": [ 9603 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10018 ],
            "I2": [ 10985 ],
            "I1": [ 10315 ],
            "I0": [ 10339 ],
            "F": [ 12010 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I3_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10018 ],
            "I0": [ 10985 ],
            "F": [ 12009 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10342 ],
            "O": [ 11924 ],
            "I1": [ 12010 ],
            "I0": [ 12009 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_MUX2_LUT5_S0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011000100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10937 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 12005 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010011000100100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10937 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 12004 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10892 ],
            "O": [ 10954 ],
            "I1": [ 12005 ],
            "I0": [ 12004 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 10762 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10892 ],
            "I2": [ 10085 ],
            "I1": [ 10872 ],
            "I0": [ 10438 ],
            "F": [ 10914 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10445 ],
            "I1": [ 9507 ],
            "I0": [ 9503 ],
            "F": [ 10892 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 9637 ],
            "I0": [ 11141 ],
            "F": [ 11787 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 11007 ],
            "I0": [ 11293 ],
            "F": [ 11786 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10872 ],
            "I0": [ 10937 ],
            "F": [ 9468 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111011011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10339 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11994 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011011110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10339 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11993 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11986 ],
            "I1": [ 11994 ],
            "I0": [ 11993 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11989 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11988 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11985 ],
            "I1": [ 11989 ],
            "I0": [ 11988 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10315 ],
            "O": [ 11941 ],
            "I1": [ 11986 ],
            "I0": [ 11985 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111011001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10339 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11981 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10339 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11980 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11973 ],
            "I1": [ 11981 ],
            "I0": [ 11980 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11976 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11975 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11972 ],
            "I1": [ 11976 ],
            "I0": [ 11975 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10315 ],
            "O": [ 11940 ],
            "I1": [ 11973 ],
            "I0": [ 11972 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11968 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11967 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11960 ],
            "I1": [ 11968 ],
            "I0": [ 11967 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11963 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11962 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11959 ],
            "I1": [ 11963 ],
            "I0": [ 11962 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10315 ],
            "O": [ 11944 ],
            "I1": [ 11960 ],
            "I0": [ 11959 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11955 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11954 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11947 ],
            "I1": [ 11955 ],
            "I0": [ 11954 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11950 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11949 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9433 ],
            "O": [ 11946 ],
            "I1": [ 11950 ],
            "I0": [ 11949 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10315 ],
            "O": [ 11943 ],
            "I1": [ 11947 ],
            "I0": [ 11946 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y11/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11929 ],
            "O": [ 11865 ],
            "I1": [ 11944 ],
            "I0": [ 11943 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11929 ],
            "O": [ 11866 ],
            "I1": [ 11941 ],
            "I0": [ 11940 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1_F_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11391 ],
            "I0": [ 10985 ],
            "F": [ 11936 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10342 ],
            "I2": [ 11808 ],
            "I1": [ 11391 ],
            "I0": [ 10985 ],
            "F": [ 11935 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10345 ],
            "O": [ 11750 ],
            "I1": [ 11936 ],
            "I0": [ 11935 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9433 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 9458 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10342 ],
            "I0": [ 11808 ],
            "F": [ 10861 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11929 ],
            "I0": [ 10872 ],
            "F": [ 11742 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11928 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11929 ],
            "I1": [ 11926 ],
            "I0": [ 11928 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10937 ],
            "I2": [ 9507 ],
            "I1": [ 9503 ],
            "I0": [ 11913 ],
            "F": [ 11926 ]
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11924 ],
            "I2": [ 10892 ],
            "I1": [ 9468 ],
            "I0": [ 11913 ],
            "F": [ 11736 ]
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11405 ],
            "I1": [ 11403 ],
            "I0": [ 10937 ],
            "F": [ 11914 ]
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8830 ],
            "I2": [ 8819 ],
            "I1": [ 8805 ],
            "I0": [ 8790 ],
            "F": [ 11918 ]
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8857 ],
            "I0": [ 8844 ],
            "F": [ 11917 ]
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11918 ],
            "I2": [ 11917 ],
            "I1": [ 8884 ],
            "I0": [ 8871 ],
            "F": [ 11405 ]
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11918 ],
            "I2": [ 11917 ],
            "I1": [ 8884 ],
            "I0": [ 8871 ],
            "F": [ 11404 ]
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11403 ]
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 11914 ],
            "Q": [ 11913 ],
            "D": [ 11404 ],
            "CLK": [ 8585 ],
            "CE": [ 11403 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10624 ],
            "I2": [ 10604 ],
            "I1": [ 10584 ],
            "I0": [ 10564 ],
            "F": [ 11896 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10423 ],
            "I2": [ 10106 ],
            "I1": [ 9757 ],
            "I0": [ 9744 ],
            "F": [ 11895 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11894 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_1_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9911 ],
            "I2": [ 9891 ],
            "I1": [ 9871 ],
            "I0": [ 9851 ],
            "F": [ 11900 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9830 ],
            "I2": [ 9770 ],
            "I1": [ 10663 ],
            "I0": [ 10644 ],
            "F": [ 11899 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11898 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11900 ],
            "O": [ 11888 ],
            "I1": [ 11899 ],
            "I0": [ 11898 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11896 ],
            "O": [ 11887 ],
            "I1": [ 11895 ],
            "I0": [ 11894 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9997 ],
            "I2": [ 9979 ],
            "I1": [ 9959 ],
            "I0": [ 9931 ],
            "F": [ 11891 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11891 ],
            "I2": [ 10182 ],
            "I1": [ 10161 ],
            "I0": [ 10140 ],
            "F": [ 11889 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11889 ],
            "I2": [ 11888 ],
            "I1": [ 11887 ],
            "I0": [ 10119 ],
            "F": [ 9732 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10892 ],
            "I1": [ 9690 ],
            "I0": [ 8884 ],
            "F": [ 11287 ]
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9732 ],
            "I1": [ 11877 ],
            "I0": [ 9600 ],
            "F": [ 9597 ]
          }
        },
        "wb.master.wb_stb_o_reg_DFF_Q_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11881 ]
          }
        },
        "wb.master.wb_stb_o_reg_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10861 ],
            "I2": [ 11742 ],
            "I1": [ 10345 ],
            "I0": [ 9458 ],
            "F": [ 11880 ]
          }
        },
        "wb.master.wb_stb_o_reg_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11750 ],
            "O": [ 11869 ],
            "I1": [ 11881 ],
            "I0": [ 11880 ]
          }
        },
        "wb.master.wb_stb_o_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11877 ],
            "D": [ 11869 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9458 ],
            "I1": [ 10872 ],
            "I0": [ 10937 ],
            "F": [ 11857 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y11/MUX7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10342 ],
            "O": [ 11393 ],
            "I1": [ 11866 ],
            "I0": [ 11865 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9453 ],
            "O": [ 11392 ],
            "I1": [ 11860 ],
            "I0": [ 11862 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101110101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11857 ],
            "I2": [ 9265 ],
            "I1": [ 11853 ],
            "I0": [ 9423 ],
            "F": [ 11862 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9265 ],
            "I1": [ 11853 ],
            "I0": [ 9423 ],
            "F": [ 11860 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11851 ],
            "I1": [ 9433 ],
            "I0": [ 11853 ],
            "F": [ 11457 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9453 ],
            "I0": [ 11857 ],
            "F": [ 11851 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9438 ],
            "I0": [ 9431 ],
            "F": [ 11850 ]
          }
        },
        "wb.master.temp_axis_tvalid_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9431 ],
            "Q": [ 11853 ],
            "D": [ 11851 ],
            "CLK": [ 8585 ],
            "CE": [ 11850 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11838 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9507 ],
            "I1": [ 11205 ],
            "I0": [ 11072 ],
            "F": [ 11844 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 11342 ],
            "I0": [ 10956 ],
            "F": [ 11843 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 11342 ],
            "I0": [ 10956 ],
            "F": [ 11842 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11844 ],
            "O": [ 11840 ],
            "I1": [ 11843 ],
            "I0": [ 11842 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9468 ],
            "I2": [ 11840 ],
            "I1": [ 9458 ],
            "I0": [ 8790 ],
            "F": [ 11837 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9453 ],
            "O": [ 11453 ],
            "I1": [ 11838 ],
            "I0": [ 11837 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11821 ],
            "I2": [ 11828 ],
            "I1": [ 9468 ],
            "I0": [ 8884 ],
            "F": [ 11449 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11448 ],
            "D": [ 11449 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I3_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 9690 ],
            "I0": [ 11189 ],
            "F": [ 11830 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I3_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 11055 ],
            "I0": [ 11330 ],
            "F": [ 11829 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I3_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11405 ],
            "I1": [ 11403 ],
            "I0": [ 10937 ],
            "F": [ 11821 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9458 ],
            "I1": [ 11830 ],
            "I0": [ 11829 ],
            "F": [ 11828 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I2_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 9674 ],
            "I0": [ 11173 ],
            "F": [ 11824 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 11037 ],
            "I0": [ 11318 ],
            "F": [ 11823 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9458 ],
            "I1": [ 11824 ],
            "I0": [ 11823 ],
            "F": [ 11819 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11821 ],
            "I2": [ 11819 ],
            "I1": [ 9468 ],
            "I0": [ 8871 ],
            "F": [ 11443 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11442 ],
            "D": [ 11443 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT4_F_I2_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11630 ],
            "I2": [ 11610 ],
            "I1": [ 11590 ],
            "I0": [ 11570 ],
            "F": [ 11815 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11815 ],
            "I2": [ 11545 ],
            "I1": [ 11468 ],
            "I0": [ 11463 ],
            "F": [ 11812 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11472 ],
            "I2": [ 11667 ],
            "I1": [ 11663 ],
            "I0": [ 11650 ],
            "F": [ 11811 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11812 ],
            "I2": [ 11811 ],
            "I1": [ 11516 ],
            "I0": [ 11484 ],
            "F": [ 10342 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10328 ],
            "I0": [ 10320 ],
            "F": [ 10985 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10315 ],
            "I0": [ 10339 ],
            "F": [ 11808 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10937 ],
            "I0": [ 10322 ],
            "F": [ 11391 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10445 ],
            "I0": [ 11797 ],
            "F": [ 10345 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10445 ],
            "I0": [ 11797 ],
            "F": [ 11136 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9507 ],
            "I0": [ 9503 ],
            "F": [ 11797 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9503 ],
            "I0": [ 11157 ],
            "F": [ 11800 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9503 ],
            "I1": [ 9653 ],
            "I0": [ 11025 ],
            "F": [ 11799 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9507 ],
            "O": [ 11795 ],
            "I1": [ 11800 ],
            "I0": [ 11799 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9458 ],
            "I2": [ 11797 ],
            "I1": [ 11795 ],
            "I0": [ 11305 ],
            "F": [ 11791 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 10937 ],
            "F": [ 11792 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11792 ],
            "I2": [ 11791 ],
            "I1": [ 9468 ],
            "I0": [ 8857 ],
            "F": [ 11437 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11436 ],
            "D": [ 11437 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_4_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9458 ],
            "I2": [ 11787 ],
            "I1": [ 11786 ],
            "I0": [ 8844 ],
            "F": [ 11784 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9458 ],
            "I1": [ 11787 ],
            "I0": [ 11786 ],
            "F": [ 11783 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_4_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9468 ],
            "O": [ 11431 ],
            "I1": [ 11784 ],
            "I0": [ 11783 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11430 ],
            "D": [ 11431 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9458 ],
            "I2": [ 11777 ],
            "I1": [ 11776 ],
            "I0": [ 8830 ],
            "F": [ 11774 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 9617 ],
            "I0": [ 11121 ],
            "F": [ 11777 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 10995 ],
            "I0": [ 11264 ],
            "F": [ 11776 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9458 ],
            "I1": [ 11777 ],
            "I0": [ 11776 ],
            "F": [ 11773 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9468 ],
            "O": [ 11425 ],
            "I1": [ 11774 ],
            "I0": [ 11773 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11424 ],
            "D": [ 11425 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11419 ],
            "D": [ 9451 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111010101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9458 ],
            "I2": [ 11766 ],
            "I1": [ 11765 ],
            "I0": [ 8805 ],
            "F": [ 11763 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 11217 ],
            "I0": [ 11098 ],
            "F": [ 11766 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 11366 ],
            "I0": [ 10969 ],
            "F": [ 11765 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9458 ],
            "I1": [ 11766 ],
            "I0": [ 11765 ],
            "F": [ 11762 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9468 ],
            "O": [ 11414 ],
            "I1": [ 11763 ],
            "I0": [ 11762 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11413 ],
            "D": [ 11414 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11452 ],
            "D": [ 11453 ],
            "CLK": [ 8585 ],
            "CE": [ 9438 ]
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11748 ]
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9453 ],
            "I2": [ 11398 ],
            "I1": [ 10872 ],
            "I0": [ 10937 ],
            "F": [ 11755 ]
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9453 ],
            "I2": [ 11398 ],
            "I1": [ 10872 ],
            "I0": [ 10937 ],
            "F": [ 11754 ]
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10779 ],
            "O": [ 11752 ],
            "I1": [ 11755 ],
            "I0": [ 11754 ]
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100101111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10861 ],
            "I2": [ 11752 ],
            "I1": [ 10345 ],
            "I0": [ 10762 ],
            "F": [ 11747 ]
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11750 ],
            "O": [ 11745 ],
            "I1": [ 11748 ],
            "I0": [ 11747 ]
          }
        },
        "wb.master.state_reg_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10328 ],
            "D": [ 11745 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.master.state_reg_DFF_Q_1_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110001001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9433 ],
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 11740 ]
          }
        },
        "wb.master.state_reg_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10861 ],
            "I2": [ 11742 ],
            "I1": [ 11740 ],
            "I0": [ 10762 ],
            "F": [ 11738 ]
          }
        },
        "wb.master.state_reg_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10322 ],
            "D": [ 11738 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.master.state_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 10320 ],
            "D": [ 11736 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11463 ],
            "I0": [ 8790 ],
            "F": [ 11732 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11726 ],
            "F": [ 11731 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11721 ],
            "I1": [ 11732 ],
            "I0": [ 11731 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11463 ],
            "F": [ 11724 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11726 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11463 ],
            "COUT": [ 11728 ],
            "CIN": [ 11559 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11726 ],
            "F": [ 11723 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11720 ],
            "I1": [ 11724 ],
            "I0": [ 11723 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11461 ],
            "I1": [ 11721 ],
            "I0": [ 11720 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11694 ],
            "I2": [ 10876 ],
            "I1": [ 11692 ],
            "I0": [ 11668 ],
            "F": [ 11716 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11694 ],
            "I1": [ 10876 ],
            "I0": [ 11668 ],
            "F": [ 11715 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_9_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11713 ],
            "I1": [ 11716 ],
            "I0": [ 11715 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y11/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11667 ],
            "D": [ 11713 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11698 ],
            "I2": [ 10876 ],
            "I1": [ 11696 ],
            "I0": [ 11664 ],
            "F": [ 11709 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11698 ],
            "I1": [ 10876 ],
            "I0": [ 11664 ],
            "F": [ 11708 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_8_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11706 ],
            "I1": [ 11709 ],
            "I0": [ 11708 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11663 ],
            "D": [ 11706 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11650 ],
            "I0": [ 8884 ],
            "F": [ 11702 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11658 ],
            "F": [ 11701 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11653 ],
            "I1": [ 11702 ],
            "I0": [ 11701 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11650 ],
            "F": [ 11656 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10892 ],
            "I0": [ 11663 ],
            "F": [ 11698 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10874 ],
            "I0": [ 8790 ],
            "F": [ 11696 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10892 ],
            "I0": [ 11667 ],
            "F": [ 11694 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10874 ],
            "I0": [ 8805 ],
            "F": [ 11692 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10892 ],
            "I0": [ 11472 ],
            "F": [ 11478 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10874 ],
            "I0": [ 8819 ],
            "F": [ 11480 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10892 ],
            "I0": [ 11484 ],
            "F": [ 11490 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10874 ],
            "I0": [ 8830 ],
            "F": [ 11492 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10892 ],
            "I0": [ 10316 ],
            "F": [ 11500 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10874 ],
            "I0": [ 8844 ],
            "F": [ 11502 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10892 ],
            "I0": [ 10317 ],
            "F": [ 11510 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10874 ],
            "I0": [ 8857 ],
            "F": [ 11512 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10892 ],
            "I0": [ 11516 ],
            "F": [ 11522 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10874 ],
            "I0": [ 8871 ],
            "F": [ 11524 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11680 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 10339 ],
            "COUT": [ 11678 ],
            "CIN": [ 12474 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11521 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11516 ],
            "COUT": [ 11676 ],
            "CIN": [ 11678 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11509 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10317 ],
            "COUT": [ 11674 ],
            "CIN": [ 11676 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11499 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10316 ],
            "COUT": [ 11672 ],
            "CIN": [ 11674 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11489 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11484 ],
            "COUT": [ 11670 ],
            "CIN": [ 11672 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11477 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11472 ],
            "COUT": [ 11666 ],
            "CIN": [ 11670 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11668 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11667 ],
            "COUT": [ 11662 ],
            "CIN": [ 11666 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11664 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11663 ],
            "COUT": [ 11660 ],
            "CIN": [ 11662 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11658 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11650 ],
            "COUT": [ 11640 ],
            "CIN": [ 11660 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11658 ],
            "F": [ 11655 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11652 ],
            "I1": [ 11656 ],
            "I0": [ 11655 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11648 ],
            "I1": [ 11653 ],
            "I0": [ 11652 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11650 ],
            "D": [ 11648 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11630 ],
            "I0": [ 8871 ],
            "F": [ 11644 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11638 ],
            "F": [ 11643 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11633 ],
            "I1": [ 11644 ],
            "I0": [ 11643 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11630 ],
            "F": [ 11636 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11638 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11630 ],
            "COUT": [ 11620 ],
            "CIN": [ 11640 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11638 ],
            "F": [ 11635 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11632 ],
            "I1": [ 11636 ],
            "I0": [ 11635 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11628 ],
            "I1": [ 11633 ],
            "I0": [ 11632 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11630 ],
            "D": [ 11628 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11610 ],
            "I0": [ 8857 ],
            "F": [ 11624 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11618 ],
            "F": [ 11623 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11613 ],
            "I1": [ 11624 ],
            "I0": [ 11623 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11610 ],
            "F": [ 11616 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11618 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11610 ],
            "COUT": [ 11600 ],
            "CIN": [ 11620 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11618 ],
            "F": [ 11615 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11612 ],
            "I1": [ 11616 ],
            "I0": [ 11615 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11608 ],
            "I1": [ 11613 ],
            "I0": [ 11612 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11610 ],
            "D": [ 11608 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11590 ],
            "I0": [ 8844 ],
            "F": [ 11604 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11598 ],
            "F": [ 11603 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11593 ],
            "I1": [ 11604 ],
            "I0": [ 11603 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11590 ],
            "F": [ 11596 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11598 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11590 ],
            "COUT": [ 11580 ],
            "CIN": [ 11600 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11598 ],
            "F": [ 11595 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11592 ],
            "I1": [ 11596 ],
            "I0": [ 11595 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11588 ],
            "I1": [ 11593 ],
            "I0": [ 11592 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11590 ],
            "D": [ 11588 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11570 ],
            "I0": [ 8830 ],
            "F": [ 11584 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11578 ],
            "F": [ 11583 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11573 ],
            "I1": [ 11584 ],
            "I0": [ 11583 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11570 ],
            "F": [ 11576 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11578 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11570 ],
            "COUT": [ 11556 ],
            "CIN": [ 11580 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11578 ],
            "F": [ 11575 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11572 ],
            "I1": [ 11576 ],
            "I0": [ 11575 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11568 ],
            "I1": [ 11573 ],
            "I0": [ 11572 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11570 ],
            "D": [ 11568 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11545 ],
            "I0": [ 8819 ],
            "F": [ 11564 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11554 ],
            "F": [ 11563 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11549 ],
            "I1": [ 11564 ],
            "I0": [ 11563 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11545 ],
            "F": [ 11552 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 10762 ],
            "F": [ 10876 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11535 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11468 ],
            "COUT": [ 11559 ],
            "CIN": [ 11557 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y10/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 11554 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 11545 ],
            "COUT": [ 11557 ],
            "CIN": [ 11556 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11554 ],
            "F": [ 11551 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11548 ],
            "I1": [ 11552 ],
            "I0": [ 11551 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y11/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11543 ],
            "I1": [ 11549 ],
            "I0": [ 11548 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11545 ],
            "D": [ 11543 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11088 ],
            "I1": [ 11468 ],
            "I0": [ 8805 ],
            "F": [ 11539 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11535 ],
            "F": [ 11538 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11530 ],
            "I1": [ 11539 ],
            "I0": [ 11538 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11468 ],
            "F": [ 11533 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 11535 ],
            "F": [ 11532 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10876 ],
            "O": [ 11529 ],
            "I1": [ 11533 ],
            "I0": [ 11532 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11466 ],
            "I1": [ 11530 ],
            "I0": [ 11529 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_15_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001111000011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10892 ],
            "I2": [ 10876 ],
            "I1": [ 10339 ],
            "I0": [ 8884 ],
            "F": [ 11526 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10339 ],
            "D": [ 11526 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11522 ],
            "I2": [ 10876 ],
            "I1": [ 11524 ],
            "I0": [ 11521 ],
            "F": [ 11519 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11522 ],
            "I1": [ 10876 ],
            "I0": [ 11521 ],
            "F": [ 11518 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_14_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y10/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11514 ],
            "I1": [ 11519 ],
            "I0": [ 11518 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11516 ],
            "D": [ 11514 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11510 ],
            "I2": [ 10876 ],
            "I1": [ 11512 ],
            "I0": [ 11509 ],
            "F": [ 11507 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11510 ],
            "I1": [ 10876 ],
            "I0": [ 11509 ],
            "F": [ 11506 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_13_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y10/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11504 ],
            "I1": [ 11507 ],
            "I0": [ 11506 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10317 ],
            "D": [ 11504 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11500 ],
            "I2": [ 10876 ],
            "I1": [ 11502 ],
            "I0": [ 11499 ],
            "F": [ 11497 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11500 ],
            "I1": [ 10876 ],
            "I0": [ 11499 ],
            "F": [ 11496 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_12_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11494 ],
            "I1": [ 11497 ],
            "I0": [ 11496 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y7/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10316 ],
            "D": [ 11494 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11490 ],
            "I2": [ 10876 ],
            "I1": [ 11492 ],
            "I0": [ 11489 ],
            "F": [ 11487 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11490 ],
            "I1": [ 10876 ],
            "I0": [ 11489 ],
            "F": [ 11486 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_11_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11482 ],
            "I1": [ 11487 ],
            "I0": [ 11486 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11484 ],
            "D": [ 11482 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11478 ],
            "I2": [ 10876 ],
            "I1": [ 11480 ],
            "I0": [ 11477 ],
            "F": [ 11475 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11478 ],
            "I1": [ 10876 ],
            "I0": [ 11477 ],
            "F": [ 11474 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_10_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11471 ],
            "I1": [ 11475 ],
            "I0": [ 11474 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y11/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11472 ],
            "D": [ 11471 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11468 ],
            "D": [ 11466 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.ptr_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y8/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11463 ],
            "D": [ 11461 ],
            "CLK": [ 8585 ],
            "CE": [ 10939 ]
          }
        },
        "wb.master.output_axis_tvalid_reg_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9245 ],
            "I1": [ 9148 ],
            "I0": [ 9265 ],
            "F": [ 9119 ]
          }
        },
        "wb.master.output_axis_tvalid_reg_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9245 ],
            "I1": [ 9148 ],
            "I0": [ 9265 ],
            "F": [ 9236 ]
          }
        },
        "wb.master.output_axis_tvalid_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9265 ],
            "D": [ 11457 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tready_int_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 9433 ],
            "D": [ 11392 ],
            "CLK": [ 8585 ]
          }
        },
        "$PACKER_GND_DRV": {
          "hide_name": 1,
          "type": "GOWIN_GND",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/GND"
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 12461 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11453 ],
            "I1": [ 9441 ],
            "I0": [ 11452 ],
            "F": [ 11408 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11449 ],
            "I1": [ 9441 ],
            "I0": [ 11448 ],
            "F": [ 11445 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9231 ],
            "D": [ 11445 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11443 ],
            "I1": [ 9441 ],
            "I0": [ 11442 ],
            "F": [ 11439 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9221 ],
            "D": [ 11439 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11437 ],
            "I1": [ 9441 ],
            "I0": [ 11436 ],
            "F": [ 11433 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y15/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9211 ],
            "D": [ 11433 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11431 ],
            "I1": [ 9441 ],
            "I0": [ 11430 ],
            "F": [ 11427 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9201 ],
            "D": [ 11427 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11425 ],
            "I1": [ 9441 ],
            "I0": [ 11424 ],
            "F": [ 11421 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9191 ],
            "D": [ 11421 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9451 ],
            "I1": [ 9441 ],
            "I0": [ 11419 ],
            "F": [ 11416 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9181 ],
            "D": [ 11416 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11414 ],
            "I1": [ 9441 ],
            "I0": [ 11413 ],
            "F": [ 11410 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9171 ],
            "D": [ 11410 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y15/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:530.1-560.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9161 ],
            "D": [ 11408 ],
            "CLK": [ 8585 ],
            "CE": [ 9436 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001000100010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8767 ],
            "I2": [ 8763 ],
            "I1": [ 11382 ],
            "I0": [ 8899 ],
            "F": [ 8904 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000100010000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11405 ],
            "I2": [ 11404 ],
            "I1": [ 11403 ],
            "I0": [ 10937 ],
            "F": [ 9453 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10445 ],
            "I2": [ 10872 ],
            "I1": [ 9507 ],
            "I0": [ 9503 ],
            "F": [ 10779 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1_F_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 9727 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 10872 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9727 ],
            "I1": [ 10762 ],
            "I0": [ 9433 ],
            "F": [ 11398 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11382 ],
            "I0": [ 8899 ],
            "F": [ 10937 ]
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 11382 ],
            "I0": [ 8899 ],
            "F": [ 8903 ]
          }
        },
        "wb.master.input_axis_tready_reg_DFF_Q_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11393 ],
            "I1": [ 11392 ],
            "I0": [ 10985 ],
            "F": [ 11388 ]
          }
        },
        "wb.master.input_axis_tready_reg_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001011110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11393 ],
            "I2": [ 11392 ],
            "I1": [ 11391 ],
            "I0": [ 10985 ],
            "F": [ 11387 ]
          }
        },
        "wb.master.input_axis_tready_reg_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 11378 ],
            "I1": [ 11388 ],
            "I0": [ 11387 ]
          }
        },
        "wb.master.input_axis_tready_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 11382 ],
            "D": [ 11378 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8790 ],
            "I0": [ 10956 ],
            "F": [ 10955 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_9_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10789 ],
            "I1": [ 11366 ],
            "I0": [ 8805 ],
            "F": [ 11365 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11366 ],
            "D": [ 11365 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10482 ],
            "I2": [ 10478 ],
            "I1": [ 10474 ],
            "I0": [ 10470 ],
            "F": [ 11357 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT3_I2_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10985 ],
            "I0": [ 10322 ],
            "F": [ 10789 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10085 ],
            "I0": [ 9507 ],
            "F": [ 11088 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 11357 ],
            "I1": [ 10492 ],
            "I0": [ 10487 ],
            "F": [ 10445 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 10492 ],
            "I0": [ 10487 ],
            "F": [ 11356 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11355 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11357 ],
            "O": [ 10222 ],
            "I1": [ 11356 ],
            "I0": [ 11355 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y8/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10222 ],
            "I0": [ 8884 ],
            "F": [ 10551 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10789 ],
            "I1": [ 11342 ],
            "I0": [ 8790 ],
            "F": [ 11341 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11342 ],
            "D": [ 11341 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8884 ],
            "I0": [ 11330 ],
            "F": [ 11329 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11330 ],
            "D": [ 11329 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_6_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8871 ],
            "I0": [ 11318 ],
            "F": [ 11317 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11318 ],
            "D": [ 11317 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8857 ],
            "I0": [ 11305 ],
            "F": [ 11304 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11305 ],
            "D": [ 11304 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8844 ],
            "I0": [ 11293 ],
            "F": [ 11292 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11293 ],
            "D": [ 11292 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8830 ],
            "I0": [ 11264 ],
            "F": [ 11263 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_31_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9732 ],
            "I2": [ 10789 ],
            "I1": [ 9727 ],
            "I0": [ 9686 ],
            "F": [ 11286 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_31_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9732 ],
            "I1": [ 9727 ],
            "I0": [ 9686 ],
            "F": [ 11285 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_31_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11287 ],
            "O": [ 11283 ],
            "I1": [ 11286 ],
            "I0": [ 11285 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_31": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9690 ],
            "D": [ 11283 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10892 ],
            "I1": [ 9674 ],
            "I0": [ 8871 ],
            "F": [ 11278 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9732 ],
            "I2": [ 10789 ],
            "I1": [ 9727 ],
            "I0": [ 9668 ],
            "F": [ 11277 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9732 ],
            "I1": [ 9727 ],
            "I0": [ 9668 ],
            "F": [ 11276 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11278 ],
            "O": [ 11274 ],
            "I1": [ 11277 ],
            "I0": [ 11276 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_30": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9674 ],
            "D": [ 11274 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y13/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11264 ],
            "D": [ 11263 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8819 ],
            "I0": [ 9483 ],
            "F": [ 11138 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_29_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11258 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10892 ],
            "I2": [ 10789 ],
            "I1": [ 9653 ],
            "I0": [ 8857 ],
            "F": [ 11257 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_29_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9725 ],
            "O": [ 11255 ],
            "I1": [ 11258 ],
            "I0": [ 11257 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_29": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9653 ],
            "D": [ 11255 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10892 ],
            "I1": [ 9637 ],
            "I0": [ 8844 ],
            "F": [ 11250 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9732 ],
            "I2": [ 10789 ],
            "I1": [ 9727 ],
            "I0": [ 9633 ],
            "F": [ 11249 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9732 ],
            "I1": [ 9727 ],
            "I0": [ 9633 ],
            "F": [ 11248 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11250 ],
            "O": [ 11246 ],
            "I1": [ 11249 ],
            "I0": [ 11248 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_28": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9637 ],
            "D": [ 11246 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9732 ],
            "I1": [ 9727 ],
            "I0": [ 9614 ],
            "F": [ 11241 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 11240 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10892 ],
            "I2": [ 10789 ],
            "I1": [ 9617 ],
            "I0": [ 8830 ],
            "F": [ 11239 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11241 ],
            "O": [ 11237 ],
            "I1": [ 11240 ],
            "I0": [ 11239 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_27": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9617 ],
            "D": [ 11237 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10892 ],
            "I1": [ 9523 ],
            "I0": [ 8819 ],
            "F": [ 11232 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9732 ],
            "I2": [ 10789 ],
            "I1": [ 9727 ],
            "I0": [ 9607 ],
            "F": [ 11231 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9732 ],
            "I1": [ 9727 ],
            "I0": [ 9607 ],
            "F": [ 11230 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y12/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 11232 ],
            "O": [ 11228 ],
            "I1": [ 11231 ],
            "I0": [ 11230 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_26": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9523 ],
            "D": [ 11228 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_25_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10892 ],
            "I2": [ 10789 ],
            "I1": [ 11217 ],
            "I0": [ 8805 ],
            "F": [ 11216 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_25": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11217 ],
            "D": [ 11216 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10892 ],
            "I2": [ 10789 ],
            "I1": [ 11205 ],
            "I0": [ 8790 ],
            "F": [ 11204 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11205 ],
            "D": [ 11204 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_23_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8884 ],
            "I0": [ 11189 ],
            "F": [ 11200 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_23_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 11189 ],
            "F": [ 11199 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_23_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11188 ],
            "I1": [ 11200 ],
            "I0": [ 11199 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11189 ],
            "D": [ 11188 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_22_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8871 ],
            "I0": [ 11173 ],
            "F": [ 11184 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_22_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 11173 ],
            "F": [ 11183 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_22_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11172 ],
            "I1": [ 11184 ],
            "I0": [ 11183 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11173 ],
            "D": [ 11172 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_21_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8857 ],
            "I0": [ 11157 ],
            "F": [ 11168 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_21_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 11157 ],
            "F": [ 11167 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_21_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y12/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11156 ],
            "I1": [ 11168 ],
            "I0": [ 11167 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11157 ],
            "D": [ 11156 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_20_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8844 ],
            "I0": [ 11141 ],
            "F": [ 11152 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_20_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 11141 ],
            "F": [ 11151 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_20_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11140 ],
            "I1": [ 11152 ],
            "I0": [ 11151 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11141 ],
            "D": [ 11140 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y13/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9483 ],
            "D": [ 11138 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11136 ],
            "I2": [ 10789 ],
            "I1": [ 8805 ],
            "I0": [ 10969 ],
            "F": [ 10968 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_19_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8830 ],
            "I0": [ 11121 ],
            "F": [ 11132 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 11121 ],
            "F": [ 11131 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_19_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11120 ],
            "I1": [ 11132 ],
            "I0": [ 11131 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y13/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11121 ],
            "D": [ 11120 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_18_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8819 ],
            "I0": [ 9514 ],
            "F": [ 11116 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_18_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 9514 ],
            "F": [ 11115 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_18_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11113 ],
            "I1": [ 11116 ],
            "I0": [ 11115 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9514 ],
            "D": [ 11113 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_17_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8805 ],
            "I0": [ 11098 ],
            "F": [ 11109 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 11098 ],
            "F": [ 11108 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_17_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y11/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11097 ],
            "I1": [ 11109 ],
            "I0": [ 11108 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11098 ],
            "D": [ 11097 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_16_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 11088 ],
            "I2": [ 10789 ],
            "I1": [ 8790 ],
            "I0": [ 11072 ],
            "F": [ 11084 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10789 ],
            "I0": [ 11072 ],
            "F": [ 11083 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_16_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10445 ],
            "O": [ 11071 ],
            "I1": [ 11084 ],
            "I0": [ 11083 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11072 ],
            "D": [ 11071 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_15_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10985 ],
            "I0": [ 10322 ],
            "F": [ 11067 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_15_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10985 ],
            "I1": [ 10322 ],
            "I0": [ 11055 ],
            "F": [ 11066 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_15_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10551 ],
            "O": [ 11054 ],
            "I1": [ 11067 ],
            "I0": [ 11066 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y10/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11055 ],
            "D": [ 11054 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10222 ],
            "I0": [ 8871 ],
            "F": [ 10442 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10985 ],
            "I0": [ 10322 ],
            "F": [ 11049 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10985 ],
            "I1": [ 10322 ],
            "I0": [ 11037 ],
            "F": [ 11048 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y11/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10442 ],
            "O": [ 11036 ],
            "I1": [ 11049 ],
            "I0": [ 11048 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y12/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11037 ],
            "D": [ 11036 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_13_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10789 ],
            "I1": [ 11025 ],
            "I0": [ 8857 ],
            "F": [ 11024 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11025 ],
            "D": [ 11024 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_12_D_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10222 ],
            "I0": [ 8844 ],
            "F": [ 10299 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_12_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10985 ],
            "I0": [ 10322 ],
            "F": [ 11019 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10985 ],
            "I1": [ 10322 ],
            "I0": [ 11007 ],
            "F": [ 11018 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_12_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10299 ],
            "O": [ 11006 ],
            "I1": [ 11019 ],
            "I0": [ 11018 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y14/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 11007 ],
            "D": [ 11006 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10789 ],
            "I1": [ 10995 ],
            "I0": [ 8830 ],
            "F": [ 10994 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10995 ],
            "D": [ 10994 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D_MUX2_LUT5_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10222 ],
            "I0": [ 8819 ],
            "F": [ 10267 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10985 ],
            "I0": [ 10322 ],
            "F": [ 10982 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10222 ],
            "I2": [ 10985 ],
            "I1": [ 10322 ],
            "I0": [ 9493 ],
            "F": [ 10981 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10267 ],
            "O": [ 10979 ],
            "I1": [ 10982 ],
            "I0": [ 10981 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y8/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9493 ],
            "D": [ 10979 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10969 ],
            "D": [ 10968 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.data_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y13/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10956 ],
            "D": [ 10955 ],
            "CLK": [ 8585 ],
            "CE": [ 10954 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10945 ],
            "I2": [ 10789 ],
            "I1": [ 10944 ],
            "I0": [ 10762 ],
            "F": [ 10942 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10949 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10470 ],
            "COUT": [ 10951 ],
            "CIN": [ 10786 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10779 ],
            "I0": [ 10949 ],
            "F": [ 10945 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10944 ],
            "I3": [ 12460 ],
            "I1": [ 10470 ],
            "I0": [ 12461 ],
            "COUT": [ 10947 ],
            "CIN": [ 10775 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10945 ],
            "I1": [ 10944 ],
            "I0": [ 10762 ],
            "F": [ 10941 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 10754 ],
            "I1": [ 10942 ],
            "I0": [ 10941 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_CE_LUT4_F_I1_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y12/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10436 ],
            "I2": [ 10876 ],
            "I1": [ 10934 ],
            "I0": [ 10872 ],
            "F": [ 10939 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_CE_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10762 ],
            "I1": [ 10937 ],
            "I0": [ 9433 ],
            "F": [ 10934 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100100011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y8/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9453 ],
            "I2": [ 10876 ],
            "I1": [ 10934 ],
            "I0": [ 10872 ],
            "F": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10789 ],
            "I2": [ 10872 ],
            "I1": [ 10762 ],
            "I0": [ 9507 ],
            "F": [ 10930 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10789 ],
            "I2": [ 10872 ],
            "I1": [ 10762 ],
            "I0": [ 9507 ],
            "F": [ 10929 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10924 ],
            "O": [ 10920 ],
            "I1": [ 10930 ],
            "I0": [ 10929 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10445 ],
            "I2": [ 10872 ],
            "I1": [ 10464 ],
            "I0": [ 9503 ],
            "F": [ 10924 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010101010111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10789 ],
            "I2": [ 10872 ],
            "I1": [ 10762 ],
            "I0": [ 9507 ],
            "F": [ 10923 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010001000111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10789 ],
            "I2": [ 10872 ],
            "I1": [ 10762 ],
            "I0": [ 9507 ],
            "F": [ 10922 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10924 ],
            "O": [ 10919 ],
            "I1": [ 10923 ],
            "I0": [ 10922 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y10/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 10917 ],
            "I1": [ 10920 ],
            "I0": [ 10919 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9507 ],
            "D": [ 10917 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10914 ],
            "I2": [ 10789 ],
            "I1": [ 10085 ],
            "I0": [ 10762 ],
            "F": [ 10912 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10914 ],
            "I1": [ 10085 ],
            "I0": [ 10762 ],
            "F": [ 10911 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 10909 ],
            "I1": [ 10912 ],
            "I0": [ 10911 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9503 ],
            "D": [ 10909 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10905 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10087 ],
            "I0": [ 10762 ],
            "F": [ 10904 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10867 ],
            "O": [ 10859 ],
            "I1": [ 10905 ],
            "I0": [ 10904 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10853 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10487 ],
            "COUT": [ 10832 ],
            "CIN": [ 10896 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10901 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 9507 ],
            "COUT": [ 10898 ],
            "CIN": [ 12476 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10899 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9503 ],
            "COUT": [ 10895 ],
            "CIN": [ 10898 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10874 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10492 ],
            "COUT": [ 10896 ],
            "CIN": [ 10895 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000011010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y7/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10892 ],
            "I2": [ 10876 ],
            "I1": [ 10874 ],
            "I0": [ 10872 ],
            "F": [ 10867 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10866 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10345 ],
            "I2": [ 10087 ],
            "I1": [ 10789 ],
            "I0": [ 10762 ],
            "F": [ 10865 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10867 ],
            "O": [ 10858 ],
            "I1": [ 10866 ],
            "I0": [ 10865 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y7/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10861 ],
            "O": [ 10856 ],
            "I1": [ 10859 ],
            "I0": [ 10858 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10492 ],
            "D": [ 10856 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10841 ],
            "I2": [ 10789 ],
            "I1": [ 10840 ],
            "I0": [ 10762 ],
            "F": [ 10838 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10779 ],
            "I0": [ 10853 ],
            "F": [ 10841 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10851 ],
            "I3": [ 12460 ],
            "I1": [ 9507 ],
            "I0": [ 12460 ],
            "COUT": [ 10848 ],
            "CIN": [ 12478 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10849 ],
            "I3": [ 12460 ],
            "I1": [ 9503 ],
            "I0": [ 12461 ],
            "COUT": [ 10845 ],
            "CIN": [ 10848 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10846 ],
            "I3": [ 12460 ],
            "I1": [ 10492 ],
            "I0": [ 12461 ],
            "COUT": [ 10843 ],
            "CIN": [ 10845 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10840 ],
            "I3": [ 12460 ],
            "I1": [ 10487 ],
            "I0": [ 12461 ],
            "COUT": [ 10828 ],
            "CIN": [ 10843 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10841 ],
            "I1": [ 10840 ],
            "I0": [ 10762 ],
            "F": [ 10837 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 10835 ],
            "I1": [ 10838 ],
            "I0": [ 10837 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10487 ],
            "D": [ 10835 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10826 ],
            "I2": [ 10789 ],
            "I1": [ 10825 ],
            "I0": [ 10762 ],
            "F": [ 10823 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y6/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10830 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10482 ],
            "COUT": [ 10817 ],
            "CIN": [ 10832 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10779 ],
            "I0": [ 10830 ],
            "F": [ 10826 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10825 ],
            "I3": [ 12460 ],
            "I1": [ 10482 ],
            "I0": [ 12461 ],
            "COUT": [ 10813 ],
            "CIN": [ 10828 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10826 ],
            "I1": [ 10825 ],
            "I0": [ 10762 ],
            "F": [ 10822 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 10820 ],
            "I1": [ 10823 ],
            "I0": [ 10822 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10482 ],
            "D": [ 10820 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10811 ],
            "I2": [ 10789 ],
            "I1": [ 10810 ],
            "I0": [ 10762 ],
            "F": [ 10808 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10815 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10478 ],
            "COUT": [ 10785 ],
            "CIN": [ 10817 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10779 ],
            "I0": [ 10815 ],
            "F": [ 10811 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10810 ],
            "I3": [ 12460 ],
            "I1": [ 10478 ],
            "I0": [ 12461 ],
            "COUT": [ 10774 ],
            "CIN": [ 10813 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10811 ],
            "I1": [ 10810 ],
            "I0": [ 10762 ],
            "F": [ 10807 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y7/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 10805 ],
            "I1": [ 10808 ],
            "I0": [ 10807 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y7/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10478 ],
            "D": [ 10805 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111001000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10772 ],
            "I2": [ 10789 ],
            "I1": [ 10771 ],
            "I0": [ 10762 ],
            "F": [ 10759 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y6/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10777 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10474 ],
            "COUT": [ 10786 ],
            "CIN": [ 10785 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10779 ],
            "I0": [ 10777 ],
            "F": [ 10772 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y6/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10771 ],
            "I3": [ 12460 ],
            "I1": [ 10474 ],
            "I0": [ 12461 ],
            "COUT": [ 10775 ],
            "CIN": [ 10774 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10772 ],
            "I1": [ 10771 ],
            "I0": [ 10762 ],
            "F": [ 10758 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10331 ],
            "O": [ 10756 ],
            "I1": [ 10759 ],
            "I0": [ 10758 ]
          }
        },
        "wb.master.count_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10474 ],
            "D": [ 10756 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.count_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10470 ],
            "D": [ 10754 ],
            "CLK": [ 8585 ],
            "CE": [ 10753 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10748 ],
            "I1": [ 9795 ],
            "I0": [ 8790 ],
            "F": [ 10746 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y2/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10748 ],
            "I3": [ 12460 ],
            "I1": [ 9744 ],
            "I0": [ 12461 ],
            "COUT": [ 10750 ],
            "CIN": [ 10358 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10748 ],
            "I1": [ 9795 ],
            "I0": [ 9744 ],
            "F": [ 10745 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 9743 ],
            "I1": [ 10746 ],
            "I0": [ 10745 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10678 ],
            "I0": [ 8805 ],
            "F": [ 10676 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10088 ],
            "I2": [ 10087 ],
            "I1": [ 10085 ],
            "I0": [ 9507 ],
            "F": [ 10740 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10739 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10732 ],
            "I1": [ 10740 ],
            "I0": [ 10739 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10735 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10734 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10731 ],
            "I1": [ 10735 ],
            "I0": [ 10734 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10716 ],
            "I1": [ 10732 ],
            "I0": [ 10731 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10727 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10726 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10719 ],
            "I1": [ 10727 ],
            "I0": [ 10726 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10722 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10721 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10718 ],
            "I1": [ 10722 ],
            "I0": [ 10721 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10715 ],
            "I1": [ 10719 ],
            "I0": [ 10718 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10026 ],
            "O": [ 10684 ],
            "I1": [ 10716 ],
            "I0": [ 10715 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10711 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10710 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10703 ],
            "I1": [ 10711 ],
            "I0": [ 10710 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10706 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10705 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10702 ],
            "I1": [ 10706 ],
            "I0": [ 10705 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10687 ],
            "I1": [ 10703 ],
            "I0": [ 10702 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10698 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10697 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10690 ],
            "I1": [ 10698 ],
            "I0": [ 10697 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10693 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10692 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10689 ],
            "I1": [ 10693 ],
            "I0": [ 10692 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10686 ],
            "I1": [ 10690 ],
            "I0": [ 10689 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y5/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10026 ],
            "O": [ 10683 ],
            "I1": [ 10687 ],
            "I0": [ 10686 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y5/MUX7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10022 ],
            "O": [ 9785 ],
            "I1": [ 10684 ],
            "I0": [ 10683 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10659 ],
            "I3": [ 12460 ],
            "I1": [ 10644 ],
            "I0": [ 12461 ],
            "COUT": [ 10640 ],
            "CIN": [ 10680 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10678 ],
            "I3": [ 12460 ],
            "I1": [ 10663 ],
            "I0": [ 12461 ],
            "COUT": [ 10680 ],
            "CIN": [ 9826 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10678 ],
            "I0": [ 10663 ],
            "F": [ 10675 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 10662 ],
            "I1": [ 10676 ],
            "I0": [ 10675 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10663 ],
            "D": [ 10662 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10659 ],
            "I0": [ 8790 ],
            "F": [ 10657 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10659 ],
            "I0": [ 10644 ],
            "F": [ 10656 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_8_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y4/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 10643 ],
            "I1": [ 10657 ],
            "I0": [ 10656 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10644 ],
            "D": [ 10643 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10638 ],
            "I0": [ 8884 ],
            "F": [ 10636 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10638 ],
            "I3": [ 12460 ],
            "I1": [ 10624 ],
            "I0": [ 12461 ],
            "COUT": [ 10620 ],
            "CIN": [ 10640 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10638 ],
            "I0": [ 10624 ],
            "F": [ 10635 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 10623 ],
            "I1": [ 10636 ],
            "I0": [ 10635 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10624 ],
            "D": [ 10623 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10618 ],
            "I0": [ 8871 ],
            "F": [ 10616 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10618 ],
            "I3": [ 12460 ],
            "I1": [ 10604 ],
            "I0": [ 12461 ],
            "COUT": [ 10600 ],
            "CIN": [ 10620 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10618 ],
            "I0": [ 10604 ],
            "F": [ 10615 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 10603 ],
            "I1": [ 10616 ],
            "I0": [ 10615 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10604 ],
            "D": [ 10603 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10598 ],
            "I0": [ 8857 ],
            "F": [ 10596 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10598 ],
            "I3": [ 12460 ],
            "I1": [ 10584 ],
            "I0": [ 12461 ],
            "COUT": [ 10580 ],
            "CIN": [ 10600 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10598 ],
            "I0": [ 10584 ],
            "F": [ 10595 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 10583 ],
            "I1": [ 10596 ],
            "I0": [ 10595 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10584 ],
            "D": [ 10583 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10578 ],
            "I0": [ 8844 ],
            "F": [ 10576 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10578 ],
            "I3": [ 12460 ],
            "I1": [ 10564 ],
            "I0": [ 12461 ],
            "COUT": [ 10560 ],
            "CIN": [ 10580 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10578 ],
            "I0": [ 10564 ],
            "F": [ 10575 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 10563 ],
            "I1": [ 10576 ],
            "I0": [ 10575 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10564 ],
            "D": [ 10563 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10558 ],
            "I1": [ 9795 ],
            "I0": [ 8830 ],
            "F": [ 10556 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10558 ],
            "I3": [ 12460 ],
            "I1": [ 10423 ],
            "I0": [ 12461 ],
            "COUT": [ 10355 ],
            "CIN": [ 10560 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10558 ],
            "I1": [ 9795 ],
            "I0": [ 10423 ],
            "F": [ 10555 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 10422 ],
            "I1": [ 10556 ],
            "I0": [ 10555 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10550 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10445 ],
            "I2": [ 9507 ],
            "I1": [ 10464 ],
            "I0": [ 9503 ],
            "F": [ 10549 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y10/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10551 ],
            "O": [ 10463 ],
            "I1": [ 10550 ],
            "I0": [ 10549 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10501 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10474 ],
            "COUT": [ 10545 ],
            "CIN": [ 10507 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_5_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y5/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10543 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10470 ],
            "COUT": [ 10546 ],
            "CIN": [ 10545 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10022 ],
            "I3": [ 12461 ],
            "I1": [ 10543 ],
            "I0": [ 12461 ],
            "COUT": [ 10542 ],
            "CIN": [ 10500 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10540 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 9503 ],
            "COUT": [ 10538 ],
            "CIN": [ 12480 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10520 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10492 ],
            "COUT": [ 10517 ],
            "CIN": [ 10538 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9503 ],
            "F": [ 10523 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10535 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12461 ],
            "COUT": [ 10532 ],
            "CIN": [ 12481 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10533 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12461 ],
            "COUT": [ 10529 ],
            "CIN": [ 10532 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10530 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 12461 ],
            "COUT": [ 10526 ],
            "CIN": [ 10529 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10527 ],
            "I3": [ 12461 ],
            "I1": [ 9507 ],
            "I0": [ 12461 ],
            "COUT": [ 10522 ],
            "CIN": [ 10526 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10524 ],
            "I3": [ 12461 ],
            "I1": [ 10523 ],
            "I0": [ 12461 ],
            "COUT": [ 10519 ],
            "CIN": [ 10522 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10087 ],
            "I3": [ 12461 ],
            "I1": [ 10520 ],
            "I0": [ 12461 ],
            "COUT": [ 10514 ],
            "CIN": [ 10519 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10515 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10487 ],
            "COUT": [ 10512 ],
            "CIN": [ 10517 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10088 ],
            "I3": [ 12461 ],
            "I1": [ 10515 ],
            "I0": [ 12461 ],
            "COUT": [ 10509 ],
            "CIN": [ 10514 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10510 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10482 ],
            "COUT": [ 10506 ],
            "CIN": [ 10512 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10034 ],
            "I3": [ 12461 ],
            "I1": [ 10510 ],
            "I0": [ 12461 ],
            "COUT": [ 10503 ],
            "CIN": [ 10509 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y5/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10504 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 10478 ],
            "COUT": [ 10507 ],
            "CIN": [ 10506 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10030 ],
            "I3": [ 12461 ],
            "I1": [ 10504 ],
            "I0": [ 12461 ],
            "COUT": [ 10499 ],
            "CIN": [ 10503 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10026 ],
            "I3": [ 12461 ],
            "I1": [ 10501 ],
            "I0": [ 12461 ],
            "COUT": [ 10500 ],
            "CIN": [ 10499 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10497 ],
            "I3": [ 12461 ],
            "I1": [ 9507 ],
            "I0": [ 12461 ],
            "COUT": [ 10495 ],
            "CIN": [ 12482 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10085 ],
            "I3": [ 12461 ],
            "I1": [ 9503 ],
            "I0": [ 12460 ],
            "COUT": [ 10490 ],
            "CIN": [ 10495 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10493 ],
            "I3": [ 12461 ],
            "I1": [ 10492 ],
            "I0": [ 12461 ],
            "COUT": [ 10485 ],
            "CIN": [ 10490 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10488 ],
            "I3": [ 12461 ],
            "I1": [ 10487 ],
            "I0": [ 12461 ],
            "COUT": [ 10481 ],
            "CIN": [ 10485 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y7/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10483 ],
            "I3": [ 12461 ],
            "I1": [ 10482 ],
            "I0": [ 12461 ],
            "COUT": [ 10477 ],
            "CIN": [ 10481 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10479 ],
            "I3": [ 12461 ],
            "I1": [ 10478 ],
            "I0": [ 12461 ],
            "COUT": [ 10473 ],
            "CIN": [ 10477 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10475 ],
            "I3": [ 12461 ],
            "I1": [ 10474 ],
            "I0": [ 12461 ],
            "COUT": [ 10469 ],
            "CIN": [ 10473 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y7/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10471 ],
            "I3": [ 12461 ],
            "I1": [ 10470 ],
            "I0": [ 12461 ],
            "COUT": [ 12483 ],
            "CIN": [ 10469 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9468 ],
            "I1": [ 10222 ],
            "I0": [ 10467 ],
            "F": [ 10436 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y5/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10436 ],
            "I0": [ 9795 ],
            "F": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_31": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10464 ],
            "D": [ 10463 ],
            "CLK": [ 8585 ],
            "CE": [ 10436 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_30_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10441 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_30_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10445 ],
            "I2": [ 9507 ],
            "I1": [ 10438 ],
            "I0": [ 9503 ],
            "F": [ 10440 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_30_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y10/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10442 ],
            "O": [ 10437 ],
            "I1": [ 10441 ],
            "I0": [ 10440 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_30": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10438 ],
            "D": [ 10437 ],
            "CLK": [ 8585 ],
            "CE": [ 10436 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10423 ],
            "D": [ 10422 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10353 ],
            "I1": [ 9795 ],
            "I0": [ 8819 ],
            "F": [ 10351 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10088 ],
            "I2": [ 10087 ],
            "I1": [ 10085 ],
            "I0": [ 9507 ],
            "F": [ 10417 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10416 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10409 ],
            "I1": [ 10417 ],
            "I0": [ 10416 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10412 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10411 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10408 ],
            "I1": [ 10412 ],
            "I0": [ 10411 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10393 ],
            "I1": [ 10409 ],
            "I0": [ 10408 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10404 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10403 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10396 ],
            "I1": [ 10404 ],
            "I0": [ 10403 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10399 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10398 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10395 ],
            "I1": [ 10399 ],
            "I0": [ 10398 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10392 ],
            "I1": [ 10396 ],
            "I0": [ 10395 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10026 ],
            "O": [ 10361 ],
            "I1": [ 10393 ],
            "I0": [ 10392 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10388 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10387 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10380 ],
            "I1": [ 10388 ],
            "I0": [ 10387 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10383 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10382 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10379 ],
            "I1": [ 10383 ],
            "I0": [ 10382 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10364 ],
            "I1": [ 10380 ],
            "I0": [ 10379 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10375 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10374 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10367 ],
            "I1": [ 10375 ],
            "I0": [ 10374 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10370 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10369 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10366 ],
            "I1": [ 10370 ],
            "I0": [ 10369 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10363 ],
            "I1": [ 10367 ],
            "I0": [ 10366 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y6/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10026 ],
            "O": [ 10360 ],
            "I1": [ 10364 ],
            "I0": [ 10363 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y6/MUX7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10022 ],
            "O": [ 10094 ],
            "I1": [ 10361 ],
            "I0": [ 10360 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10102 ],
            "I3": [ 12460 ],
            "I1": [ 9757 ],
            "I0": [ 12461 ],
            "COUT": [ 10358 ],
            "CIN": [ 10356 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y2/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10353 ],
            "I3": [ 12460 ],
            "I1": [ 10106 ],
            "I0": [ 12461 ],
            "COUT": [ 10356 ],
            "CIN": [ 10355 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10353 ],
            "I1": [ 9795 ],
            "I0": [ 10106 ],
            "F": [ 10350 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 10105 ],
            "I1": [ 10351 ],
            "I0": [ 10350 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001100111010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10018 ],
            "I2": [ 9727 ],
            "I1": [ 9714 ],
            "I0": [ 8857 ],
            "F": [ 10311 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y8/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10345 ],
            "I2": [ 10342 ],
            "I1": [ 10315 ],
            "I0": [ 10339 ],
            "F": [ 10331 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y8/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10328 ],
            "I1": [ 10322 ],
            "I0": [ 10320 ],
            "F": [ 10018 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y8/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10317 ],
            "I0": [ 10316 ],
            "F": [ 10315 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10018 ],
            "I1": [ 9727 ],
            "I0": [ 9714 ],
            "F": [ 10310 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y4/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10222 ],
            "O": [ 10308 ],
            "I1": [ 10311 ],
            "I0": [ 10310 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_29": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9714 ],
            "D": [ 10308 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9795 ],
            "I0": [ 10301 ],
            "F": [ 10297 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10305 ],
            "I3": [ 12460 ],
            "I1": [ 9714 ],
            "I0": [ 12460 ],
            "COUT": [ 10303 ],
            "CIN": [ 12484 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10301 ],
            "I3": [ 12460 ],
            "I1": [ 9703 ],
            "I0": [ 12461 ],
            "COUT": [ 10291 ],
            "CIN": [ 10303 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9795 ],
            "I2": [ 10222 ],
            "I1": [ 10301 ],
            "I0": [ 9703 ],
            "F": [ 10296 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10299 ],
            "O": [ 10294 ],
            "I1": [ 10297 ],
            "I0": [ 10296 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_28": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9703 ],
            "D": [ 10294 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10222 ],
            "I1": [ 10275 ],
            "I0": [ 8830 ],
            "F": [ 10287 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10289 ],
            "I3": [ 12460 ],
            "I1": [ 10275 ],
            "I0": [ 12461 ],
            "COUT": [ 10271 ],
            "CIN": [ 10291 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10289 ],
            "F": [ 10286 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9795 ],
            "O": [ 10274 ],
            "I1": [ 10287 ],
            "I0": [ 10286 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_27": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10275 ],
            "D": [ 10274 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9795 ],
            "I0": [ 10269 ],
            "F": [ 10265 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10269 ],
            "I3": [ 12460 ],
            "I1": [ 10253 ],
            "I0": [ 12461 ],
            "COUT": [ 10249 ],
            "CIN": [ 10271 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9795 ],
            "I2": [ 10222 ],
            "I1": [ 10269 ],
            "I0": [ 10253 ],
            "F": [ 10264 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y4/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10267 ],
            "O": [ 10252 ],
            "I1": [ 10265 ],
            "I0": [ 10264 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_26": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10253 ],
            "D": [ 10252 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10222 ],
            "I1": [ 10233 ],
            "I0": [ 8805 ],
            "F": [ 10245 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10247 ],
            "I3": [ 12460 ],
            "I1": [ 10233 ],
            "I0": [ 12461 ],
            "COUT": [ 10219 ],
            "CIN": [ 10249 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10247 ],
            "F": [ 10244 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9795 ],
            "O": [ 10232 ],
            "I1": [ 10245 ],
            "I0": [ 10244 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_25": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10233 ],
            "D": [ 10232 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10222 ],
            "I1": [ 10203 ],
            "I0": [ 8790 ],
            "F": [ 10215 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10217 ],
            "I3": [ 12460 ],
            "I1": [ 10203 ],
            "I0": [ 12461 ],
            "COUT": [ 10199 ],
            "CIN": [ 10219 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 10217 ],
            "F": [ 10214 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9795 ],
            "O": [ 10202 ],
            "I1": [ 10215 ],
            "I0": [ 10214 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_24": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10203 ],
            "D": [ 10202 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10197 ],
            "I0": [ 8884 ],
            "F": [ 10195 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10197 ],
            "I3": [ 12460 ],
            "I1": [ 10182 ],
            "I0": [ 12461 ],
            "COUT": [ 10178 ],
            "CIN": [ 10199 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10197 ],
            "I0": [ 10182 ],
            "F": [ 10194 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y2/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 10181 ],
            "I1": [ 10195 ],
            "I0": [ 10194 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_23": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10182 ],
            "D": [ 10181 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10176 ],
            "I0": [ 8871 ],
            "F": [ 10174 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10176 ],
            "I3": [ 12460 ],
            "I1": [ 10161 ],
            "I0": [ 12461 ],
            "COUT": [ 10157 ],
            "CIN": [ 10178 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10176 ],
            "I0": [ 10161 ],
            "F": [ 10173 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 10160 ],
            "I1": [ 10174 ],
            "I0": [ 10173 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_22": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10161 ],
            "D": [ 10160 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10155 ],
            "I0": [ 8857 ],
            "F": [ 10153 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10155 ],
            "I3": [ 12460 ],
            "I1": [ 10140 ],
            "I0": [ 12461 ],
            "COUT": [ 10136 ],
            "CIN": [ 10157 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10155 ],
            "I0": [ 10140 ],
            "F": [ 10152 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 10139 ],
            "I1": [ 10153 ],
            "I0": [ 10152 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_21": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10140 ],
            "D": [ 10139 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10134 ],
            "I0": [ 8844 ],
            "F": [ 10132 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10134 ],
            "I3": [ 12460 ],
            "I1": [ 10119 ],
            "I0": [ 12461 ],
            "COUT": [ 10013 ],
            "CIN": [ 10136 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10134 ],
            "I0": [ 10119 ],
            "F": [ 10131 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y1/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 10118 ],
            "I1": [ 10132 ],
            "I0": [ 10131 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_20": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10119 ],
            "D": [ 10118 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 10106 ],
            "D": [ 10105 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_1_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10102 ],
            "I1": [ 9795 ],
            "I0": [ 8805 ],
            "F": [ 10092 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10111000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 10102 ],
            "I1": [ 9795 ],
            "I0": [ 9757 ],
            "F": [ 10091 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_1_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y3/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10094 ],
            "O": [ 9756 ],
            "I1": [ 10092 ],
            "I0": [ 10091 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10011 ],
            "I0": [ 8830 ],
            "F": [ 10009 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 10088 ],
            "I2": [ 10087 ],
            "I1": [ 10085 ],
            "I0": [ 9507 ],
            "F": [ 10081 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10080 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10073 ],
            "I1": [ 10081 ],
            "I0": [ 10080 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10076 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10075 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10072 ],
            "I1": [ 10076 ],
            "I0": [ 10075 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10057 ],
            "I1": [ 10073 ],
            "I0": [ 10072 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10068 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10067 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10060 ],
            "I1": [ 10068 ],
            "I0": [ 10067 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10063 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10062 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10059 ],
            "I1": [ 10063 ],
            "I0": [ 10062 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10056 ],
            "I1": [ 10060 ],
            "I0": [ 10059 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10026 ],
            "O": [ 10021 ],
            "I1": [ 10057 ],
            "I0": [ 10056 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10052 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10051 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10044 ],
            "I1": [ 10052 ],
            "I0": [ 10051 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10047 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10046 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10043 ],
            "I1": [ 10047 ],
            "I0": [ 10046 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10025 ],
            "I1": [ 10044 ],
            "I0": [ 10043 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10039 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10038 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10029 ],
            "I1": [ 10039 ],
            "I0": [ 10038 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10033 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 10032 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10034 ],
            "O": [ 10028 ],
            "I1": [ 10033 ],
            "I0": [ 10032 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:160.14-160.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10030 ],
            "O": [ 10024 ],
            "I1": [ 10029 ],
            "I0": [ 10028 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y6/MUX3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:166.14-166.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10026 ],
            "O": [ 10020 ],
            "I1": [ 10025 ],
            "I0": [ 10024 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y6/MUX7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:172.14-172.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 10022 ],
            "O": [ 9945 ],
            "I1": [ 10021 ],
            "I0": [ 10020 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y5/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 10018 ],
            "I0": [ 9727 ],
            "F": [ 9795 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9993 ],
            "I3": [ 12460 ],
            "I1": [ 9979 ],
            "I0": [ 12461 ],
            "COUT": [ 9975 ],
            "CIN": [ 10014 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 10011 ],
            "I3": [ 12460 ],
            "I1": [ 9997 ],
            "I0": [ 12461 ],
            "COUT": [ 10014 ],
            "CIN": [ 10013 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 10011 ],
            "I0": [ 9997 ],
            "F": [ 10008 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y2/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 9996 ],
            "I1": [ 10009 ],
            "I0": [ 10008 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_19": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9997 ],
            "D": [ 9996 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_18_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9993 ],
            "I0": [ 8819 ],
            "F": [ 9991 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_18_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9993 ],
            "I0": [ 9979 ],
            "F": [ 9990 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_18_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 9978 ],
            "I1": [ 9991 ],
            "I0": [ 9990 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_18": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9979 ],
            "D": [ 9978 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9973 ],
            "I0": [ 8805 ],
            "F": [ 9971 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9973 ],
            "I3": [ 12460 ],
            "I1": [ 9959 ],
            "I0": [ 12461 ],
            "COUT": [ 9955 ],
            "CIN": [ 9975 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9973 ],
            "I0": [ 9959 ],
            "F": [ 9970 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 9958 ],
            "I1": [ 9971 ],
            "I0": [ 9970 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_17": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9959 ],
            "D": [ 9958 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9953 ],
            "I0": [ 8790 ],
            "F": [ 9943 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9953 ],
            "I3": [ 12460 ],
            "I1": [ 9931 ],
            "I0": [ 12461 ],
            "COUT": [ 9927 ],
            "CIN": [ 9955 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9953 ],
            "I0": [ 9931 ],
            "F": [ 9942 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y3/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9945 ],
            "O": [ 9930 ],
            "I1": [ 9943 ],
            "I0": [ 9942 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_16": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y1/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9931 ],
            "D": [ 9930 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9925 ],
            "I0": [ 8884 ],
            "F": [ 9923 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9925 ],
            "I3": [ 12460 ],
            "I1": [ 9911 ],
            "I0": [ 12461 ],
            "COUT": [ 9907 ],
            "CIN": [ 9927 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9925 ],
            "I0": [ 9911 ],
            "F": [ 9922 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 9910 ],
            "I1": [ 9923 ],
            "I0": [ 9922 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y4/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9911 ],
            "D": [ 9910 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9905 ],
            "I0": [ 8871 ],
            "F": [ 9903 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9905 ],
            "I3": [ 12460 ],
            "I1": [ 9891 ],
            "I0": [ 12461 ],
            "COUT": [ 9887 ],
            "CIN": [ 9907 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9905 ],
            "I0": [ 9891 ],
            "F": [ 9902 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y3/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 9890 ],
            "I1": [ 9903 ],
            "I0": [ 9902 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9891 ],
            "D": [ 9890 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9885 ],
            "I0": [ 8857 ],
            "F": [ 9883 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9885 ],
            "I3": [ 12460 ],
            "I1": [ 9871 ],
            "I0": [ 12461 ],
            "COUT": [ 9867 ],
            "CIN": [ 9887 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9885 ],
            "I0": [ 9871 ],
            "F": [ 9882 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y2/MUX6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 9870 ],
            "I1": [ 9883 ],
            "I0": [ 9882 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9871 ],
            "D": [ 9870 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9865 ],
            "I0": [ 8844 ],
            "F": [ 9863 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9865 ],
            "I3": [ 12460 ],
            "I1": [ 9851 ],
            "I0": [ 12461 ],
            "COUT": [ 9847 ],
            "CIN": [ 9867 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9865 ],
            "I0": [ 9851 ],
            "F": [ 9862 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y3/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 9850 ],
            "I1": [ 9863 ],
            "I0": [ 9862 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y3/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9851 ],
            "D": [ 9850 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9845 ],
            "I0": [ 8830 ],
            "F": [ 9843 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9845 ],
            "I3": [ 12460 ],
            "I1": [ 9830 ],
            "I0": [ 12461 ],
            "COUT": [ 9825 ],
            "CIN": [ 9847 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9845 ],
            "I0": [ 9830 ],
            "F": [ 9842 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 9829 ],
            "I1": [ 9843 ],
            "I0": [ 9842 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9830 ],
            "D": [ 9829 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9793 ],
            "I0": [ 8819 ],
            "F": [ 9783 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y2/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9793 ],
            "I3": [ 12460 ],
            "I1": [ 9770 ],
            "I0": [ 12461 ],
            "COUT": [ 9826 ],
            "CIN": [ 9825 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9795 ],
            "I1": [ 9793 ],
            "I0": [ 9770 ],
            "F": [ 9782 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y1/MUX4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9785 ],
            "O": [ 9769 ],
            "I1": [ 9783 ],
            "I0": [ 9782 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y1/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9770 ],
            "D": [ 9769 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y3/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9757 ],
            "D": [ 9756 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.master.addr_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y4/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:446.1-473.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9744 ],
            "D": [ 9743 ],
            "CLK": [ 8585 ],
            "CE": [ 9742 ]
          }
        },
        "wb.intLeds.o_led_LUT1_F_5": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9614 ],
            "F": [ 8558 ]
          }
        },
        "wb.intLeds.o_led_LUT1_F_4": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y21/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9607 ],
            "F": [ 8554 ]
          }
        },
        "wb.intLeds.o_led_LUT1_F_3": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9686 ],
            "F": [ 8574 ]
          }
        },
        "wb.intLeds.o_led_LUT1_F_2": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9668 ],
            "F": [ 8570 ]
          }
        },
        "wb.intLeds.o_led_LUT1_F_1": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9650 ],
            "F": [ 8566 ]
          }
        },
        "wb.intLeds.o_led_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y20/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9633 ],
            "F": [ 8562 ]
          }
        },
        "wb.intLeds.led_reg_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y13/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9732 ],
            "I1": [ 9727 ],
            "I0": [ 9650 ],
            "F": [ 9725 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_D_LUT4_F_I2_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9714 ],
            "I0": [ 9703 ],
            "F": [ 9628 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_D_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9714 ],
            "I0": [ 9703 ],
            "F": [ 9627 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9628 ],
            "I2": [ 9627 ],
            "I1": [ 9523 ],
            "I0": [ 9607 ],
            "F": [ 9604 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_5_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9628 ],
            "I2": [ 9627 ],
            "I1": [ 9690 ],
            "I0": [ 9686 ],
            "F": [ 9683 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_5": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y11/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tang9kleds/wb_leds.sv:35.1-61.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 9686 ],
            "D": [ 9683 ],
            "CLK": [ 8585 ],
            "CE": [ 9603 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9628 ],
            "I2": [ 9627 ],
            "I1": [ 9674 ],
            "I0": [ 9668 ],
            "F": [ 9664 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_4": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tang9kleds/wb_leds.sv:35.1-61.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 9668 ],
            "D": [ 9664 ],
            "CLK": [ 8585 ],
            "CE": [ 9603 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9628 ],
            "I2": [ 9627 ],
            "I1": [ 9653 ],
            "I0": [ 9650 ],
            "F": [ 9647 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tang9kleds/wb_leds.sv:35.1-61.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 9650 ],
            "D": [ 9647 ],
            "CLK": [ 8585 ],
            "CE": [ 9603 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010000011101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9628 ],
            "I2": [ 9627 ],
            "I1": [ 9637 ],
            "I0": [ 9633 ],
            "F": [ 9630 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y15/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tang9kleds/wb_leds.sv:35.1-61.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 9633 ],
            "D": [ 9630 ],
            "CLK": [ 8585 ],
            "CE": [ 9603 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011101010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9628 ],
            "I2": [ 9627 ],
            "I1": [ 9614 ],
            "I0": [ 9617 ],
            "F": [ 9611 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tang9kleds/wb_leds.sv:35.1-61.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 9614 ],
            "D": [ 9611 ],
            "CLK": [ 8585 ],
            "CE": [ 9603 ]
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y14/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tang9kleds/wb_leds.sv:35.1-61.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 9607 ],
            "D": [ 9604 ],
            "CLK": [ 8585 ],
            "CE": [ 9603 ]
          }
        },
        "wb.intLeds.ack_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y6/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/tang9kleds/wb_leds.sv:35.1-61.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:31.7-31.59",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "RESET": [ 9600 ],
            "Q": [ 9600 ],
            "D": [ 9597 ],
            "CLK": [ 8585 ]
          }
        },
        "wb.blk_wb_dat_0_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9578 ],
            "F": [ 9594 ]
          }
        },
        "wb.blk_wb_dat_0_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:79.1-139.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9578 ],
            "D": [ 9594 ],
            "CLK": [ 8585 ],
            "CE": [ 9550 ]
          }
        },
        "wb.blinktinst.tvalid_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9585 ],
            "I0": [ 9547 ],
            "F": [ 9546 ]
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_D_LUT4_F_I3_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9588 ],
            "I2": [ 9547 ],
            "I1": [ 9578 ],
            "I0": [ 9553 ],
            "F": [ 9550 ]
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_D_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9571 ],
            "I1": [ 9565 ],
            "I0": [ 9558 ],
            "F": [ 9588 ]
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111000001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9588 ],
            "I2": [ 9547 ],
            "I1": [ 9578 ],
            "I0": [ 9553 ],
            "F": [ 9584 ]
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9588 ],
            "I2": [ 9547 ],
            "I1": [ 9578 ],
            "I0": [ 9553 ],
            "F": [ 9583 ]
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y10/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:79.1-139.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9585 ],
            "D": [ 9584 ],
            "CLK": [ 8585 ],
            "CE": [ 9583 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9551 ],
            "I3": [ 12460 ],
            "I1": [ 9553 ],
            "I0": [ 12461 ],
            "COUT": [ 9581 ],
            "CIN": [ 9561 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9579 ],
            "I3": [ 12460 ],
            "I1": [ 9578 ],
            "I0": [ 12460 ],
            "COUT": [ 9573 ],
            "CIN": [ 12486 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9569 ],
            "I3": [ 12460 ],
            "I1": [ 9571 ],
            "I0": [ 12461 ],
            "COUT": [ 9567 ],
            "CIN": [ 9573 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:79.1-139.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9571 ],
            "D": [ 9569 ],
            "CLK": [ 8585 ],
            "CE": [ 9550 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9563 ],
            "I3": [ 12460 ],
            "I1": [ 9565 ],
            "I0": [ 12461 ],
            "COUT": [ 9560 ],
            "CIN": [ 9567 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:79.1-139.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9565 ],
            "D": [ 9563 ],
            "CLK": [ 8585 ],
            "CE": [ 9550 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9556 ],
            "I3": [ 12460 ],
            "I1": [ 9558 ],
            "I0": [ 12461 ],
            "COUT": [ 9561 ],
            "CIN": [ 9560 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:79.1-139.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9558 ],
            "D": [ 9556 ],
            "CLK": [ 8585 ],
            "CE": [ 9550 ]
          }
        },
        "wb.blinktinst.send_state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y10/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:79.1-139.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9553 ],
            "D": [ 9551 ],
            "CLK": [ 8585 ],
            "CE": [ 9550 ]
          }
        },
        "wb.blinktinst.axis.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y11/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/sendRegAXIS.sv:70.1-105.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9547 ],
            "D": [ 12460 ],
            "CLK": [ 8585 ],
            "CE": [ 9546 ]
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:102.17-102.28|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9544 ],
            "I3": [ 12461 ],
            "I1": [ 9139 ],
            "I0": [ 12461 ],
            "COUT": [ 9541 ],
            "CIN": [ 12487 ]
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:102.17-102.28|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9542 ],
            "I3": [ 12461 ],
            "I1": [ 9134 ],
            "I0": [ 12461 ],
            "COUT": [ 9538 ],
            "CIN": [ 9541 ]
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y16/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:102.17-102.28|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9539 ],
            "I3": [ 12461 ],
            "I1": [ 9122 ],
            "I0": [ 12461 ],
            "COUT": [ 12488 ],
            "CIN": [ 9538 ]
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9536 ],
            "I0": [ 9227 ],
            "F": [ 9534 ]
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:67.8-67.66",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 8643 ],
            "D": [ 9534 ],
            "CLK": [ 8585 ],
            "CE": [ 9119 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9450 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9507 ],
            "I1": [ 9523 ],
            "I0": [ 9514 ],
            "F": [ 9479 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 9493 ],
            "I0": [ 9483 ],
            "F": [ 9478 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111111001111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9507 ],
            "I2": [ 9503 ],
            "I1": [ 9493 ],
            "I0": [ 9483 ],
            "F": [ 9477 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y12/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9479 ],
            "O": [ 9466 ],
            "I1": [ 9478 ],
            "I0": [ 9477 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101011000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9468 ],
            "I2": [ 9466 ],
            "I1": [ 9458 ],
            "I0": [ 8819 ],
            "F": [ 9449 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y12/MUX2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9453 ],
            "O": [ 9451 ],
            "I1": [ 9450 ],
            "I0": [ 9449 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9265 ],
            "I1": [ 9433 ],
            "I0": [ 9423 ],
            "F": [ 9441 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9265 ],
            "I1": [ 9433 ],
            "I0": [ 9423 ],
            "F": [ 9438 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101110"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y14/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9265 ],
            "I1": [ 9433 ],
            "I0": [ 9423 ],
            "F": [ 9436 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y14/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9433 ],
            "I0": [ 9423 ],
            "F": [ 9431 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9245 ],
            "F": [ 9427 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9265 ],
            "I0": [ 9423 ],
            "F": [ 9419 ]
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9427 ],
            "Q": [ 9423 ],
            "D": [ 9419 ],
            "CLK": [ 8585 ],
            "CE": [ 9148 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9375 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9287 ],
            "COUT": [ 9417 ],
            "CIN": [ 9384 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9414 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9323 ],
            "COUT": [ 9412 ],
            "CIN": [ 9381 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9323 ],
            "D": [ 9414 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9410 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9319 ],
            "COUT": [ 9408 ],
            "CIN": [ 9412 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9319 ],
            "D": [ 9410 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9406 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9315 ],
            "COUT": [ 9404 ],
            "CIN": [ 9408 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9315 ],
            "D": [ 9406 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9402 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9311 ],
            "COUT": [ 9400 ],
            "CIN": [ 9404 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9311 ],
            "D": [ 9402 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9398 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9307 ],
            "COUT": [ 9396 ],
            "CIN": [ 9400 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9307 ],
            "D": [ 9398 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9394 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9303 ],
            "COUT": [ 9392 ],
            "CIN": [ 9396 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9303 ],
            "D": [ 9394 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9390 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9299 ],
            "COUT": [ 9388 ],
            "CIN": [ 9392 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9299 ],
            "D": [ 9390 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9386 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9295 ],
            "COUT": [ 9383 ],
            "CIN": [ 9388 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9295 ],
            "D": [ 9386 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9377 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9291 ],
            "COUT": [ 9384 ],
            "CIN": [ 9383 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9379 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9327 ],
            "COUT": [ 9381 ],
            "CIN": [ 9362 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9327 ],
            "D": [ 9379 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9291 ],
            "D": [ 9377 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y19/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9119 ],
            "Q": [ 9287 ],
            "D": [ 9375 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9372 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9238 ],
            "COUT": [ 9370 ],
            "CIN": [ 9261 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9249 ],
            "I0": [ 9372 ],
            "F": [ 9237 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9368 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9339 ],
            "COUT": [ 9366 ],
            "CIN": [ 9370 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9339 ],
            "D": [ 9368 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9364 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9335 ],
            "COUT": [ 9361 ],
            "CIN": [ 9366 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9335 ],
            "D": [ 9364 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9359 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9331 ],
            "COUT": [ 9362 ],
            "CIN": [ 9361 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9331 ],
            "D": [ 9359 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9249 ],
            "I1": [ 9245 ],
            "I0": [ 9283 ],
            "F": [ 9356 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y16/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9283 ],
            "D": [ 9356 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9354 ],
            "I3": [ 12461 ],
            "I1": [ 9283 ],
            "I0": [ 12461 ],
            "COUT": [ 9351 ],
            "CIN": [ 12490 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9352 ],
            "I3": [ 12461 ],
            "I1": [ 9277 ],
            "I0": [ 12461 ],
            "COUT": [ 9348 ],
            "CIN": [ 9351 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9349 ],
            "I3": [ 12461 ],
            "I1": [ 9254 ],
            "I0": [ 12461 ],
            "COUT": [ 9345 ],
            "CIN": [ 9348 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9346 ],
            "I3": [ 12461 ],
            "I1": [ 9241 ],
            "I0": [ 12461 ],
            "COUT": [ 9342 ],
            "CIN": [ 9345 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y17/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9343 ],
            "I3": [ 12461 ],
            "I1": [ 9238 ],
            "I0": [ 12461 ],
            "COUT": [ 9338 ],
            "CIN": [ 9342 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9340 ],
            "I3": [ 12461 ],
            "I1": [ 9339 ],
            "I0": [ 12461 ],
            "COUT": [ 9334 ],
            "CIN": [ 9338 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9336 ],
            "I3": [ 12461 ],
            "I1": [ 9335 ],
            "I0": [ 12461 ],
            "COUT": [ 9330 ],
            "CIN": [ 9334 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9332 ],
            "I3": [ 12461 ],
            "I1": [ 9331 ],
            "I0": [ 12461 ],
            "COUT": [ 9326 ],
            "CIN": [ 9330 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9328 ],
            "I3": [ 12461 ],
            "I1": [ 9327 ],
            "I0": [ 12461 ],
            "COUT": [ 9322 ],
            "CIN": [ 9326 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9324 ],
            "I3": [ 12461 ],
            "I1": [ 9323 ],
            "I0": [ 12461 ],
            "COUT": [ 9318 ],
            "CIN": [ 9322 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y17/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9320 ],
            "I3": [ 12461 ],
            "I1": [ 9319 ],
            "I0": [ 12461 ],
            "COUT": [ 9314 ],
            "CIN": [ 9318 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9316 ],
            "I3": [ 12461 ],
            "I1": [ 9315 ],
            "I0": [ 12461 ],
            "COUT": [ 9310 ],
            "CIN": [ 9314 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9312 ],
            "I3": [ 12461 ],
            "I1": [ 9311 ],
            "I0": [ 12461 ],
            "COUT": [ 9306 ],
            "CIN": [ 9310 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9308 ],
            "I3": [ 12461 ],
            "I1": [ 9307 ],
            "I0": [ 12461 ],
            "COUT": [ 9302 ],
            "CIN": [ 9306 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9304 ],
            "I3": [ 12461 ],
            "I1": [ 9303 ],
            "I0": [ 12461 ],
            "COUT": [ 9298 ],
            "CIN": [ 9302 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9300 ],
            "I3": [ 12461 ],
            "I1": [ 9299 ],
            "I0": [ 12461 ],
            "COUT": [ 9294 ],
            "CIN": [ 9298 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y17/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9296 ],
            "I3": [ 12461 ],
            "I1": [ 9295 ],
            "I0": [ 12461 ],
            "COUT": [ 9290 ],
            "CIN": [ 9294 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9292 ],
            "I3": [ 12461 ],
            "I1": [ 9291 ],
            "I0": [ 12461 ],
            "COUT": [ 9286 ],
            "CIN": [ 9290 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9288 ],
            "I3": [ 12461 ],
            "I1": [ 9287 ],
            "I0": [ 12461 ],
            "COUT": [ 12491 ],
            "CIN": [ 9286 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9284 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 9283 ],
            "COUT": [ 9281 ],
            "CIN": [ 12493 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9279 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9277 ],
            "COUT": [ 9258 ],
            "CIN": [ 9281 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9249 ],
            "I1": [ 9245 ],
            "I0": [ 9279 ],
            "F": [ 9276 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9277 ],
            "D": [ 9276 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111011111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:153.41-153.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9126 ],
            "I2": [ 9139 ],
            "I1": [ 9134 ],
            "I0": [ 9122 ],
            "F": [ 9272 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:152.41-152.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [  ],
            "F": [ 9271 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 9245 ],
            "O": [ 9249 ],
            "I1": [ 9272 ],
            "I0": [ 9271 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9249 ],
            "I1": [ 9148 ],
            "I0": [ 9265 ],
            "F": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9243 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9241 ],
            "COUT": [ 9261 ],
            "CIN": [ 9259 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9256 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9254 ],
            "COUT": [ 9259 ],
            "CIN": [ 9258 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9249 ],
            "I1": [ 9245 ],
            "I0": [ 9256 ],
            "F": [ 9253 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9254 ],
            "D": [ 9253 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X2Y19/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9249 ],
            "I1": [ 9245 ],
            "I0": [ 9243 ],
            "F": [ 9240 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9241 ],
            "D": [ 9240 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X1Y19/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9238 ],
            "D": [ 9237 ],
            "CLK": [ 8585 ],
            "CE": [ 9236 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9231 ],
            "I0": [ 9217 ],
            "F": [ 9226 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9227 ],
            "D": [ 9226 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9221 ],
            "I0": [ 9207 ],
            "F": [ 9216 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y16/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9217 ],
            "D": [ 9216 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9211 ],
            "I0": [ 9197 ],
            "F": [ 9206 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9207 ],
            "D": [ 9206 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9201 ],
            "I0": [ 9187 ],
            "F": [ 9196 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9197 ],
            "D": [ 9196 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y15/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9191 ],
            "I0": [ 9177 ],
            "F": [ 9186 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y15/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9187 ],
            "D": [ 9186 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9181 ],
            "I0": [ 9167 ],
            "F": [ 9176 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9177 ],
            "D": [ 9176 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9171 ],
            "I0": [ 9156 ],
            "F": [ 9166 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9167 ],
            "D": [ 9166 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 9148 ],
            "I1": [ 9161 ],
            "I0": [ 9153 ],
            "F": [ 9155 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9156 ],
            "D": [ 9155 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y16/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9153 ],
            "D": [ 9148 ],
            "CLK": [ 8585 ],
            "CE": [ 9151 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y19/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 9126 ],
            "I2": [ 9139 ],
            "I1": [ 9134 ],
            "I0": [ 9122 ],
            "F": [ 9148 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y19/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 9119 ],
            "I0": [ 9148 ],
            "F": [ 9135 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9132 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9134 ],
            "COUT": [ 9129 ],
            "CIN": [ 9142 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9144 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 9126 ],
            "COUT": [ 9141 ],
            "CIN": [ 12494 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9137 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9139 ],
            "COUT": [ 9142 ],
            "CIN": [ 9141 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9135 ],
            "Q": [ 9139 ],
            "D": [ 9137 ],
            "CLK": [ 8585 ],
            "CE": [ 9119 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 9135 ],
            "Q": [ 9134 ],
            "D": [ 9132 ],
            "CLK": [ 8585 ],
            "CE": [ 9119 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9120 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9122 ],
            "COUT": [ 9130 ],
            "CIN": [ 9129 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q_1_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:135.23-136.15",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I0": [ 9126 ],
            "F": [ 9124 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X3Y20/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9126 ],
            "D": [ 9124 ],
            "CLK": [ 8585 ],
            "CE": [ 9119 ]
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y20/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:78.1-113.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 9122 ],
            "D": [ 9120 ],
            "CLK": [ 8585 ],
            "CE": [ 9119 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8646 ],
            "I1": [ 8660 ],
            "I0": [ 9108 ],
            "F": [ 8989 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:116.26-116.37|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9116 ],
            "I3": [ 12461 ],
            "I1": [ 8651 ],
            "I0": [ 12461 ],
            "COUT": [ 9113 ],
            "CIN": [ 12496 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:116.26-116.37|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9114 ],
            "I3": [ 12461 ],
            "I1": [ 8671 ],
            "I0": [ 12461 ],
            "COUT": [ 9110 ],
            "CIN": [ 9113 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:116.26-116.37|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9111 ],
            "I3": [ 12461 ],
            "I1": [ 8648 ],
            "I0": [ 12461 ],
            "COUT": [ 12497 ],
            "CIN": [ 9110 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8906 ],
            "I2": [ 8660 ],
            "I1": [ 9108 ],
            "I0": [ 8763 ],
            "F": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9105 ],
            "I3": [ 12461 ],
            "I1": [ 8968 ],
            "I0": [ 12461 ],
            "COUT": [ 9102 ],
            "CIN": [ 12499 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9103 ],
            "I3": [ 12461 ],
            "I1": [ 8962 ],
            "I0": [ 12461 ],
            "COUT": [ 9099 ],
            "CIN": [ 9102 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9100 ],
            "I3": [ 12461 ],
            "I1": [ 8955 ],
            "I0": [ 12461 ],
            "COUT": [ 9096 ],
            "CIN": [ 9099 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9097 ],
            "I3": [ 12461 ],
            "I1": [ 8948 ],
            "I0": [ 12461 ],
            "COUT": [ 9093 ],
            "CIN": [ 9096 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y17/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9094 ],
            "I3": [ 12461 ],
            "I1": [ 8941 ],
            "I0": [ 12461 ],
            "COUT": [ 9090 ],
            "CIN": [ 9093 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9091 ],
            "I3": [ 12461 ],
            "I1": [ 8934 ],
            "I0": [ 12461 ],
            "COUT": [ 9087 ],
            "CIN": [ 9090 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9088 ],
            "I3": [ 12461 ],
            "I1": [ 8920 ],
            "I0": [ 12461 ],
            "COUT": [ 9084 ],
            "CIN": [ 9087 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9085 ],
            "I3": [ 12461 ],
            "I1": [ 8917 ],
            "I0": [ 12461 ],
            "COUT": [ 9081 ],
            "CIN": [ 9084 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9082 ],
            "I3": [ 12461 ],
            "I1": [ 8995 ],
            "I0": [ 12461 ],
            "COUT": [ 9078 ],
            "CIN": [ 9081 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9079 ],
            "I3": [ 12461 ],
            "I1": [ 9043 ],
            "I0": [ 12461 ],
            "COUT": [ 9075 ],
            "CIN": [ 9078 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y17/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9076 ],
            "I3": [ 12461 ],
            "I1": [ 9038 ],
            "I0": [ 12461 ],
            "COUT": [ 9072 ],
            "CIN": [ 9075 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9073 ],
            "I3": [ 12461 ],
            "I1": [ 9033 ],
            "I0": [ 12461 ],
            "COUT": [ 9069 ],
            "CIN": [ 9072 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9070 ],
            "I3": [ 12461 ],
            "I1": [ 9028 ],
            "I0": [ 12461 ],
            "COUT": [ 9066 ],
            "CIN": [ 9069 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9067 ],
            "I3": [ 12461 ],
            "I1": [ 9023 ],
            "I0": [ 12461 ],
            "COUT": [ 9063 ],
            "CIN": [ 9066 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9064 ],
            "I3": [ 12461 ],
            "I1": [ 9018 ],
            "I0": [ 12461 ],
            "COUT": [ 9060 ],
            "CIN": [ 9063 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9061 ],
            "I3": [ 12461 ],
            "I1": [ 9013 ],
            "I0": [ 12461 ],
            "COUT": [ 9057 ],
            "CIN": [ 9060 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X10Y17/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9058 ],
            "I3": [ 12461 ],
            "I1": [ 9008 ],
            "I0": [ 12461 ],
            "COUT": [ 9054 ],
            "CIN": [ 9057 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9055 ],
            "I3": [ 12461 ],
            "I1": [ 8992 ],
            "I0": [ 12461 ],
            "COUT": [ 9051 ],
            "CIN": [ 9054 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X11Y17/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9052 ],
            "I3": [ 12461 ],
            "I1": [ 8988 ],
            "I0": [ 12461 ],
            "COUT": [ 12500 ],
            "CIN": [ 9051 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8906 ],
            "I1": [ 8767 ],
            "I0": [ 8763 ],
            "F": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y15/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8906 ],
            "I1": [ 8660 ],
            "I0": [ 8763 ],
            "F": [ 8646 ]
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y21/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:55.7-55.57",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "SET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "SET": [ 12461 ],
            "Q": [ 8763 ],
            "D": [ 8638 ],
            "CLK": [ 8585 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8987 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8988 ],
            "COUT": [ 9046 ],
            "CIN": [ 9005 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_9_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9042 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9043 ],
            "COUT": [ 9040 ],
            "CIN": [ 8998 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9043 ],
            "D": [ 9042 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_8_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9037 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9038 ],
            "COUT": [ 9035 ],
            "CIN": [ 9040 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9038 ],
            "D": [ 9037 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_7_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9032 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9033 ],
            "COUT": [ 9030 ],
            "CIN": [ 9035 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9033 ],
            "D": [ 9032 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_6_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9027 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9028 ],
            "COUT": [ 9025 ],
            "CIN": [ 9030 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9028 ],
            "D": [ 9027 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_5_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9022 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9023 ],
            "COUT": [ 9020 ],
            "CIN": [ 9025 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9023 ],
            "D": [ 9022 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_4_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9017 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9018 ],
            "COUT": [ 9015 ],
            "CIN": [ 9020 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9018 ],
            "D": [ 9017 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_3_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9012 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9013 ],
            "COUT": [ 9010 ],
            "CIN": [ 9015 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9013 ],
            "D": [ 9012 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_2_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 9007 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 9008 ],
            "COUT": [ 9004 ],
            "CIN": [ 9010 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y16/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 9008 ],
            "D": [ 9007 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_1_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8991 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8992 ],
            "COUT": [ 9005 ],
            "CIN": [ 9004 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8646 ],
            "I1": [ 8765 ],
            "I0": [ 8767 ],
            "F": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8651 ],
            "I1": [ 8671 ],
            "I0": [ 8648 ],
            "F": [ 8765 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8906 ],
            "I1": [ 8765 ],
            "I0": [ 8763 ],
            "F": [ 8924 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8974 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8917 ],
            "COUT": [ 8997 ],
            "CIN": [ 8931 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8994 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8995 ],
            "COUT": [ 8998 ],
            "CIN": [ 8997 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 8995 ],
            "D": [ 8994 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 8992 ],
            "D": [ 8991 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X9Y16/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8989 ],
            "Q": [ 8988 ],
            "D": [ 8987 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:107.22-107.33|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8985 ],
            "I3": [ 12461 ],
            "I1": [ 8745 ],
            "I0": [ 12461 ],
            "COUT": [ 8982 ],
            "CIN": [ 12502 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:107.22-107.33|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8983 ],
            "I3": [ 12461 ],
            "I1": [ 8651 ],
            "I0": [ 12461 ],
            "COUT": [ 8979 ],
            "CIN": [ 8982 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:107.22-107.33|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8980 ],
            "I3": [ 12461 ],
            "I1": [ 8671 ],
            "I0": [ 12461 ],
            "COUT": [ 8976 ],
            "CIN": [ 8979 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y15/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:107.22-107.33|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8977 ],
            "I3": [ 12461 ],
            "I1": [ 8648 ],
            "I0": [ 12461 ],
            "COUT": [ 12503 ],
            "CIN": [ 8976 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8924 ],
            "I2": [ 8906 ],
            "I1": [ 8974 ],
            "I0": [ 8660 ],
            "F": [ 8916 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_7_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011011100000101"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT3",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8924 ],
            "I2": [ 8906 ],
            "I1": [ 8660 ],
            "I0": [ 8968 ],
            "F": [ 8971 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8968 ],
            "D": [ 8971 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8969 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 8968 ],
            "COUT": [ 8966 ],
            "CIN": [ 12504 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8964 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8962 ],
            "COUT": [ 8959 ],
            "CIN": [ 8966 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8924 ],
            "I1": [ 8906 ],
            "I0": [ 8964 ],
            "F": [ 8961 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8962 ],
            "D": [ 8961 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_5_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8957 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8955 ],
            "COUT": [ 8952 ],
            "CIN": [ 8959 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8924 ],
            "I1": [ 8906 ],
            "I0": [ 8957 ],
            "F": [ 8954 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8955 ],
            "D": [ 8954 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_4_D_LUT4_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8950 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8948 ],
            "COUT": [ 8945 ],
            "CIN": [ 8952 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110100001100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8924 ],
            "I2": [ 8906 ],
            "I1": [ 8950 ],
            "I0": [ 8660 ],
            "F": [ 8947 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8948 ],
            "D": [ 8947 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y16/ALU5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8943 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8941 ],
            "COUT": [ 8938 ],
            "CIN": [ 8945 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8906 ],
            "I1": [ 8943 ],
            "I0": [ 8660 ],
            "F": [ 8940 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y17/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8941 ],
            "D": [ 8940 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8936 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8934 ],
            "COUT": [ 8930 ],
            "CIN": [ 8938 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT5",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8924 ],
            "I1": [ 8906 ],
            "I0": [ 8936 ],
            "F": [ 8933 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8934 ],
            "D": [ 8933 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1_D_LUT3_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y16/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8922 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8920 ],
            "COUT": [ 8931 ],
            "CIN": [ 8930 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/LUT0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:143.23-144.37",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I2": [ 8924 ],
            "I1": [ 8906 ],
            "I0": [ 8922 ],
            "F": [ 8919 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8920 ],
            "D": [ 8919 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y17/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8917 ],
            "D": [ 8916 ],
            "CLK": [ 8585 ],
            "CE": [ 8915 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tvalid_reg_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/MUX0",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:154.14-154.54",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "S0": "input",
            "O": "output",
            "I1": "input",
            "I0": "input"
          },
          "connections": {
            "S0": [ 8906 ],
            "O": [ 8894 ],
            "I1": [ 8904 ],
            "I0": [ 8903 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tvalid_reg_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y13/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8899 ],
            "D": [ 8894 ],
            "CLK": [ 8585 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8884 ],
            "D": [ 8784 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8871 ],
            "D": [ 8782 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y12/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8857 ],
            "D": [ 8780 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8844 ],
            "D": [ 8778 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8830 ],
            "D": [ 8776 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8819 ],
            "D": [ 8774 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y13/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8805 ],
            "D": [ 8772 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8790 ],
            "D": [ 8770 ],
            "CLK": [ 8585 ],
            "CE": [ 8786 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8784 ],
            "D": [ 8782 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y12/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8782 ],
            "D": [ 8780 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF0",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8780 ],
            "D": [ 8778 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8778 ],
            "D": [ 8776 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8776 ],
            "D": [ 8774 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y13/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8774 ],
            "D": [ 8772 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8772 ],
            "D": [ 8770 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.data_reg_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8770 ],
            "D": [ 8763 ],
            "CLK": [ 8585 ],
            "CE": [ 8769 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:147.23-148.48",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I3": "input",
            "I2": "input",
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I3": [ 8745 ],
            "I2": [ 8651 ],
            "I1": [ 8671 ],
            "I0": [ 8648 ],
            "F": [ 8767 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT7",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8765 ],
            "I0": [ 8763 ],
            "F": [ 8655 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:108.17-108.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8760 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 8745 ],
            "COUT": [ 8758 ],
            "CIN": [ 12505 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:108.17-108.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8653 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8651 ],
            "COUT": [ 8755 ],
            "CIN": [ 8758 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:108.17-108.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8753 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8671 ],
            "COUT": [ 8756 ],
            "CIN": [ 8755 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT2",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8655 ],
            "I0": [ 8753 ],
            "F": [ 8748 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8655 ],
            "I0": [ 8745 ],
            "F": [ 8750 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8745 ],
            "D": [ 8750 ],
            "CLK": [ 8585 ],
            "CE": [ 8646 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y14/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:43.8-43.68",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "RESET": "input",
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "RESET": [ 8658 ],
            "Q": [ 8671 ],
            "D": [ 8748 ],
            "CLK": [ 8585 ],
            "CE": [ 8646 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8746 ],
            "I3": [ 12461 ],
            "I1": [ 12460 ],
            "I0": [ 8745 ],
            "COUT": [ 8674 ],
            "CIN": [ 12506 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8675 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8651 ],
            "COUT": [ 8670 ],
            "CIN": [ 8674 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU3",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8672 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8671 ],
            "COUT": [ 8667 ],
            "CIN": [ 8670 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X6Y14/ALU4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I2": "input",
            "SUM": "output",
            "I3": "input",
            "I1": "input",
            "I0": "input",
            "COUT": "output",
            "CIN": "input"
          },
          "connections": {
            "I2": [ 12460 ],
            "SUM": [ 8665 ],
            "I3": [ 12461 ],
            "I1": [ 12461 ],
            "I0": [ 8648 ],
            "COUT": [ 8668 ],
            "CIN": [ 8667 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT6",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8655 ],
            "I0": [ 8665 ],
            "F": [ 8647 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_CE_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X8Y15/LUT1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8646 ],
            "I0": [ 8660 ],
            "F": [ 8658 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/LUT4",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:139.23-140.26",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I1": "input",
            "I0": "input",
            "F": "output"
          },
          "connections": {
            "I1": [ 8655 ],
            "I0": [ 8653 ],
            "F": [ 8650 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y14/DFF4",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8651 ],
            "D": [ 8650 ],
            "CLK": [ 8585 ],
            "CE": [ 8646 ]
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X7Y14/DFF5",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:86.1-140.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:19.7-19.56",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input",
            "CE": "input"
          },
          "connections": {
            "Q": [ 8648 ],
            "D": [ 8647 ],
            "CLK": [ 8585 ],
            "CE": [ 8646 ]
          }
        },
        "uartTx_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBA",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:7.12-7.18",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 12461 ],
            "BOTTOM_IO_PORT_A": [ 12461 ],
            "O": [ 7323 ],
            "I": [ 8643 ]
          }
        },
        "uartRx_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X1Y28/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:6.11-6.17",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8634 ],
            "I": [ 7322 ]
          }
        },
        "sync_rx_1_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X5Y23/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:103.1-107.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8638 ],
            "D": [ 8635 ],
            "CLK": [ 8585 ]
          }
        },
        "sync_rx_0_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X4Y25/DFF2",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:103.1-107.4|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:13.6-13.47",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "Q": "output",
            "D": "input",
            "CLK": "input"
          },
          "connections": {
            "Q": [ 8635 ],
            "D": [ 8634 ],
            "CLK": [ 8585 ]
          }
        },
        "$PACKER_VCC_DRV": {
          "hide_name": 1,
          "type": "GOWIN_VCC",
          "parameters": {
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X0Y0/VCC"
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 12460 ]
          }
        },
        "pll": {
          "hide_name": 0,
          "type": "rPLL",
          "parameters": {
            "ODIV_SEL": "00000000000000000000000000000100",
            "IDIV_SEL": "00000000000000000000000000001000",
            "FCLKIN": "27",
            "FBDIV_SEL": "00000000000000000000000000100111"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000001",
            "NEXTPNR_BEL": "X46Y9/PLL",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:73.3-77.2",
            "module_not_derived": "00000000000000000000000000000001"
          },
          "port_directions": {
            "ODSEL5": "input",
            "RESET": "input",
            "ODSEL3": "input",
            "ODSEL2": "input",
            "ODSEL1": "input",
            "ODSEL0": "input",
            "IDSEL5": "input",
            "IDSEL4": "input",
            "IDSEL3": "input",
            "IDSEL2": "input",
            "IDSEL1": "input",
            "IDSEL0": "input",
            "LOCK": "output",
            "FBDSEL5": "input",
            "FBDSEL4": "input",
            "FBDSEL3": "input",
            "FBDSEL2": "input",
            "FBDSEL1": "input",
            "FBDSEL0": "input",
            "DUTYDA3": "input",
            "DUTYDA2": "input",
            "DUTYDA1": "input",
            "DUTYDA0": "input",
            "ODSEL4": "input",
            "FDLY3": "input",
            "FDLY2": "input",
            "FDLY1": "input",
            "FDLY0": "input",
            "RESET_P": "input",
            "PSDA3": "input",
            "PSDA2": "input",
            "PSDA1": "input",
            "PSDA0": "input",
            "CLKOUT": "output",
            "CLKIN": "input",
            "CLKFB": "input"
          },
          "connections": {
            "ODSEL5": [ 12461 ],
            "RESET": [ 12461 ],
            "ODSEL3": [ 12461 ],
            "ODSEL2": [ 12461 ],
            "ODSEL1": [ 12461 ],
            "ODSEL0": [ 12461 ],
            "IDSEL5": [ 12461 ],
            "IDSEL4": [ 12461 ],
            "IDSEL3": [ 12461 ],
            "IDSEL2": [ 12461 ],
            "IDSEL1": [ 12461 ],
            "IDSEL0": [ 12461 ],
            "LOCK": [ 8616 ],
            "FBDSEL5": [ 12461 ],
            "FBDSEL4": [ 12461 ],
            "FBDSEL3": [ 12461 ],
            "FBDSEL2": [ 12461 ],
            "FBDSEL1": [ 12461 ],
            "FBDSEL0": [ 12461 ],
            "DUTYDA3": [ 12461 ],
            "DUTYDA2": [ 12461 ],
            "DUTYDA1": [ 12461 ],
            "DUTYDA0": [ 12461 ],
            "ODSEL4": [ 12461 ],
            "FDLY3": [ 12461 ],
            "FDLY2": [ 12461 ],
            "FDLY1": [ 12461 ],
            "FDLY0": [ 12461 ],
            "RESET_P": [ 12461 ],
            "PSDA3": [ 12461 ],
            "PSDA2": [ 12461 ],
            "PSDA1": [ 12461 ],
            "PSDA0": [ 12461 ],
            "CLKOUT": [ 8585 ],
            "CLKIN": [ 7327 ],
            "CLKFB": [ 12461 ]
          }
        },
        "o_led_OBUF_O_5": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y14/IOBA",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8576 ],
            "I": [ 8574 ]
          }
        },
        "o_led_OBUF_O_4": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y15/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8572 ],
            "I": [ 8570 ]
          }
        },
        "o_led_OBUF_O_3": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y20/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8568 ],
            "I": [ 8566 ]
          }
        },
        "o_led_OBUF_O_2": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y21/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8564 ],
            "I": [ 8562 ]
          }
        },
        "o_led_OBUF_O_1": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y24/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8560 ],
            "I": [ 8558 ]
          }
        },
        "o_led_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X0Y25/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23",
            "&DRIVE=8": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS18": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 8556 ],
            "I": [ 8554 ]
          }
        },
        "neoPxD_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y12/IOBA",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:11.12-11.18",
            "&DRIVE=4": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7320 ],
            "I": [ 8551 ]
          }
        },
        "led_data_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBA",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:10.12-10.20",
            "&DRIVE=4": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7319 ],
            "I": [ 12461 ]
          }
        },
        "led_clk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X41Y0/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:9.12-9.19",
            "&DRIVE=4": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7318 ],
            "I": [ 12461 ]
          }
        },
        "debug_1_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET",
            "NET_BOTTOM_IO_PORT_A": "GND",
            "NET_BOTTOM_IO_PORT_B": "GND"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBA",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:13.12-13.19",
            "&DRIVE=4": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "BOTTOM_IO_PORT_B": "input",
            "BOTTOM_IO_PORT_A": "input",
            "O": "output",
            "I": "input"
          },
          "connections": {
            "BOTTOM_IO_PORT_B": [ 12461 ],
            "BOTTOM_IO_PORT_A": [ 12461 ],
            "O": [ 7317 ],
            "I": [ 12461 ]
          }
        },
        "debug_0_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
            "NET_I": "GND",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X30Y28/IOBB",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:12.12-12.19",
            "&DRIVE=4": "00000000000000000000000000000001",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=DOWN": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7316 ],
            "I": [ 12461 ]
          }
        },
        "clk_IBUF_I": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
            "NET_I": "NET",
            "NET_O": "NET"
          },
          "attributes": {
            "BEL_STRENGTH": "00000000000000000000000000000101",
            "NEXTPNR_BEL": "X46Y16/IOBA",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:3.11-3.14",
            "&IO_TYPE=LVCMOS33": "00000000000000000000000000000001",
            "&PULL_MODE=UP": "00000000000000000000000000000001",
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "I": "input"
          },
          "connections": {
            "O": [ 7327 ],
            "I": [ 7315 ]
          }
        }
      },
      "netnames": {
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12506 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT0;;1"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12505 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT0;;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12504 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT0;;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12503 ] ,
          "attributes": {
            "ROUTING": "X6Y15/COUT4;;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12502 ] ,
          "attributes": {
            "ROUTING": "X6Y15/COUT0;;1"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12500 ] ,
          "attributes": {
            "ROUTING": "X11Y17/COUT1;;1"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12499 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT0;;1"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12497 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT3;;1"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12496 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT0;;1"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12494 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT0;;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12493 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT0;;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12491 ] ,
          "attributes": {
            "ROUTING": "X4Y17/COUT1;;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12490 ] ,
          "attributes": {
            "ROUTING": "X1Y17/COUT0;;1"
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12488 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT3;;1"
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12487 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT0;;1"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12486 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT0;;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12484 ] ,
          "attributes": {
            "ROUTING": "X1Y2/COUT0;;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_TAIL_ALULC": {
          "hide_name": 0,
          "bits": [ 12483 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT2;;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12482 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT0;;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12481 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT0;;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12480 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT0;;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12478 ] ,
          "attributes": {
            "ROUTING": "X6Y6/COUT0;;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12476 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT0;;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12474 ] ,
          "attributes": {
            "ROUTING": "X5Y10/COUT0;;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12472 ] ,
          "attributes": {
            "ROUTING": "X36Y5/COUT0;;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12470 ] ,
          "attributes": {
            "ROUTING": "X32Y6/COUT0;;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12468 ] ,
          "attributes": {
            "ROUTING": "X33Y5/COUT0;;1"
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_HEAD_ALULC": {
          "hide_name": 0,
          "bits": [ 12467 ] ,
          "attributes": {
            "ROUTING": "X35Y7/COUT0;;1"
          }
        },
        "wb.neopixels.tvalid_LUT2_I0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12439 ] ,
          "attributes": {
            "ROUTING": "X35Y7/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.neopixels.tvalid_LUT2_I0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12438 ] ,
          "attributes": {
            "ROUTING": "X35Y7/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.neopixels.state_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12434 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neopixels.state_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12431 ] ,
          "attributes": {
            "ROUTING": "X36Y7/F6;;1;X36Y7/C2;X36Y7/C2/F6;1;X36Y7/XD2;X36Y7/XD2/C2;1"
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12429 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.neo_wb_dat_o[24]": {
          "hide_name": 0,
          "bits": [ 12427 ] ,
          "attributes": {
            "ROUTING": "X36Y7/W220;X36Y7/W220/Q2;1;X35Y7/X05;X35Y7/X05/W221;1;X35Y7/SEL6;X35Y7/SEL6/X05;1;X36Y7/EW10;X36Y7/EW10/Q2;1;X35Y7/B1;X35Y7/B1/W111;1;X36Y7/Q2;;1;X36Y7/E130;X36Y7/E130/Q2;1;X36Y7/A6;X36Y7/A6/E130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:13.36-13.44",
            "hdlname": "wb neopixels wb_dat_o"
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12424 ] ,
          "attributes": {
            "ROUTING": "X35Y7/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neo_wb_dat_o[25]": {
          "hide_name": 0,
          "bits": [ 12421 ] ,
          "attributes": {
            "ROUTING": "X35Y7/D7;X35Y7/D7/S130;1;X35Y7/D6;X35Y7/D6/S130;1;X35Y7/Q2;;1;X35Y7/S130;X35Y7/S130/Q2;1;X35Y7/B2;X35Y7/B2/S130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:13.36-13.44",
            "hdlname": "wb neopixels wb_dat_o"
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12419 ] ,
          "attributes": {
            "ROUTING": "X35Y7/F2;;1;X35Y7/XD2;X35Y7/XD2/F2;1"
          }
        },
        "wb.neopixels.state_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12417 ] ,
          "attributes": {
            "ROUTING": "X35Y7/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neo_wb_dat_o[26]": {
          "hide_name": 0,
          "bits": [ 12414 ] ,
          "attributes": {
            "ROUTING": "X35Y7/C6;X35Y7/C6/X06;1;X35Y7/B3;X35Y7/B3/Q3;1;X35Y7/Q3;;1;X35Y7/X06;X35Y7/X06/Q3;1;X35Y7/C7;X35Y7/C7/X06;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:13.36-13.44",
            "hdlname": "wb neopixels wb_dat_o"
          }
        },
        "wb.neopixels.state_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12412 ] ,
          "attributes": {
            "ROUTING": "X35Y7/F3;;1;X35Y7/XD3;X35Y7/XD3/F3;1"
          }
        },
        "wb.neopixels.state_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12410 ] ,
          "attributes": {
            "ROUTING": "X35Y7/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neopixels.state_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12409 ] ,
          "attributes": {
            "ROUTING": "X35Y7/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:128.29-128.41|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neo_wb_dat_o[27]": {
          "hide_name": 0,
          "bits": [ 12406 ] ,
          "attributes": {
            "ROUTING": "X35Y7/N240;X35Y7/N240/Q4;1;X35Y7/B4;X35Y7/B4/N240;1;X35Y7/B6;X35Y7/B6/E240;1;X35Y7/Q4;;1;X35Y7/E240;X35Y7/E240/Q4;1;X35Y7/B7;X35Y7/B7/E240;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:13.36-13.44",
            "hdlname": "wb neopixels wb_dat_o"
          }
        },
        "wb.neopixels.state_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12404 ] ,
          "attributes": {
            "ROUTING": "X35Y7/F4;;1;X35Y7/XD4;X35Y7/XD4/F4;1"
          }
        },
        "wb.neopixels.tvalid_LUT2_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 12402 ] ,
          "attributes": {
            "ROUTING": "X35Y7/E260;X35Y7/E260/OF6;1;X36Y7/X07;X36Y7/X07/E261;1;X36Y7/LSR1;X36Y7/LSR1/X07;1;X35Y7/LSR1;X35Y7/LSR1/S271;1;X35Y7/N260;X35Y7/N260/OF6;1;X35Y6/X05;X35Y6/X05/N261;1;X35Y6/B1;X35Y6/B1/X05;1;X35Y7/OF6;;1;X35Y7/W130;X35Y7/W130/OF6;1;X34Y7/N270;X34Y7/N270/W131;1;X34Y6/E270;X34Y6/E270/N271;1;X35Y6/S270;X35Y6/S270/E271;1;X35Y7/LSR2;X35Y7/LSR2/S271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neo_wb_dat_o[28]": {
          "hide_name": 0,
          "bits": [ 12400 ] ,
          "attributes": {
            "ROUTING": "X35Y7/W100;X35Y7/W100/Q5;1;X35Y7/B5;X35Y7/B5/W100;1;X35Y7/A6;X35Y7/A6/E130;1;X35Y7/Q5;;1;X35Y7/E130;X35Y7/E130/Q5;1;X35Y7/A7;X35Y7/A7/E130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:13.36-13.44",
            "hdlname": "wb neopixels wb_dat_o"
          }
        },
        "wb.neopixels.state_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 12398 ] ,
          "attributes": {
            "ROUTING": "X35Y7/F5;;1;X35Y7/XD5;X35Y7/XD5/F5;1"
          }
        },
        "wb.neopixels.tvalid_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 12397 ] ,
          "attributes": {
            "ROUTING": "X35Y7/CE1;X35Y7/CE1/S211;1;X35Y7/E210;X35Y7/E210/S211;1;X36Y7/CE1;X36Y7/CE1/E211;1;X35Y6/S210;X35Y6/S210/F1;1;X35Y7/CE2;X35Y7/CE2/S211;1;X35Y6/F1;;1;X35Y6/X06;X35Y6/X06/F1;1;X35Y6/LSR1;X35Y6/LSR1/X06;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12395 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_CE_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12391 ] ,
          "attributes": {
            "ROUTING": "X34Y6/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.neoPx.state_DFFE_Q_CE_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12390 ] ,
          "attributes": {
            "ROUTING": "X34Y6/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.neoPx.state_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12387 ] ,
          "attributes": {
            "ROUTING": "X34Y5/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.neoPx.state_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12385 ] ,
          "attributes": {
            "ROUTING": "X34Y5/OF4;;1;X34Y5/N240;X34Y5/N240/OF4;1;X34Y4/C0;X34Y4/C0/N241;1;X34Y4/XD0;X34Y4/XD0/C0;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12383 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12381 ] ,
          "attributes": {
            "ROUTING": "X33Y5/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12379 ] ,
          "attributes": {
            "ROUTING": "X33Y5/F2;;1;X33Y5/SN20;X33Y5/SN20/F2;1;X33Y4/A7;X33Y4/A7/N121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 12377 ] ,
          "attributes": {
            "ROUTING": "X33Y4/F7;;1;X33Y4/A5;X33Y4/A5/F7;1;X33Y4/XD5;X33Y4/XD5/A5;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_5_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12375 ] ,
          "attributes": {
            "ROUTING": "X33Y5/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 12373 ] ,
          "attributes": {
            "ROUTING": "X33Y5/F3;;1;X33Y5/XD3;X33Y5/XD3/F3;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12371 ] ,
          "attributes": {
            "ROUTING": "X33Y5/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12369 ] ,
          "attributes": {
            "ROUTING": "X33Y5/F4;;1;X33Y5/XD4;X33Y5/XD4/F4;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12366 ] ,
          "attributes": {
            "ROUTING": "X34Y5/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12365 ] ,
          "attributes": {
            "ROUTING": "X33Y5/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12363 ] ,
          "attributes": {
            "ROUTING": "X33Y5/F5;;1;X33Y5/XD5;X33Y5/XD5/F5;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_2_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 12361 ] ,
          "attributes": {
            "ROUTING": "X34Y5/F0;;1;X34Y5/W100;X34Y5/W100/F0;1;X34Y5/N230;X34Y5/N230/W100;1;X34Y4/A4;X34Y4/A4/N231;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12359 ] ,
          "attributes": {
            "ROUTING": "X34Y4/F4;;1;X34Y4/C5;X34Y4/C5/F4;1;X34Y4/XD5;X34Y4/XD5/C5;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12357 ] ,
          "attributes": {
            "ROUTING": "X34Y5/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12356 ] ,
          "attributes": {
            "ROUTING": "X34Y5/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:173.26-173.38|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12354 ] ,
          "attributes": {
            "ROUTING": "X34Y5/F1;;1;X34Y5/XD1;X34Y5/XD1/F1;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 12352 ] ,
          "attributes": {
            "ROUTING": "X34Y5/F2;;1;X34Y5/XD2;X34Y5/XD2/F2;1"
          }
        },
        "wb.neoPx.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 12351 ] ,
          "attributes": {
            "ROUTING": "X34Y5/CE1;X34Y5/CE1/X05;1;X33Y5/CE2;X33Y5/CE2/X05;1;X33Y4/S260;X33Y4/S260/W261;1;X33Y5/X05;X33Y5/X05/S261;1;X33Y5/CE1;X33Y5/CE1/X05;1;X34Y4/CE2;X34Y4/CE2/X07;1;X34Y5/X05;X34Y5/X05/N261;1;X34Y5/CE0;X34Y5/CE0/X05;1;X34Y4/W260;X34Y4/W260/N262;1;X33Y4/X07;X33Y4/X07/W261;1;X33Y4/CE2;X33Y4/CE2/X07;1;X34Y6/OF6;;1;X34Y6/N260;X34Y6/N260/OF6;1;X34Y4/X07;X34Y4/X07/N262;1;X34Y4/CE0;X34Y4/CE0/X07;1"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_F_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 12348 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 12341 ] ,
          "attributes": {
            "ROUTING": " "
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_I3[3]": {
          "hide_name": 0,
          "bits": [ 12338 ] ,
          "attributes": {
            "ROUTING": "X34Y4/F3;;1;X34Y4/S130;X34Y4/S130/F3;1;X34Y4/D7;X34Y4/D7/S130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state[4]": {
          "hide_name": 0,
          "bits": [ 12336 ] ,
          "attributes": {
            "ROUTING": "X34Y4/X06;X34Y4/X06/N251;1;X34Y4/D2;X34Y4/D2/X06;1;X34Y5/N250;X34Y5/N250/E251;1;X34Y4/X04;X34Y4/X04/N251;1;X34Y4/B3;X34Y4/B3/X04;1;X33Y5/Q5;;1;X33Y5/E250;X33Y5/E250/Q5;1;X33Y5/B5;X33Y5/B5/E250;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "hdlname": "wb neoPx state"
          }
        },
        "wb.neoPx.state[5]": {
          "hide_name": 0,
          "bits": [ 12335 ] ,
          "attributes": {
            "ROUTING": "X34Y4/S100;X34Y4/S100/Q5;1;X34Y5/S240;X34Y5/S240/S101;1;X34Y5/B0;X34Y5/B0/S240;1;X34Y4/E130;X34Y4/E130/Q5;1;X34Y4/C2;X34Y4/C2/E130;1;X34Y4/Q5;;1;X34Y4/N130;X34Y4/N130/Q5;1;X34Y4/A3;X34Y4/A3/N130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "hdlname": "wb neoPx state"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_I3[1]": {
          "hide_name": 0,
          "bits": [ 12334 ] ,
          "attributes": {
            "ROUTING": "X34Y5/N100;X34Y5/N100/Q1;1;X34Y4/B7;X34Y4/B7/N101;1;X34Y5/B1;X34Y5/B1/Q1;1;X34Y5/Q1;;1;X34Y5/N130;X34Y5/N130/Q1;1;X34Y4/B2;X34Y4/B2/N131;1",
            "hdlname": "wb neoPx state",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_I3[0]": {
          "hide_name": 0,
          "bits": [ 12332 ] ,
          "attributes": {
            "ROUTING": "X34Y5/SN20;X34Y5/SN20/Q2;1;X34Y4/A7;X34Y4/A7/N121;1;X34Y5/SN10;X34Y5/SN10/Q2;1;X34Y4/A2;X34Y4/A2/N111;1;X34Y5/Q2;;1;X34Y5/X01;X34Y5/X01/Q2;1;X34Y5/B2;X34Y5/B2/X01;1",
            "hdlname": "wb neoPx state",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.state[2]": {
          "hide_name": 0,
          "bits": [ 12329 ] ,
          "attributes": {
            "ROUTING": "X33Y5/W130;X33Y5/W130/Q3;1;X33Y5/B7;X33Y5/B7/W130;1;X33Y5/Q3;;1;X33Y5/B3;X33Y5/B3/Q3;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "hdlname": "wb neoPx state"
          }
        },
        "wb.neoPx.state[3]": {
          "hide_name": 0,
          "bits": [ 12328 ] ,
          "attributes": {
            "ROUTING": "X33Y5/X03;X33Y5/X03/Q4;1;X33Y5/A7;X33Y5/A7/X03;1;X33Y5/Q4;;1;X33Y5/W100;X33Y5/W100/Q4;1;X33Y5/B4;X33Y5/B4/W100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "hdlname": "wb neoPx state"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12326 ] ,
          "attributes": {
            "ROUTING": "X34Y4/D6;X34Y4/D6/F2;1;X34Y4/F2;;1;X34Y4/D1;X34Y4/D1/F2;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12325 ] ,
          "attributes": {
            "ROUTING": "X34Y4/C6;X34Y4/C6/E241;1;X34Y4/C1;X34Y4/C1/E241;1;X33Y5/F7;;1;X33Y5/N100;X33Y5/N100/F7;1;X33Y4/E240;X33Y4/E240/N101;1;X34Y4/C7;X34Y4/C7/E241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 12323 ] ,
          "attributes": {
            "ROUTING": "X33Y4/EW20;X33Y4/EW20/Q5;1;X34Y4/C3;X34Y4/C3/E121;1;X34Y4/A1;X34Y4/A1/E251;1;X33Y4/S100;X33Y4/S100/Q5;1;X33Y5/W240;X33Y5/W240/S101;1;X33Y5/B2;X33Y5/B2/W240;1;X33Y4/Q5;;1;X33Y4/E250;X33Y4/E250/Q5;1;X34Y4/A6;X34Y4/A6/E251;1",
            "hdlname": "wb neoPx state",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F[3]": {
          "hide_name": 0,
          "bits": [ 12320 ] ,
          "attributes": {
            "ROUTING": "X32Y6/F7;;1;X32Y6/E100;X32Y6/E100/F7;1;X33Y6/D7;X33Y6/D7/E101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F[2]": {
          "hide_name": 0,
          "bits": [ 12319 ] ,
          "attributes": {
            "ROUTING": "X34Y7/F2;;1;X34Y7/EW20;X34Y7/EW20/F2;1;X33Y7/N220;X33Y7/N220/W121;1;X33Y6/C7;X33Y6/C7/N221;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F[1]": {
          "hide_name": 0,
          "bits": [ 12318 ] ,
          "attributes": {
            "ROUTING": "X32Y6/F6;;1;X32Y6/EW10;X32Y6/EW10/F6;1;X33Y6/N250;X33Y6/N250/E111;1;X33Y6/B7;X33Y6/B7/N250;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_1_F[0]": {
          "hide_name": 0,
          "bits": [ 12317 ] ,
          "attributes": {
            "ROUTING": "X33Y7/F6;;1;X33Y7/SN20;X33Y7/SN20/F6;1;X33Y6/A7;X33Y6/A7/N121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F[2]": {
          "hide_name": 0,
          "bits": [ 12314 ] ,
          "attributes": {
            "ROUTING": "X33Y5/S210;X33Y5/S210/W211;1;X33Y6/X08;X33Y6/X08/S211;1;X33Y6/SEL6;X33Y6/SEL6/X08;1;X34Y6/X06;X34Y6/X06/S212;1;X34Y6/C6;X34Y6/C6/X06;1;X33Y5/X06;X33Y5/X06/W211;1;X33Y5/A6;X33Y5/A6/X06;1;X34Y5/W210;X34Y5/W210/S211;1;X32Y5/X02;X32Y5/X02/W212;1;X32Y5/A3;X32Y5/A3/X02;1;X34Y6/A7;X34Y6/A7/S212;1;X34Y4/F1;;1;X34Y4/S210;X34Y4/S210/F1;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12312 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12311 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F[3]": {
          "hide_name": 0,
          "bits": [ 12309 ] ,
          "attributes": {
            "ROUTING": "X34Y6/N270;X34Y6/N270/E131;1;X34Y6/D6;X34Y6/D6/N270;1;X33Y6/E130;X33Y6/E130/OF6;1;X34Y6/B7;X34Y6/B7/E131;1;X33Y6/OF6;;1;X33Y6/W130;X33Y6/W130/OF6;1;X33Y6/S270;X33Y6/S270/W130;1;X33Y7/A1;X33Y7/A1/S271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2[0]": {
          "hide_name": 0,
          "bits": [ 12306 ] ,
          "attributes": {
            "ROUTING": "X34Y5/E220;X34Y5/E220/S121;1;X34Y5/C7;X34Y5/C7/E220;1;X34Y4/F6;;1;X34Y4/SN20;X34Y4/SN20/F6;1;X34Y5/B6;X34Y5/B6/S121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:0.0-0.0|/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:167.9-200.16|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/techmap.v:583.28-583.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 12304 ] ,
          "attributes": {
            "ROUTING": "X34Y5/S210;X34Y5/S210/S111;1;X34Y5/A6;X34Y5/A6/S210;1;X34Y4/F7;;1;X34Y4/SN10;X34Y4/SN10/F7;1;X34Y5/D5;X34Y5/D5/S111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 12302 ] ,
          "attributes": {
            "ROUTING": "X34Y4/W130;X34Y4/W130/Q0;1;X34Y4/D3;X34Y4/D3/W130;1;X34Y4/B1;X34Y4/B1/X05;1;X34Y5/X07;X34Y5/X07/S201;1;X34Y5/A4;X34Y5/A4/X07;1;X34Y4/X05;X34Y4/X05/Q0;1;X34Y4/B6;X34Y4/B6/X05;1;X34Y4/EW10;X34Y4/EW10/Q0;1;X33Y4/S210;X33Y4/S210/W111;1;X33Y5/B1;X33Y5/B1/S211;1;X34Y4/Q0;;1;X34Y4/S200;X34Y4/S200/Q0;1;X34Y5/C5;X34Y5/C5/S201;1",
            "hdlname": "wb neoPx state",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:56.11-56.16",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx_axis_valid": {
          "hide_name": 0,
          "bits": [ 12294 ] ,
          "attributes": {
            "ROUTING": "X35Y6/N100;X35Y6/N100/Q2;1;X35Y6/A1;X35Y6/A1/N100;1;X34Y5/A7;X34Y5/A7/N231;1;X35Y6/Q2;;1;X35Y6/W130;X35Y6/W130/Q2;1;X34Y6/N230;X34Y6/N230/W131;1;X34Y5/A5;X34Y5/A5/N231;1",
            "hdlname": "wb neopixels wb_dat_o",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:13.36-13.44",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.ready_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 12291 ] ,
          "attributes": {
            "ROUTING": "X34Y5/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.neoPx_axis_ready": {
          "hide_name": 0,
          "bits": [ 12288 ] ,
          "attributes": {
            "ROUTING": "X34Y5/B5;X34Y5/B5/W111;1;X35Y5/S130;X35Y5/S130/Q2;1;X35Y6/A2;X35Y6/A2/S131;1;X35Y6/XD2;X35Y6/XD2/A2;1;X35Y5/Q2;;1;X35Y5/EW10;X35Y5/EW10/Q2;1;X34Y5/B7;X34Y5/B7/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:24.16-24.28",
            "hdlname": "wb neopixels s_axis_ready"
          }
        },
        "wb.neoPx.ready_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 12284 ] ,
          "attributes": {
            "ROUTING": "X34Y5/F7;;1;X34Y5/E270;X34Y5/E270/F7;1;X35Y5/A2;X35Y5/A2/E271;1;X35Y5/XD2;X35Y5/XD2/A2;1"
          }
        },
        "wb.neoPx.out_bit_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 12281 ] ,
          "attributes": {
            "ROUTING": "X39Y6/F0;;1;X39Y6/XD0;X39Y6/XD0/F0;1"
          }
        },
        "wb.neoPx.o_serial_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12278 ] ,
          "attributes": {
            "ROUTING": "X39Y6/X08;X39Y6/X08/F7;1;X39Y6/CE0;X39Y6/CE0/X08;1;X39Y6/F7;;1;X39Y6/W130;X39Y6/W130/F7;1;X39Y6/B6;X39Y6/B6/W130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.o_serial_LUT2_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 12277 ] ,
          "attributes": {
            "ROUTING": "X39Y6/Q0;;1;X39Y6/X01;X39Y6/X01/Q0;1;X39Y6/A6;X39Y6/A6/X01;1",
            "hdlname": "wb neoPx out_bit",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:60.5-60.12",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12274 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[6]": {
          "hide_name": 0,
          "bits": [ 12271 ] ,
          "attributes": {
            "ROUTING": "X33Y6/EW10;X33Y6/EW10/Q1;1;X32Y6/B7;X32Y6/B7/W111;1;X33Y6/Q1;;1;X33Y6/B1;X33Y6/B1/Q1;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 12270 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F1;;1;X33Y6/XD1;X33Y6/XD1/F1;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12268 ] ,
          "attributes": {
            "ROUTING": "X33Y6/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[7]": {
          "hide_name": 0,
          "bits": [ 12266 ] ,
          "attributes": {
            "ROUTING": "X33Y6/X01;X33Y6/X01/Q2;1;X33Y6/B2;X33Y6/B2/X01;1;X33Y6/Q2;;1;X33Y6/W100;X33Y6/W100/Q2;1;X32Y6/W200;X32Y6/W200/W101;1;X32Y6/A7;X32Y6/A7/W200;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 12265 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F2;;1;X33Y6/XD2;X33Y6/XD2/F2;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12263 ] ,
          "attributes": {
            "ROUTING": "X33Y6/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[8]": {
          "hide_name": 0,
          "bits": [ 12261 ] ,
          "attributes": {
            "ROUTING": "X33Y6/SN10;X33Y6/SN10/Q3;1;X33Y7/D6;X33Y7/D6/S111;1;X33Y6/Q3;;1;X33Y6/B3;X33Y6/B3/Q3;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12260 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F3;;1;X33Y6/XD3;X33Y6/XD3/F3;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12258 ] ,
          "attributes": {
            "ROUTING": "X33Y6/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[9]": {
          "hide_name": 0,
          "bits": [ 12256 ] ,
          "attributes": {
            "ROUTING": "X33Y6/S130;X33Y6/S130/Q4;1;X33Y7/C6;X33Y7/C6/S131;1;X33Y6/Q4;;1;X33Y6/X03;X33Y6/X03/Q4;1;X33Y6/B4;X33Y6/B4/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 12255 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F4;;1;X33Y6/XD4;X33Y6/XD4/F4;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12253 ] ,
          "attributes": {
            "ROUTING": "X33Y6/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[10]": {
          "hide_name": 0,
          "bits": [ 12251 ] ,
          "attributes": {
            "ROUTING": "X33Y6/N130;X33Y6/N130/Q5;1;X33Y6/N240;X33Y6/N240/N130;1;X33Y6/B5;X33Y6/B5/N240;1;X33Y6/Q5;;1;X33Y6/S250;X33Y6/S250/Q5;1;X33Y7/B6;X33Y7/B6/S251;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 12250 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F5;;1;X33Y6/XD5;X33Y6/XD5/F5;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12248 ] ,
          "attributes": {
            "ROUTING": "X34Y6/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[11]": {
          "hide_name": 0,
          "bits": [ 12246 ] ,
          "attributes": {
            "ROUTING": "X34Y6/S100;X34Y6/S100/Q0;1;X34Y6/B0;X34Y6/B0/S100;1;X34Y6/Q0;;1;X34Y6/SN10;X34Y6/SN10/Q0;1;X34Y7/W250;X34Y7/W250/S111;1;X33Y7/A6;X33Y7/A6/W251;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12245 ] ,
          "attributes": {
            "ROUTING": "X34Y6/F0;;1;X34Y6/XD0;X34Y6/XD0/F0;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12243 ] ,
          "attributes": {
            "ROUTING": "X34Y6/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[12]": {
          "hide_name": 0,
          "bits": [ 12241 ] ,
          "attributes": {
            "ROUTING": "X34Y6/B1;X34Y6/B1/Q1;1;X34Y6/Q1;;1;X34Y6/SN20;X34Y6/SN20/Q1;1;X34Y7/D2;X34Y7/D2/S121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12240 ] ,
          "attributes": {
            "ROUTING": "X34Y6/F1;;1;X34Y6/XD1;X34Y6/XD1/F1;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12238 ] ,
          "attributes": {
            "ROUTING": "X34Y6/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[13]": {
          "hide_name": 0,
          "bits": [ 12236 ] ,
          "attributes": {
            "ROUTING": "X34Y6/X01;X34Y6/X01/Q2;1;X34Y6/B2;X34Y6/B2/X01;1;X34Y6/Q2;;1;X34Y6/S220;X34Y6/S220/Q2;1;X34Y7/W220;X34Y7/W220/S221;1;X34Y7/C2;X34Y7/C2/W220;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12235 ] ,
          "attributes": {
            "ROUTING": "X34Y6/F2;;1;X34Y6/XD2;X34Y6/XD2/F2;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12233 ] ,
          "attributes": {
            "ROUTING": "X34Y6/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12232 ] ,
          "attributes": {
            "ROUTING": "X34Y6/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 12229 ] ,
          "attributes": {
            "ROUTING": "X32Y7/F0;;1;X32Y7/D2;X32Y7/D2/F0;1;X32Y7/XD2;X32Y7/XD2/D2;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12227 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.neoPx.gapTimer[0]": {
          "hide_name": 0,
          "bits": [ 12226 ] ,
          "attributes": {
            "ROUTING": "X32Y7/N100;X32Y7/N100/Q2;1;X32Y7/A0;X32Y7/A0/N100;1;X32Y6/D6;X32Y6/D6/N131;1;X32Y7/Q2;;1;X32Y7/N130;X32Y7/N130/Q2;1;X32Y6/B1;X32Y6/B1/N131;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12224 ] ,
          "attributes": {
            "ROUTING": "X32Y6/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[1]": {
          "hide_name": 0,
          "bits": [ 12222 ] ,
          "attributes": {
            "ROUTING": "X32Y6/X01;X32Y6/X01/Q2;1;X32Y6/B2;X32Y6/B2/X01;1;X32Y6/Q2;;1;X32Y6/N130;X32Y6/N130/Q2;1;X32Y6/C6;X32Y6/C6/N130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 12221 ] ,
          "attributes": {
            "ROUTING": "X32Y6/F2;;1;X32Y6/XD2;X32Y6/XD2/F2;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_14_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12219 ] ,
          "attributes": {
            "ROUTING": "X32Y6/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[2]": {
          "hide_name": 0,
          "bits": [ 12217 ] ,
          "attributes": {
            "ROUTING": "X32Y6/B3;X32Y6/B3/Q3;1;X32Y6/Q3;;1;X32Y6/W130;X32Y6/W130/Q3;1;X32Y6/B6;X32Y6/B6/W130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 12216 ] ,
          "attributes": {
            "ROUTING": "X32Y6/F3;;1;X32Y6/XD3;X32Y6/XD3/F3;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_13_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12214 ] ,
          "attributes": {
            "ROUTING": "X32Y6/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[3]": {
          "hide_name": 0,
          "bits": [ 12212 ] ,
          "attributes": {
            "ROUTING": "X32Y6/N240;X32Y6/N240/Q4;1;X32Y6/B4;X32Y6/B4/N240;1;X32Y6/Q4;;1;X32Y6/E130;X32Y6/E130/Q4;1;X32Y6/A6;X32Y6/A6/E130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 12211 ] ,
          "attributes": {
            "ROUTING": "X32Y6/F4;;1;X32Y6/XD4;X32Y6/XD4/F4;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_12_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12209 ] ,
          "attributes": {
            "ROUTING": "X32Y6/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[4]": {
          "hide_name": 0,
          "bits": [ 12207 ] ,
          "attributes": {
            "ROUTING": "X32Y6/E250;X32Y6/E250/Q5;1;X32Y6/B5;X32Y6/B5/E250;1;X32Y6/Q5;;1;X32Y6/S130;X32Y6/S130/Q5;1;X32Y6/D7;X32Y6/D7/S130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 12206 ] ,
          "attributes": {
            "ROUTING": "X32Y6/F5;;1;X32Y6/XD5;X32Y6/XD5/F5;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12204 ] ,
          "attributes": {
            "ROUTING": "X33Y6/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_11_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12203 ] ,
          "attributes": {
            "ROUTING": "X33Y6/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:190.28-190.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[5]": {
          "hide_name": 0,
          "bits": [ 12201 ] ,
          "attributes": {
            "ROUTING": "X33Y6/W200;X33Y6/W200/Q0;1;X32Y6/X05;X32Y6/X05/W201;1;X32Y6/C7;X32Y6/C7/X05;1;X33Y6/Q0;;1;X33Y6/S100;X33Y6/S100/Q0;1;X33Y6/B0;X33Y6/B0/S100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 12200 ] ,
          "attributes": {
            "ROUTING": "X33Y6/F0;;1;X33Y6/XD0;X33Y6/XD0/F0;1"
          }
        },
        "wb.neoPx.gapTimer[14]": {
          "hide_name": 0,
          "bits": [ 12198 ] ,
          "attributes": {
            "ROUTING": "X34Y6/B3;X34Y6/B3/Q3;1;X34Y6/Q3;;1;X34Y6/S230;X34Y6/S230/Q3;1;X34Y7/B2;X34Y7/B2/S231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12197 ] ,
          "attributes": {
            "ROUTING": "X34Y6/F3;;1;X34Y6/XD3;X34Y6/XD3/F3;1"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT2_I1_F[4]": {
          "hide_name": 0,
          "bits": [ 12195 ] ,
          "attributes": {
            "ROUTING": "X32Y6/LSR1;X32Y6/LSR1/X07;1;X34Y6/LSR0;X34Y6/LSR0/X05;1;X34Y6/LSR1;X34Y6/LSR1/X05;1;X33Y6/LSR2;X33Y6/LSR2/X07;1;X34Y5/D7;X34Y5/D7/W260;1;X33Y6/LSR0;X33Y6/LSR0/X07;1;X34Y5/EW10;X34Y5/EW10/F6;1;X33Y5/B6;X33Y5/B6/W111;1;X34Y7/W260;X34Y7/W260/S262;1;X32Y7/X07;X32Y7/X07/W262;1;X32Y7/LSR1;X32Y7/LSR1/X07;1;X34Y5/W260;X34Y5/W260/F6;1;X32Y5/X03;X32Y5/X03/W262;1;X32Y5/B3;X32Y5/B3/X03;1;X33Y6/X07;X33Y6/X07/W261;1;X33Y6/LSR1;X33Y6/LSR1/X07;1;X34Y6/W260;X34Y6/W260/S261;1;X32Y6/X07;X32Y6/X07/W262;1;X32Y6/LSR2;X32Y6/LSR2/X07;1;X34Y6/SEL6;X34Y6/SEL6/X05;1;X34Y5/F6;;1;X34Y5/S260;X34Y5/S260/F6;1;X34Y6/X05;X34Y6/X05/S261;1;X34Y6/LSR2;X34Y6/LSR2/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.gapTimer[15]": {
          "hide_name": 0,
          "bits": [ 12194 ] ,
          "attributes": {
            "ROUTING": "X34Y6/N240;X34Y6/N240/Q4;1;X34Y6/B4;X34Y6/B4/N240;1;X34Y6/Q4;;1;X34Y6/S130;X34Y6/S130/Q4;1;X34Y7/A2;X34Y7/A2/S131;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:62.12-62.20",
            "hdlname": "wb neoPx gapTimer"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 12193 ] ,
          "attributes": {
            "ROUTING": "X34Y6/F4;;1;X34Y6/XD4;X34Y6/XD4/F4;1"
          }
        },
        "wb.neoPx.gapTimer_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 12192 ] ,
          "attributes": {
            "ROUTING": "X33Y6/CE0;X33Y6/CE0/N211;1;X34Y6/CE2;X34Y6/CE2/N211;1;X33Y6/CE2;X33Y6/CE2/N211;1;X33Y7/N210;X33Y7/N210/F1;1;X33Y6/CE1;X33Y6/CE1/N211;1;X32Y6/CE1;X32Y6/CE1/N211;1;X32Y7/N210;X32Y7/N210/W111;1;X32Y6/CE2;X32Y6/CE2/N211;1;X33Y7/W210;X33Y7/W210/F1;1;X32Y7/CE1;X32Y7/CE1/W211;1;X34Y6/CE1;X34Y6/CE1/N211;1;X33Y7/F1;;1;X33Y7/EW10;X33Y7/EW10/F1;1;X34Y7/N210;X34Y7/N210/E111;1;X34Y6/CE0;X34Y6/CE0/N211;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12190 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12188 ] ,
          "attributes": {
            "ROUTING": "X38Y5/F4;;1;X38Y5/SN10;X38Y5/SN10/F4;1;X38Y4/C6;X38Y4/C6/N111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_9_D": {
          "hide_name": 0,
          "bits": [ 12185 ] ,
          "attributes": {
            "ROUTING": "X37Y4/F5;;1;X37Y4/A3;X37Y4/A3/F5;1;X37Y4/XD3;X37Y4/XD3/A3;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_8_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12182 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F2;;1;X37Y5/SN10;X37Y5/SN10/F2;1;X37Y4/C6;X37Y4/C6/N111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_8_D": {
          "hide_name": 0,
          "bits": [ 12180 ] ,
          "attributes": {
            "ROUTING": "X37Y4/F6;;1;X37Y4/C2;X37Y4/C2/F6;1;X37Y4/XD2;X37Y4/XD2/C2;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_8_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12178 ] ,
          "attributes": {
            "ROUTING": "X37Y5/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_7_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12176 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F3;;1;X37Y5/S130;X37Y5/S130/F3;1;X37Y6/C4;X37Y6/C4/S131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_7_D": {
          "hide_name": 0,
          "bits": [ 12174 ] ,
          "attributes": {
            "ROUTING": "X37Y6/F4;;1;X37Y6/C1;X37Y6/C1/F4;1;X37Y6/XD1;X37Y6/XD1/C1;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_7_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12172 ] ,
          "attributes": {
            "ROUTING": "X37Y5/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_6_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12170 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F4;;1;X37Y5/S100;X37Y5/S100/F4;1;X37Y6/C2;X37Y6/C2/S101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_6_D": {
          "hide_name": 0,
          "bits": [ 12168 ] ,
          "attributes": {
            "ROUTING": "X37Y6/F2;;1;X37Y6/XD2;X37Y6/XD2/F2;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_6_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12166 ] ,
          "attributes": {
            "ROUTING": "X37Y5/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_5_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12164 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F5;;1;X37Y5/S250;X37Y5/S250/F5;1;X37Y6/X06;X37Y6/X06/S251;1;X37Y6/C5;X37Y6/C5/X06;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_5_D": {
          "hide_name": 0,
          "bits": [ 12162 ] ,
          "attributes": {
            "ROUTING": "X37Y6/F5;;1;X37Y6/A3;X37Y6/A3/F5;1;X37Y6/XD3;X37Y6/XD3/A3;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_5_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12160 ] ,
          "attributes": {
            "ROUTING": "X38Y5/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_4_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12158 ] ,
          "attributes": {
            "ROUTING": "X38Y5/F0;;1;X38Y5/EW20;X38Y5/EW20/F0;1;X39Y5/C3;X39Y5/C3/E121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_4_D": {
          "hide_name": 0,
          "bits": [ 12156 ] ,
          "attributes": {
            "ROUTING": "X39Y5/F3;;1;X39Y5/B1;X39Y5/B1/F3;1;X39Y5/XD1;X39Y5/XD1/B1;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_4_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12154 ] ,
          "attributes": {
            "ROUTING": "X38Y5/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_3_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12152 ] ,
          "attributes": {
            "ROUTING": "X38Y5/F1;;1;X38Y5/E130;X38Y5/E130/F1;1;X39Y5/S230;X39Y5/S230/E131;1;X39Y5/C6;X39Y5/C6/S230;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_3_D": {
          "hide_name": 0,
          "bits": [ 12150 ] ,
          "attributes": {
            "ROUTING": "X39Y5/F6;;1;X39Y5/C2;X39Y5/C2/F6;1;X39Y5/XD2;X39Y5/XD2/C2;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_3_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12148 ] ,
          "attributes": {
            "ROUTING": "X38Y5/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_2_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12146 ] ,
          "attributes": {
            "ROUTING": "X38Y5/F2;;1;X38Y5/N130;X38Y5/N130/F2;1;X38Y5/C7;X38Y5/C7/N130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_2_D": {
          "hide_name": 0,
          "bits": [ 12144 ] ,
          "attributes": {
            "ROUTING": "X38Y5/F7;;1;X38Y5/S130;X38Y5/S130/F7;1;X38Y6/A0;X38Y6/A0/S131;1;X38Y6/XD0;X38Y6/XD0/A0;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_1_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12142 ] ,
          "attributes": {
            "ROUTING": "X38Y5/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_2_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12141 ] ,
          "attributes": {
            "ROUTING": "X38Y5/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_1_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12139 ] ,
          "attributes": {
            "ROUTING": "X38Y5/F3;;1;X38Y5/S100;X38Y5/S100/F3;1;X38Y6/C3;X38Y6/C3/S101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_15_D": {
          "hide_name": 0,
          "bits": [ 12136 ] ,
          "attributes": {
            "ROUTING": "X35Y5/F3;;1;X35Y5/B0;X35Y5/B0/F3;1;X35Y5/XD0;X35Y5/XD0/B0;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 12134 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12132 ] ,
          "attributes": {
            "ROUTING": "X36Y5/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12130 ] ,
          "attributes": {
            "ROUTING": "X36Y5/F2;;1;X36Y5/EW10;X36Y5/EW10/F2;1;X35Y5/B7;X35Y5/B7/W111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D": {
          "hide_name": 0,
          "bits": [ 12128 ] ,
          "attributes": {
            "ROUTING": "X35Y5/F7;;1;X35Y5/A5;X35Y5/A5/F7;1;X35Y5/XD5;X35Y5/XD5/A5;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_14_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12126 ] ,
          "attributes": {
            "ROUTING": "X36Y5/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_13_D_LUT2_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12124 ] ,
          "attributes": {
            "ROUTING": "X36Y5/F3;;1;X36Y5/N100;X36Y5/N100/F3;1;X36Y4/W240;X36Y4/W240/N101;1;X36Y4/B3;X36Y4/B3/W240;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_13_D": {
          "hide_name": 0,
          "bits": [ 12122 ] ,
          "attributes": {
            "ROUTING": "X36Y4/F3;;1;X36Y4/XD3;X36Y4/XD3/F3;1"
          }
        },
        "wb.neoPx.counter[7]": {
          "hide_name": 0,
          "bits": [ 12120 ] ,
          "attributes": {
            "ROUTING": "X37Y4/S100;X37Y4/S100/Q2;1;X37Y5/A6;X37Y5/A6/S101;1;X37Y4/Q2;;1;X37Y4/S130;X37Y4/S130/Q2;1;X37Y5/A2;X37Y5/A2/S131;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1_LUT4_F_2_I3[3]": {
          "hide_name": 0,
          "bits": [ 12118 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F6;;1;X37Y5/EW20;X37Y5/EW20/F6;1;X36Y5/D6;X36Y5/D6/W121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter[0]": {
          "hide_name": 0,
          "bits": [ 12117 ] ,
          "attributes": {
            "ROUTING": "X35Y5/W220;X35Y5/W220/E100;1;X35Y5/C3;X35Y5/C3/W220;1;X35Y5/EW20;X35Y5/EW20/Q0;1;X36Y5/C6;X36Y5/C6/E121;1;X35Y5/Q0;;1;X35Y5/E100;X35Y5/E100/Q0;1;X36Y5/N200;X36Y5/N200/E101;1;X36Y5/A1;X36Y5/A1/N200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[1]": {
          "hide_name": 0,
          "bits": [ 12115 ] ,
          "attributes": {
            "ROUTING": "X35Y5/E130;X35Y5/E130/Q5;1;X36Y5/B6;X36Y5/B6/E131;1;X35Y5/Q5;;1;X35Y5/E250;X35Y5/E250/Q5;1;X36Y5/A2;X36Y5/A2/E251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[2]": {
          "hide_name": 0,
          "bits": [ 12113 ] ,
          "attributes": {
            "ROUTING": "X36Y4/S230;X36Y4/S230/Q3;1;X36Y5/A6;X36Y5/A6/S231;1;X36Y4/Q3;;1;X36Y4/S130;X36Y4/S130/Q3;1;X36Y5/A3;X36Y5/A3/S131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[12]": {
          "hide_name": 0,
          "bits": [ 12110 ] ,
          "attributes": {
            "ROUTING": "X38Y5/X01;X38Y5/X01/W221;1;X38Y5/A1;X38Y5/A1/X01;1;X39Y5/Q2;;1;X39Y5/W220;X39Y5/W220/Q2;1;X38Y5/D6;X38Y5/D6/W221;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[13]": {
          "hide_name": 0,
          "bits": [ 12109 ] ,
          "attributes": {
            "ROUTING": "X38Y5/C6;X38Y5/C6/N201;1;X38Y6/Q0;;1;X38Y6/N200;X38Y6/N200/Q0;1;X38Y5/X07;X38Y5/X07/N201;1;X38Y5/A2;X38Y5/A2/X07;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[8]": {
          "hide_name": 0,
          "bits": [ 12107 ] ,
          "attributes": {
            "ROUTING": "X37Y6/N130;X37Y6/N130/Q1;1;X37Y5/D7;X37Y5/D7/N131;1;X37Y6/Q1;;1;X37Y6/SN10;X37Y6/SN10/Q1;1;X37Y5/A3;X37Y5/A3/N111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[9]": {
          "hide_name": 0,
          "bits": [ 12106 ] ,
          "attributes": {
            "ROUTING": "X37Y5/E220;X37Y5/E220/N121;1;X37Y5/C7;X37Y5/C7/E220;1;X37Y6/Q2;;1;X37Y6/SN20;X37Y6/SN20/Q2;1;X37Y5/A4;X37Y5/A4/N121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[10]": {
          "hide_name": 0,
          "bits": [ 12105 ] ,
          "attributes": {
            "ROUTING": "X37Y6/N230;X37Y6/N230/Q3;1;X37Y5/A5;X37Y5/A5/N231;1;X37Y6/Q3;;1;X37Y6/N100;X37Y6/N100/Q3;1;X37Y5/B7;X37Y5/B7/N101;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter[11]": {
          "hide_name": 0,
          "bits": [ 12104 ] ,
          "attributes": {
            "ROUTING": "X38Y5/W230;X38Y5/W230/W131;1;X37Y5/X06;X37Y5/X06/W231;1;X37Y5/A7;X37Y5/A7/X06;1;X39Y5/Q1;;1;X39Y5/W130;X39Y5/W130/Q1;1;X38Y5/A0;X38Y5/A0/W131;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 12102 ] ,
          "attributes": {
            "ROUTING": "X36Y5/F6;;1;X36Y5/X07;X36Y5/X07/F6;1;X36Y5/D7;X36Y5/D7/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 12101 ] ,
          "attributes": {
            "ROUTING": "X38Y5/F6;;1;X38Y5/W260;X38Y5/W260/F6;1;X36Y5/C7;X36Y5/C7/W262;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 12100 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F7;;1;X37Y5/EW10;X37Y5/EW10/F7;1;X36Y5/B7;X36Y5/B7/W111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12097 ] ,
          "attributes": {
            "ROUTING": "X36Y5/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_13_D_LUT2_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12096 ] ,
          "attributes": {
            "ROUTING": "X36Y5/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12094 ] ,
          "attributes": {
            "ROUTING": "X36Y5/F4;;1;X36Y5/N240;X36Y5/N240/F4;1;X36Y4/X05;X36Y4/X05/N241;1;X36Y4/C7;X36Y4/C7/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter[3]": {
          "hide_name": 0,
          "bits": [ 12092 ] ,
          "attributes": {
            "ROUTING": "X36Y5/A7;X36Y5/A7/S101;1;X36Y4/Q0;;1;X36Y4/S100;X36Y4/S100/Q0;1;X36Y5/A4;X36Y5/A4/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D": {
          "hide_name": 0,
          "bits": [ 12090 ] ,
          "attributes": {
            "ROUTING": "X36Y4/F7;;1;X36Y4/A0;X36Y4/A0/F7;1;X36Y4/XD0;X36Y4/XD0/A0;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 12088 ] ,
          "attributes": {
            "ROUTING": "X36Y5/F5;;1;X36Y5/S100;X36Y5/S100/F5;1;X36Y6/C1;X36Y6/C1/S101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter[4]": {
          "hide_name": 0,
          "bits": [ 12086 ] ,
          "attributes": {
            "ROUTING": "X36Y5/E220;X36Y5/E220/N121;1;X37Y5/D6;X37Y5/D6/E221;1;X36Y6/Q0;;1;X36Y6/SN20;X36Y6/SN20/Q0;1;X36Y5/A5;X36Y5/A5/N121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_11_D": {
          "hide_name": 0,
          "bits": [ 12085 ] ,
          "attributes": {
            "ROUTING": "X36Y6/F1;;1;X36Y6/B0;X36Y6/B0/F1;1;X36Y6/XD0;X36Y6/XD0/B0;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[1]": {
          "hide_name": 0,
          "bits": [ 12082 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F1;;1;X37Y5/N100;X37Y5/N100/F1;1;X37Y4/B5;X37Y4/B5/N101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter[6]": {
          "hide_name": 0,
          "bits": [ 12081 ] ,
          "attributes": {
            "ROUTING": "X37Y4/W130;X37Y4/W130/Q3;1;X37Y4/S270;X37Y4/S270/W130;1;X37Y5/A1;X37Y5/A1/S271;1;X37Y4/Q3;;1;X37Y4/SN20;X37Y4/SN20/Q3;1;X37Y5/B6;X37Y5/B6/S121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_8_D_LUT4_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12080 ] ,
          "attributes": {
            "ROUTING": "X37Y5/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 12078 ] ,
          "attributes": {
            "ROUTING": "X37Y5/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 12077 ] ,
          "attributes": {
            "ROUTING": "X37Y5/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:117.32-117.46|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 12075 ] ,
          "attributes": {
            "ROUTING": "X37Y5/F0;;1;X37Y5/SN20;X37Y5/SN20/F0;1;X37Y4/C0;X37Y4/C0/N121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.counter[5]": {
          "hide_name": 0,
          "bits": [ 12073 ] ,
          "attributes": {
            "ROUTING": "X37Y5/X08;X37Y5/X08/S211;1;X37Y5/C6;X37Y5/C6/X08;1;X37Y4/Q1;;1;X37Y4/S210;X37Y4/S210/Q1;1;X37Y5/X02;X37Y5/X02/S211;1;X37Y5/A0;X37Y5/A0/X02;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D": {
          "hide_name": 0,
          "bits": [ 12072 ] ,
          "attributes": {
            "ROUTING": "X37Y4/F0;;1;X37Y4/D1;X37Y4/D1/F0;1;X37Y4/XD1;X37Y4/XD1/D1;1"
          }
        },
        "wb.neoPx.counter[14]": {
          "hide_name": 0,
          "bits": [ 12070 ] ,
          "attributes": {
            "ROUTING": "X38Y5/N250;X38Y5/N250/N111;1;X38Y5/B6;X38Y5/B6/N250;1;X38Y6/Q3;;1;X38Y6/SN10;X38Y6/SN10/Q3;1;X38Y5/A3;X38Y5/A3/N111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12069 ] ,
          "attributes": {
            "ROUTING": "X38Y6/F3;;1;X38Y6/XD3;X38Y6/XD3/F3;1"
          }
        },
        "wb.neoPx.counter[15]": {
          "hide_name": 0,
          "bits": [ 12067 ] ,
          "attributes": {
            "ROUTING": "X38Y5/A6;X38Y5/A6/S101;1;X38Y4/Q1;;1;X38Y4/S100;X38Y4/S100/Q1;1;X38Y5/A4;X38Y5/A4/S101;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/sendPx.v:58.12-58.19",
            "hdlname": "wb neoPx counter"
          }
        },
        "wb.neoPx.counter_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 12066 ] ,
          "attributes": {
            "ROUTING": "X38Y4/F6;;1;X38Y4/C1;X38Y4/C1/F6;1;X38Y4/XD1;X38Y4/XD1/C1;1"
          }
        },
        "wb.neoPx.counter_DFFR_Q_12_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 12055 ] ,
          "attributes": {
            "ROUTING": "X37Y6/D4;X37Y6/D4/E221;1;X37Y6/X02;X37Y6/X02/E211;1;X37Y6/D5;X37Y6/D5/X02;1;X36Y6/E210;X36Y6/E210/S111;1;X38Y6/E240;X38Y6/E240/E212;1;X39Y6/C0;X39Y6/C0/E241;1;X36Y5/EW20;X36Y5/EW20/F7;1;X35Y5/D3;X35Y5/D3/W121;1;X36Y4/E260;X36Y4/E260/N121;1;X37Y4/X07;X37Y4/X07/E261;1;X37Y4/D6;X37Y4/D6/X07;1;X39Y5/D6;X39Y5/D6/E221;1;X38Y5/N270;X38Y5/N270/E272;1;X38Y5/D7;X38Y5/D7/N270;1;X37Y6/D2;X37Y6/D2/E221;1;X36Y6/E220;X36Y6/E220/S121;1;X38Y6/D3;X38Y6/D3/E222;1;X36Y4/W260;X36Y4/W260/N121;1;X36Y4/D7;X36Y4/D7/W260;1;X36Y6/B4;X36Y6/B4/S121;1;X36Y5/SN20;X36Y5/SN20/F7;1;X36Y6/D1;X36Y6/D1/S121;1;X36Y5/E270;X36Y5/E270/F7;1;X38Y5/E220;X38Y5/E220/E272;1;X39Y5/D3;X39Y5/D3/E221;1;X36Y5/F7;;1;X36Y5/SN10;X36Y5/SN10/F7;1;X36Y4/E210;X36Y4/E210/N111;1;X38Y4/X02;X38Y4/X02/E212;1;X38Y4/D6;X38Y4/D6/X02;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.bit_state[0]": {
          "hide_name": 0,
          "bits": [ 12039 ] ,
          "attributes": {
            "ROUTING": "X35Y6/W250;X35Y6/W250/W111;1;X34Y6/N250;X34Y6/N250/W251;1;X34Y6/B6;X34Y6/B6/N250;1;X36Y4/X04;X36Y4/X04/N251;1;X36Y4/B2;X36Y4/B2/X04;1;X37Y6/B4;X37Y6/B4/E250;1;X39Y5/X08;X39Y5/X08/N211;1;X39Y5/B6;X39Y5/B6/X08;1;X39Y6/N210;X39Y6/N210/E212;1;X39Y4/B0;X39Y4/B0/N212;1;X37Y6/E250;X37Y6/E250/E111;1;X37Y6/B5;X37Y6/B5/E250;1;X37Y5/E210;X37Y5/E210/N211;1;X39Y5/B3;X39Y5/B3/E212;1;X38Y6/B3;X38Y6/B3/E211;1;X37Y4/X08;X37Y4/X08/N212;1;X37Y4/B6;X37Y4/B6/X08;1;X36Y6/X02;X36Y6/X02/Q3;1;X36Y6/A2;X36Y6/A2/X02;1;X36Y4/E250;X36Y4/E250/N251;1;X38Y4/X08;X38Y4/X08/E252;1;X38Y4/B6;X38Y4/B6/X08;1;X39Y6/B7;X39Y6/B7/E212;1;X36Y6/SN10;X36Y6/SN10/Q3;1;X36Y5/N250;X36Y5/N250/N111;1;X36Y4/B7;X36Y4/B7/N251;1;X37Y6/S250;X37Y6/S250/E111;1;X37Y6/B2;X37Y6/B2/S250;1;X37Y6/N210;X37Y6/N210/E111;1;X37Y4/B0;X37Y4/B0/N212;1;X38Y6/N210;X38Y6/N210/E211;1;X38Y5/X08;X38Y5/X08/N211;1;X38Y5/B7;X38Y5/B7/X08;1;X35Y6/N250;X35Y6/N250/W111;1;X35Y5/X04;X35Y5/X04/N251;1;X35Y5/B3;X35Y5/B3/X04;1;X36Y6/S100;X36Y6/S100/Q3;1;X36Y6/B1;X36Y6/B1/S100;1;X36Y6/Q3;;1;X36Y6/EW10;X36Y6/EW10/Q3;1;X37Y6/E210;X37Y6/E210/E111;1;X39Y6/B0;X39Y6/B0/E212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb neoPx bit_state"
          }
        },
        "wb.neoPx.bit_state_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 12037 ] ,
          "attributes": {
            "ROUTING": "X36Y6/F2;;1;X36Y6/D3;X36Y6/D3/F2;1;X36Y6/XD3;X36Y6/XD3/D3;1"
          }
        },
        "wb.neoPx.ready_LUT4_I1_1_I2_LUT4_F_I2_LUT4_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 12034 ] ,
          "attributes": {
            "ROUTING": "X37Y5/N270;X37Y5/N270/E272;1;X37Y4/LSR0;X37Y4/LSR0/N271;1;X36Y6/LSR1;X36Y6/LSR1/S271;1;X33Y6/S210;X33Y6/S210/S111;1;X33Y7/B1;X33Y7/B1/S211;1;X38Y6/LSR1;X38Y6/LSR1/X07;1;X39Y5/N260;X39Y5/N260/E262;1;X39Y4/C0;X39Y4/C0/N261;1;X35Y5/LSR2;X35Y5/LSR2/X07;1;X36Y5/S270;X36Y5/S270/E271;1;X36Y6/LSR2;X36Y6/LSR2/S271;1;X37Y6/X05;X37Y6/X05/S261;1;X37Y6/LSR1;X37Y6/LSR1/X05;1;X35Y5/E270;X35Y5/E270/E262;1;X36Y5/N270;X36Y5/N270/E271;1;X36Y4/LSR0;X36Y4/LSR0/N271;1;X38Y5/N260;X38Y5/N260/E261;1;X38Y4/X05;X38Y4/X05/N261;1;X38Y4/LSR0;X38Y4/LSR0/X05;1;X36Y4/LSR1;X36Y4/LSR1/E211;1;X39Y5/LSR1;X39Y5/LSR1/X07;1;X37Y5/E260;X37Y5/E260/E262;1;X39Y5/X07;X39Y5/X07/E262;1;X39Y5/LSR0;X39Y5/LSR0/X07;1;X34Y4/B4;X34Y4/B4/E211;1;X39Y6/X07;X39Y6/X07/E262;1;X39Y6/LSR0;X39Y6/LSR0/X07;1;X36Y6/X08;X36Y6/X08/E251;1;X36Y6/LSR0;X36Y6/LSR0/X08;1;X33Y4/E210;X33Y4/E210/N111;1;X35Y4/E210;X35Y4/E210/E212;1;X37Y4/LSR1;X37Y4/LSR1/E212;1;X35Y5/E260;X35Y5/E260/E262;1;X37Y5/S260;X37Y5/S260/E262;1;X37Y6/E260;X37Y6/E260/S261;1;X38Y6/X07;X38Y6/X07/E261;1;X38Y6/LSR0;X38Y6/LSR0/X07;1;X35Y5/X07;X35Y5/X07/E262;1;X35Y5/LSR0;X35Y5/LSR0/X07;1;X33Y5/E260;X33Y5/E260/F6;1;X34Y5/SEL4;X34Y5/SEL4/E261;1;X33Y6/E250;X33Y6/E250/S111;1;X35Y6/E250;X35Y6/E250/E252;1;X37Y6/X08;X37Y6/X08/E252;1;X37Y6/LSR0;X37Y6/LSR0/X08;1;X33Y5/F6;;1;X33Y5/SN10;X33Y5/SN10/F6;1;X33Y4/N250;X33Y4/N250/N111;1;X33Y4/B7;X33Y4/B7/N250;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.bit_state[1]": {
          "hide_name": 0,
          "bits": [ 12020 ] ,
          "attributes": {
            "ROUTING": "X39Y4/A0;X39Y4/A0/N252;1;X36Y4/X06;X36Y4/X06/N252;1;X36Y4/A7;X36Y4/A7/X06;1;X36Y6/N100;X36Y6/N100/Q5;1;X36Y6/A1;X36Y6/A1/N100;1;X36Y6/N250;X36Y6/N250/Q5;1;X36Y4/A2;X36Y4/A2/N252;1;X38Y4/A6;X38Y4/A6/N232;1;X35Y6/N260;X35Y6/N260/W121;1;X35Y5/X05;X35Y5/X05/N261;1;X35Y5/A3;X35Y5/A3/X05;1;X39Y6/X02;X39Y6/X02/E232;1;X39Y6/A0;X39Y6/A0/X02;1;X39Y5/A3;X39Y5/A3/N251;1;X37Y6/A5;X37Y6/A5/E251;1;X38Y6/X02;X38Y6/X02/E231;1;X38Y6/A3;X38Y6/A3/X02;1;X37Y4/A0;X37Y4/A0/N252;1;X36Y6/EW20;X36Y6/EW20/Q5;1;X35Y6/W260;X35Y6/W260/W121;1;X34Y6/X03;X34Y6/X03/W261;1;X34Y6/A6;X34Y6/A6/X03;1;X37Y6/N250;X37Y6/N250/E251;1;X37Y4/X06;X37Y4/X06/N252;1;X37Y4/A6;X37Y4/A6/X06;1;X39Y6/N250;X39Y6/N250/E251;1;X39Y5/X06;X39Y5/X06/N251;1;X39Y5/A6;X39Y5/A6/X06;1;X37Y6/A4;X37Y6/A4/E251;1;X38Y6/E250;X38Y6/E250/E252;1;X39Y6/A7;X39Y6/A7/E251;1;X36Y6/E250;X36Y6/E250/Q5;1;X37Y6/A2;X37Y6/A2/E251;1;X36Y6/Q5;;1;X36Y6/E130;X36Y6/E130/Q5;1;X37Y6/E230;X37Y6/E230/E131;1;X38Y6/N230;X38Y6/N230/E231;1;X38Y5/A7;X38Y5/A7/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb neoPx bit_state"
          }
        },
        "wb.neoPx.counter_DFFR_Q_10_D_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 12017 ] ,
          "attributes": {
            "ROUTING": "X36Y4/E220;X36Y4/E220/F2;1;X37Y4/X05;X37Y4/X05/E221;1;X37Y4/A5;X37Y4/A5/X05;1;X36Y4/N130;X36Y4/N130/F2;1;X36Y4/A3;X36Y4/A3/N130;1;X36Y6/X05;X36Y6/X05/S261;1;X36Y6/A4;X36Y6/A4/X05;1;X36Y5/S260;X36Y5/S260/S121;1;X36Y6/D5;X36Y6/D5/S261;1;X36Y6/XD5;X36Y6/XD5/D5;1;X36Y4/F2;;1;X36Y4/SN20;X36Y4/SN20/F2;1;X36Y5/W220;X36Y5/W220/S121;1;X35Y5/X01;X35Y5/X01/W221;1;X35Y5/A7;X35Y5/A7/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.neoPx.bit_state_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 12015 ] ,
          "attributes": {
            "ROUTING": "X36Y6/CE2;X36Y6/CE2/X07;1;X36Y6/F4;;1;X36Y6/X07;X36Y6/X07/F4;1;X36Y6/CE1;X36Y6/CE1/X07;1"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 12010 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 12009 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 12005 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 12004 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11994 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11993 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11989 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11988 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11986 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11985 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11981 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11980 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11976 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11975 ] ,
          "attributes": {
            "ROUTING": "X3Y11/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11973 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11972 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11968 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11967 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11963 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11962 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11960 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11959 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11955 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11954 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11950 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11949 ] ,
          "attributes": {
            "ROUTING": "X4Y11/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11947 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11946 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 11944 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 11943 ] ,
          "attributes": {
            "ROUTING": "X4Y11/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 11941 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 11940 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11936 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O_LUT2_I1_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11935 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_O[6]": {
          "hide_name": 0,
          "bits": [ 11929 ] ,
          "attributes": {
            "ROUTING": "X2Y8/W100;X2Y8/W100/OF0;1;X2Y8/B5;X2Y8/B5/W100;1;X3Y11/X02;X3Y11/X02/E211;1;X3Y11/SEL3;X3Y11/SEL3/X02;1;X2Y8/OF0;;1;X2Y8/S200;X2Y8/S200/OF0;1;X2Y10/S210;X2Y10/S210/S202;1;X2Y11/E210;X2Y11/E210/S211;1;X4Y11/X02;X4Y11/X02/E212;1;X4Y11/SEL3;X4Y11/SEL3/X02;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 11928 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 11926 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I3[3]": {
          "hide_name": 0,
          "bits": [ 11924 ] ,
          "attributes": {
            "ROUTING": "X2Y7/OF4;;1;X2Y7/EW20;X2Y7/EW20/OF4;1;X3Y7/S260;X3Y7/S260/E121;1;X3Y8/D5;X3Y8/D5/S261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11918 ] ,
          "attributes": {
            "ROUTING": "X1Y8/W130;X1Y8/W130/F7;1;X1Y8/D3;X1Y8/D3/W130;1;X1Y8/F7;;1;X1Y8/N270;X1Y8/N270/F7;1;X1Y8/D6;X1Y8/D6/N270;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11917 ] ,
          "attributes": {
            "ROUTING": "X1Y8/C6;X1Y8/C6/F4;1;X1Y8/F4;;1;X1Y8/C3;X1Y8/C3/F4;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 11914 ] ,
          "attributes": {
            "ROUTING": "X2Y8/F7;;1;X2Y8/X08;X2Y8/X08/F7;1;X2Y8/LSR1;X2Y8/LSR1/X08;1"
          }
        },
        "wb.wb_we_o": {
          "hide_name": 0,
          "bits": [ 11913 ] ,
          "attributes": {
            "ROUTING": "X2Y8/N100;X2Y8/N100/Q3;1;X2Y8/A1;X2Y8/A1/N100;1;X2Y8/EW10;X2Y8/EW10/Q3;1;X3Y8/A5;X3Y8/A5/E111;1;X2Y8/Q3;;1;X2Y8/N230;X2Y8/N230/Q3;1;X2Y6/W230;X2Y6/W230/N232;1;X1Y6/S230;X1Y6/S230/W231;1;X1Y6/C7;X1Y6/C7/S230;1",
            "hdlname": "wb wb_we_o",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:31.28-31.35",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_1_S0[4]": {
          "hide_name": 0,
          "bits": [ 11900 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F7;;1;X4Y3/E130;X4Y3/E130/F7;1;X4Y3/W260;X4Y3/W260/E130;1;X3Y3/SEL0;X3Y3/SEL0/W261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 11899 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 11898 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11896 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F6;;1;X5Y3/S260;X5Y3/S260/F6;1;X5Y4/W260;X5Y4/W260/S261;1;X3Y4/SEL0;X3Y4/SEL0/W262;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11895 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11894 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 11891 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F7;;1;X2Y1/S130;X2Y1/S130/F7;1;X2Y1/D6;X2Y1/D6/S130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 11889 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F6;;1;X2Y1/E130;X2Y1/E130/F6;1;X3Y1/S270;X3Y1/S270/E131;1;X3Y3/S270;X3Y3/S270/S272;1;X3Y4/X04;X3Y4/X04/S271;1;X3Y4/D7;X3Y4/D7/X04;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11888 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF0;;1;X3Y3/S200;X3Y3/S200/OF0;1;X3Y4/C7;X3Y4/C7/S201;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11887 ] ,
          "attributes": {
            "ROUTING": "X3Y4/OF0;;1;X3Y4/E100;X3Y4/E100/OF0;1;X4Y4/W800;X4Y4/W800/E101;1;X3Y4/W130;X3Y4/W130/E808;1;X3Y4/B7;X3Y4/B7/W130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_stb_o_reg_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11881 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.wb_stb_o_reg_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11880 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.wb_cyc_o": {
          "hide_name": 0,
          "bits": [ 11877 ] ,
          "attributes": {
            "ROUTING": "X1Y8/Q2;;1;X1Y8/N220;X1Y8/N220/Q2;1;X1Y6/X07;X1Y6/X07/N222;1;X1Y6/B0;X1Y6/B0/X07;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:33.7-33.15",
            "hdlname": "wb wb_stb_o"
          }
        },
        "wb.master.wb_stb_o_reg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11869 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF0;;1;X2Y10/SN10;X2Y10/SN10/OF0;1;X2Y9/W250;X2Y9/W250/N111;1;X1Y9/N250;X1Y9/N250/W251;1;X1Y8/A2;X1Y8/A2/N251;1;X1Y8/XD2;X1Y8/XD2/A2;1"
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 11866 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_F_MUX2_LUT5_I0_O_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 11865 ] ,
          "attributes": {
            "ROUTING": "X3Y11/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 11862 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 11860 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_I3[3]": {
          "hide_name": 0,
          "bits": [ 11857 ] ,
          "attributes": {
            "ROUTING": "X3Y13/E130;X3Y13/E130/F5;1;X4Y13/S270;X4Y13/S270/E131;1;X4Y14/A3;X4Y14/A3/S271;1;X3Y13/F5;;1;X3Y13/SN20;X3Y13/SN20/F5;1;X3Y14/D0;X3Y14/D0/S121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tvalid_reg": {
          "hide_name": 0,
          "bits": [ 11853 ] ,
          "attributes": {
            "ROUTING": "X3Y14/B0;X3Y14/B0/W231;1;X4Y14/S100;X4Y14/S100/Q3;1;X4Y14/E210;X4Y14/E210/S100;1;X4Y14/A0;X4Y14/A0/E210;1;X4Y14/Q3;;1;X4Y14/W230;X4Y14/W230/Q3;1;X3Y14/B1;X3Y14/B1/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tvalid_reg"
          }
        },
        "wb.master.temp_axis_tvalid_reg_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 11851 ] ,
          "attributes": {
            "ROUTING": "X4Y14/X02;X4Y14/X02/F3;1;X4Y14/C0;X4Y14/C0/X02;1;X4Y14/F3;;1;X4Y14/XD3;X4Y14/XD3/F3;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tvalid_reg_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 11850 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F2;;1;X4Y14/X05;X4Y14/X05/F2;1;X4Y14/CE1;X4Y14/CE1/X05;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11844 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F4;;1;X7Y12/W240;X7Y12/W240/F4;1;X6Y12/X07;X6Y12/X07/W241;1;X6Y12/SEL0;X6Y12/SEL0/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11843 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11842 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11840 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF0;;1;X6Y12/S200;X6Y12/S200/OF0;1;X6Y14/W200;X6Y14/W200/S202;1;X5Y14/N200;X5Y14/N200/W201;1;X5Y13/X01;X5Y13/X01/N201;1;X5Y13/C0;X5Y13/C0/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11838 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11837 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I3_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11830 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F7;;1;X1Y11/W130;X1Y11/W130/F7;1;X1Y11/B6;X1Y11/B6/W130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I3_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11829 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F5;;1;X1Y11/A6;X1Y11/A6/F5;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 11828 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F6;;1;X1Y11/EW20;X1Y11/EW20/F6;1;X2Y11/C4;X2Y11/C4/E121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I2_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11824 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F6;;1;X2Y13/SN10;X2Y13/SN10/F6;1;X2Y12/E250;X2Y12/E250/N111;1;X2Y12/B4;X2Y12/B4/E250;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I2_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 11823 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F3;;1;X1Y11/S130;X1Y11/S130/F3;1;X1Y12/E270;X1Y12/E270/S131;1;X2Y12/A4;X2Y12/A4/E271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11821 ] ,
          "attributes": {
            "ROUTING": "X2Y11/W270;X2Y11/W270/F7;1;X2Y11/D4;X2Y11/D4/W270;1;X2Y11/F7;;1;X2Y11/SN10;X2Y11/SN10/F7;1;X2Y12/D5;X2Y12/D5/S111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11819 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F4;;1;X2Y12/C5;X2Y12/C5/F4;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT4_F_I2_LUT4_F_1_I3[3]": {
          "hide_name": 0,
          "bits": [ 11815 ] ,
          "attributes": {
            "ROUTING": "X7Y8/F4;;1;X7Y8/S130;X7Y8/S130/F4;1;X7Y8/D7;X7Y8/D7/S130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11812 ] ,
          "attributes": {
            "ROUTING": "X7Y8/F7;;1;X7Y8/EW20;X7Y8/EW20/F7;1;X6Y8/D5;X6Y8/D5/W121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11811 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F7;;1;X6Y8/X08;X6Y8/X08/F7;1;X6Y8/C5;X6Y8/C5/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F[2]": {
          "hide_name": 0,
          "bits": [ 11808 ] ,
          "attributes": {
            "ROUTING": "X4Y8/A6;X4Y8/A6/F5;1;X4Y8/F5;;1;X4Y8/S100;X4Y8/S100/F5;1;X4Y9/S240;X4Y9/S240/S101;1;X4Y10/C0;X4Y10/C0/S241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11800 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11799 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11797 ] ,
          "attributes": {
            "ROUTING": "X4Y13/X07;X4Y13/X07/F6;1;X4Y13/A5;X4Y13/A5/X07;1;X4Y13/W130;X4Y13/W130/F6;1;X3Y13/N270;X3Y13/N270/W131;1;X3Y12/A2;X3Y12/A2/N271;1;X4Y13/F6;;1;X4Y13/N100;X4Y13/N100/F6;1;X4Y12/W240;X4Y12/W240/N101;1;X3Y12/C7;X3Y12/C7/W241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11795 ] ,
          "attributes": {
            "ROUTING": "X4Y12/OF0;;1;X4Y12/E100;X4Y12/E100/OF0;1;X5Y12/W800;X5Y12/W800/E101;1;X2Y12/E230;X2Y12/E230/E808;1;X3Y12/B7;X3Y12/B7/E231;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 11792 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F5;;1;X2Y11/SN20;X2Y11/SN20/F5;1;X2Y12/W260;X2Y12/W260/S121;1;X2Y12/D7;X2Y12/D7/W260;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11791 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F7;;1;X3Y12/W100;X3Y12/W100/F7;1;X2Y12/C7;X2Y12/C7/W101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I1[2]": {
          "hide_name": 0,
          "bits": [ 11787 ] ,
          "attributes": {
            "ROUTING": "X3Y13/B0;X3Y13/B0/X04;1;X3Y13/F7;;1;X3Y13/X04;X3Y13/X04/F7;1;X3Y13/C1;X3Y13/C1/X04;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I1[1]": {
          "hide_name": 0,
          "bits": [ 11786 ] ,
          "attributes": {
            "ROUTING": "X3Y13/X03;X3Y13/X03/F4;1;X3Y13/A0;X3Y13/A0/X03;1;X3Y13/F4;;1;X3Y13/S240;X3Y13/S240/F4;1;X3Y13/B1;X3Y13/B1/S240;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_4_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11784 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11783 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11777 ] ,
          "attributes": {
            "ROUTING": "X4Y13/C1;X4Y13/C1/X04;1;X2Y13/F7;;1;X2Y13/E270;X2Y13/E270/F7;1;X4Y13/X04;X4Y13/X04/E272;1;X4Y13/B0;X4Y13/B0/X04;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11776 ] ,
          "attributes": {
            "ROUTING": "X4Y13/A0;X4Y13/A0/F7;1;X4Y13/F7;;1;X4Y13/S100;X4Y13/S100/F7;1;X4Y13/B1;X4Y13/B1/S100;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11774 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11773 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11766 ] ,
          "attributes": {
            "ROUTING": "X6Y12/EW10;X6Y12/EW10/F6;1;X5Y12/B0;X5Y12/B0/W111;1;X6Y12/F6;;1;X6Y12/W260;X6Y12/W260/F6;1;X5Y12/C1;X5Y12/C1/W261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 11765 ] ,
          "attributes": {
            "ROUTING": "X5Y13/W100;X5Y13/W100/F7;1;X5Y13/N230;X5Y13/N230/W100;1;X5Y12/B1;X5Y12/B1/N231;1;X5Y13/F7;;1;X5Y13/SN10;X5Y13/SN10/F7;1;X5Y12/A0;X5Y12/A0/N111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11763 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11762 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11755 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11754 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 11752 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF2;;1;X4Y10/N100;X4Y10/N100/OF2;1;X4Y10/C4;X4Y10/C4/N100;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 11750 ] ,
          "attributes": {
            "ROUTING": "X4Y10/SN10;X4Y10/SN10/OF0;1;X4Y9/W810;X4Y9/W810/N111;1;X3Y9/E100;X3Y9/E100/E818;1;X4Y9/S200;X4Y9/S200/E101;1;X4Y10/X07;X4Y10/X07/S201;1;X4Y10/SEL4;X4Y10/SEL4/X07;1;X4Y10/OF0;;1;X4Y10/W100;X4Y10/W100/OF0;1;X3Y10/W240;X3Y10/W240/W101;1;X2Y10/X07;X2Y10/X07/W241;1;X2Y10/SEL0;X2Y10/SEL0/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11748 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.state_reg_DFF_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11747 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.state_reg_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11745 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF4;;1;X4Y10/EW20;X4Y10/EW20/OF4;1;X5Y10/N220;X5Y10/N220/E121;1;X5Y8/C4;X5Y8/C4/N222;1;X5Y8/XD4;X5Y8/XD4/C4;1"
          }
        },
        "wb.master.state_reg_DFF_Q_1_D_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 11742 ] ,
          "attributes": {
            "ROUTING": "X2Y8/S100;X2Y8/S100/F5;1;X2Y9/S240;X2Y9/S240/S101;1;X2Y10/C0;X2Y10/C0/S241;1;X2Y8/F5;;1;X2Y8/EW20;X2Y8/EW20/F5;1;X3Y8/C4;X3Y8/C4/E121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.state_reg_DFF_Q_1_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 11740 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F6;;1;X3Y8/X03;X3Y8/X03/F6;1;X3Y8/B4;X3Y8/B4/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.state_reg_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11738 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F4;;1;X3Y8/W240;X3Y8/W240/F4;1;X1Y8/N240;X1Y8/N240/W242;1;X1Y6/D4;X1Y6/D4/N242;1;X1Y6/XD4;X1Y6/XD4/D4;1"
          }
        },
        "wb.master.state_reg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11736 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F5;;1;X3Y8/XD5;X3Y8/XD5/F5;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11732 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11731 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11728 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11726 ] ,
          "attributes": {
            "ROUTING": "X5Y8/X03;X5Y8/X03/N242;1;X5Y8/A0;X5Y8/A0/X03;1;X7Y10/F4;;1;X7Y10/W240;X7Y10/W240/F4;1;X5Y10/N240;X5Y10/N240/W242;1;X5Y8/X05;X5Y8/X05/N242;1;X5Y8/A2;X5Y8/A2/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11724 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11723 ] ,
          "attributes": {
            "ROUTING": "X5Y8/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11721 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11720 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11716 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11715 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 11713 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF4;;1;X6Y11/E240;X6Y11/E240/OF4;1;X8Y11/C4;X8Y11/C4/E242;1;X8Y11/XD4;X8Y11/XD4/C4;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11709 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11708 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 11706 ] ,
          "attributes": {
            "ROUTING": "X6Y8/OF0;;1;X6Y8/E100;X6Y8/E100/OF0;1;X7Y8/D0;X7Y8/D0/E101;1;X7Y8/XD0;X7Y8/XD0/D0;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11702 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11701 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11698 ] ,
          "attributes": {
            "ROUTING": "X6Y8/C0;X6Y8/C0/W261;1;X7Y8/F6;;1;X7Y8/W260;X7Y8/W260/F6;1;X6Y8/S260;X6Y8/S260/W261;1;X6Y8/D1;X6Y8/D1/S260;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11696 ] ,
          "attributes": {
            "ROUTING": "X6Y8/F4;;1;X6Y8/S100;X6Y8/S100/F4;1;X6Y8/B1;X6Y8/B1/S100;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11694 ] ,
          "attributes": {
            "ROUTING": "X6Y12/SN10;X6Y12/SN10/F4;1;X6Y11/C4;X6Y11/C4/N111;1;X6Y12/F4;;1;X6Y12/N240;X6Y12/N240/F4;1;X6Y11/D5;X6Y11/D5/N241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11692 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F6;;1;X6Y11/W100;X6Y11/W100/F6;1;X6Y11/B5;X6Y11/B5/W100;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 11680 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11678 ] ,
          "attributes": {
            "ROUTING": "X5Y10/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11676 ] ,
          "attributes": {
            "ROUTING": "X5Y10/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11674 ] ,
          "attributes": {
            "ROUTING": "X5Y10/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11672 ] ,
          "attributes": {
            "ROUTING": "X5Y10/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11670 ] ,
          "attributes": {
            "ROUTING": "X6Y10/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11668 ] ,
          "attributes": {
            "ROUTING": "X6Y11/A5;X6Y11/A5/S211;1;X6Y10/F1;;1;X6Y10/S210;X6Y10/S210/F1;1;X6Y11/A4;X6Y11/A4/S211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg[6]": {
          "hide_name": 0,
          "bits": [ 11667 ] ,
          "attributes": {
            "ROUTING": "X8Y11/N130;X8Y11/N130/Q4;1;X8Y10/W270;X8Y10/W270/N131;1;X6Y10/A1;X6Y10/A1/W272;1;X8Y11/S130;X8Y11/S130/Q4;1;X8Y12/W270;X8Y12/W270/S131;1;X6Y12/A4;X6Y12/A4/W272;1;X8Y11/Q4;;1;X8Y11/N820;X8Y11/N820/Q4;1;X8Y7/W270;X8Y7/W270/N824;1;X6Y7/S270;X6Y7/S270/W272;1;X6Y8/X06;X6Y8/X06/S271;1;X6Y8/C7;X6Y8/C7/X06;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:145.22-145.29",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11666 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11664 ] ,
          "attributes": {
            "ROUTING": "X6Y8/A1;X6Y8/A1/N251;1;X6Y10/F2;;1;X6Y10/SN10;X6Y10/SN10/F2;1;X6Y9/N250;X6Y9/N250/N111;1;X6Y8/A0;X6Y8/A0/N251;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg[7]": {
          "hide_name": 0,
          "bits": [ 11663 ] ,
          "attributes": {
            "ROUTING": "X6Y8/S250;X6Y8/S250/W111;1;X6Y10/A2;X6Y10/A2/S252;1;X7Y8/X01;X7Y8/X01/Q0;1;X7Y8/A6;X7Y8/A6/X01;1;X7Y8/Q0;;1;X7Y8/EW10;X7Y8/EW10/Q0;1;X6Y8/B7;X6Y8/B7/W111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:145.22-145.29",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 11662 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 11660 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11658 ] ,
          "attributes": {
            "ROUTING": "X4Y7/A2;X4Y7/A2/N272;1;X6Y10/F3;;1;X6Y10/N130;X6Y10/N130/F3;1;X6Y9/W270;X6Y9/W270/N131;1;X4Y9/N270;X4Y9/N270/W272;1;X4Y7/A0;X4Y7/A0/N272;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11656 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11655 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11653 ] ,
          "attributes": {
            "ROUTING": "X4Y7/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11652 ] ,
          "attributes": {
            "ROUTING": "X4Y7/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg[8]": {
          "hide_name": 0,
          "bits": [ 11650 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X04;X4Y7/X04/W251;1;X4Y7/B1;X4Y7/B1/X04;1;X6Y8/EW10;X6Y8/EW10/Q2;1;X5Y8/N250;X5Y8/N250/W111;1;X5Y7/W250;X5Y7/W250/N251;1;X4Y7/A3;X4Y7/A3/W251;1;X6Y8/X01;X6Y8/X01/Q2;1;X6Y8/A7;X6Y8/A7/X01;1;X6Y8/Q2;;1;X6Y8/S220;X6Y8/S220/Q2;1;X6Y10/X07;X6Y10/X07/S222;1;X6Y10/A3;X6Y10/A3/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 11648 ] ,
          "attributes": {
            "ROUTING": "X4Y7/OF1;;1;X4Y7/S210;X4Y7/S210/OF1;1;X4Y8/E210;X4Y8/E210/S211;1;X6Y8/B2;X6Y8/B2/E212;1;X6Y8/XD2;X6Y8/XD2/B2;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11644 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11643 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11640 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11638 ] ,
          "attributes": {
            "ROUTING": "X5Y7/A0;X5Y7/A0/S271;1;X6Y10/F4;;1;X6Y10/N820;X6Y10/N820/F4;1;X6Y6/W270;X6Y6/W270/N824;1;X5Y6/S270;X5Y6/S270/W271;1;X5Y7/A2;X5Y7/A2/S271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11636 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11635 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11633 ] ,
          "attributes": {
            "ROUTING": "X5Y7/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11632 ] ,
          "attributes": {
            "ROUTING": "X5Y7/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg[9]": {
          "hide_name": 0,
          "bits": [ 11630 ] ,
          "attributes": {
            "ROUTING": "X7Y7/S210;X7Y7/S210/Q1;1;X7Y8/X02;X7Y8/X02/S211;1;X7Y8/D4;X7Y8/D4/X02;1;X5Y7/B1;X5Y7/B1/X07;1;X7Y7/EW20;X7Y7/EW20/Q1;1;X6Y7/W260;X6Y7/W260/W121;1;X5Y7/X07;X5Y7/X07/W261;1;X5Y7/A3;X5Y7/A3/X07;1;X7Y7/Q1;;1;X7Y7/S810;X7Y7/S810/Q1;1;X7Y11/W210;X7Y11/W210/S814;1;X6Y11/N210;X6Y11/N210/W211;1;X6Y10/A4;X6Y10/A4/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 11628 ] ,
          "attributes": {
            "ROUTING": "X5Y7/OF1;;1;X5Y7/E100;X5Y7/E100/OF1;1;X6Y7/E240;X6Y7/E240/E101;1;X7Y7/C1;X7Y7/C1/E241;1;X7Y7/XD1;X7Y7/XD1/C1;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11624 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11623 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_6_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11620 ] ,
          "attributes": {
            "ROUTING": "X6Y10/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11618 ] ,
          "attributes": {
            "ROUTING": "X3Y8/A2;X3Y8/A2/N252;1;X6Y10/F5;;1;X6Y10/W250;X6Y10/W250/F5;1;X4Y10/W830;X4Y10/W830/W252;1;X3Y10/N250;X3Y10/N250/E838;1;X3Y8/A0;X3Y8/A0/N252;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11616 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11615 ] ,
          "attributes": {
            "ROUTING": "X3Y8/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11613 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11612 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg[10]": {
          "hide_name": 0,
          "bits": [ 11610 ] ,
          "attributes": {
            "ROUTING": "X7Y8/N100;X7Y8/N100/Q2;1;X7Y8/C4;X7Y8/C4/N100;1;X1Y8/E200;X1Y8/E200/E808;1;X3Y8/E200;X3Y8/E200/E202;1;X3Y8/A3;X3Y8/A3/E200;1;X6Y8/W800;X6Y8/W800/W101;1;X1Y8/E230;X1Y8/E230/E808;1;X3Y8/B1;X3Y8/B1/E232;1;X7Y8/Q2;;1;X7Y8/W100;X7Y8/W100/Q2;1;X6Y8/S200;X6Y8/S200/W101;1;X6Y10/S200;X6Y10/S200/S202;1;X6Y10/A5;X6Y10/A5/S200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11608 ] ,
          "attributes": {
            "ROUTING": "X3Y8/OF1;;1;X3Y8/E210;X3Y8/E210/OF1;1;X5Y8/E240;X5Y8/E240/E212;1;X7Y8/C2;X7Y8/C2/E242;1;X7Y8/XD2;X7Y8/XD2/C2;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11604 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11603 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11600 ] ,
          "attributes": {
            "ROUTING": "X7Y10/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11598 ] ,
          "attributes": {
            "ROUTING": "X6Y7/X05;X6Y7/X05/W201;1;X6Y7/A2;X6Y7/A2/X05;1;X7Y10/F0;;1;X7Y10/N100;X7Y10/N100/F0;1;X7Y9/N200;X7Y9/N200/N101;1;X7Y7/W200;X7Y7/W200/N202;1;X6Y7/N200;X6Y7/N200/W201;1;X6Y7/A0;X6Y7/A0/N200;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11596 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11595 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11593 ] ,
          "attributes": {
            "ROUTING": "X6Y7/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11592 ] ,
          "attributes": {
            "ROUTING": "X6Y7/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg[11]": {
          "hide_name": 0,
          "bits": [ 11590 ] ,
          "attributes": {
            "ROUTING": "X7Y7/W230;X7Y7/W230/W100;1;X6Y7/X02;X6Y7/X02/W231;1;X6Y7/A3;X6Y7/A3/X02;1;X7Y8/S220;X7Y8/S220/S121;1;X7Y10/X01;X7Y10/X01/S222;1;X7Y10/A0;X7Y10/A0/X01;1;X7Y7/W100;X7Y7/W100/Q0;1;X6Y7/S240;X6Y7/S240/W101;1;X6Y7/B1;X6Y7/B1/S240;1;X7Y7/Q0;;1;X7Y7/SN20;X7Y7/SN20/Q0;1;X7Y8/B4;X7Y8/B4/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11588 ] ,
          "attributes": {
            "ROUTING": "X6Y7/OF1;;1;X6Y7/E100;X6Y7/E100/OF1;1;X7Y7/D0;X7Y7/D0/E101;1;X7Y7/XD0;X7Y7/XD0/D0;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11584 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11583 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_4_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11580 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11578 ] ,
          "attributes": {
            "ROUTING": "X5Y11/X07;X5Y11/X07/W242;1;X5Y11/A2;X5Y11/A2/X07;1;X7Y10/F1;;1;X7Y10/S100;X7Y10/S100/F1;1;X7Y11/W240;X7Y11/W240/S101;1;X5Y11/X03;X5Y11/X03/W242;1;X5Y11/A0;X5Y11/A0/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11576 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11575 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11573 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11572 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg[12]": {
          "hide_name": 0,
          "bits": [ 11570 ] ,
          "attributes": {
            "ROUTING": "X5Y11/W250;X5Y11/W250/W252;1;X5Y11/B1;X5Y11/B1/W250;1;X7Y11/W250;X7Y11/W250/Q5;1;X5Y11/A3;X5Y11/A3/W252;1;X7Y10/N230;X7Y10/N230/N131;1;X7Y8/A4;X7Y8/A4/N232;1;X7Y11/Q5;;1;X7Y11/N250;X7Y11/N250/Q5;1;X7Y10/A1;X7Y10/A1/N251;1;X7Y11/N130;X7Y11/N130/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11568 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF1;;1;X5Y11/E100;X5Y11/E100/OF1;1;X6Y11/E200;X6Y11/E200/E101;1;X7Y11/D5;X7Y11/D5/E201;1;X7Y11/XD5;X7Y11/XD5/D5;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11564 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11563 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 11559 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11557 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_3_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 11556 ] ,
          "attributes": {
            "ROUTING": "X7Y10/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:350.28-350.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 11554 ] ,
          "attributes": {
            "ROUTING": "X6Y11/X03;X6Y11/X03/W261;1;X6Y11/A0;X6Y11/A0/X03;1;X7Y10/F2;;1;X7Y10/SN20;X7Y10/SN20/F2;1;X7Y11/W260;X7Y11/W260/S121;1;X6Y11/X07;X6Y11/X07/W261;1;X6Y11/A2;X6Y11/A2/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11552 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11551 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11549 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11548 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg[13]": {
          "hide_name": 0,
          "bits": [ 11545 ] ,
          "attributes": {
            "ROUTING": "X7Y11/W130;X7Y11/W130/Q3;1;X6Y11/A3;X6Y11/A3/W131;1;X7Y11/EW10;X7Y11/EW10/Q3;1;X6Y11/B1;X6Y11/B1/W111;1;X7Y10/N210;X7Y10/N210/N111;1;X7Y8/X08;X7Y8/X08/N212;1;X7Y8/C7;X7Y8/C7/X08;1;X7Y11/Q3;;1;X7Y11/SN10;X7Y11/SN10/Q3;1;X7Y10/A2;X7Y10/A2/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11543 ] ,
          "attributes": {
            "ROUTING": "X6Y11/OF1;;1;X6Y11/E210;X6Y11/E210/OF1;1;X7Y11/B3;X7Y11/B3/E211;1;X7Y11/XD3;X7Y11/XD3/B3;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11539 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11538 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_2_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 11535 ] ,
          "attributes": {
            "ROUTING": "X3Y10/N200;X3Y10/N200/W804;1;X3Y10/A0;X3Y10/A0/N200;1;X7Y10/F3;;1;X7Y10/W800;X7Y10/W800/F3;1;X0Y10/E230;X0Y10/E230/E808;1;X2Y10/E260;X2Y10/E260/E232;1;X3Y10/X07;X3Y10/X07/E261;1;X3Y10/A2;X3Y10/A2/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11533 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11532 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 11530 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 11529 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 11526 ] ,
          "attributes": {
            "ROUTING": "X7Y12/F7;;1;X7Y12/A1;X7Y12/A1/F7;1;X7Y12/XD1;X7Y12/XD1/A1;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11524 ] ,
          "attributes": {
            "ROUTING": "X6Y11/F7;;1;X6Y11/SN10;X6Y11/SN10/F7;1;X6Y10/W210;X6Y10/W210/N111;1;X5Y10/B7;X5Y10/B7/W211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11522 ] ,
          "attributes": {
            "ROUTING": "X5Y12/N130;X5Y12/N130/F5;1;X5Y12/N240;X5Y12/N240/N130;1;X5Y10/D7;X5Y10/D7/N242;1;X5Y12/F5;;1;X5Y12/E100;X5Y12/E100/F5;1;X5Y12/N220;X5Y12/N220/E100;1;X5Y10/C6;X5Y10/C6/N222;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11521 ] ,
          "attributes": {
            "ROUTING": "X5Y10/A6;X5Y10/A6/E130;1;X5Y10/F2;;1;X5Y10/E130;X5Y10/E130/F2;1;X5Y10/A7;X5Y10/A7/E130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11519 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11518 ] ,
          "attributes": {
            "ROUTING": "X5Y10/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg[1]": {
          "hide_name": 0,
          "bits": [ 11516 ] ,
          "attributes": {
            "ROUTING": "X7Y12/EW20;X7Y12/EW20/Q0;1;X6Y12/W220;X6Y12/W220/W121;1;X5Y12/X05;X5Y12/X05/W221;1;X5Y12/A5;X5Y12/A5/X05;1;X7Y12/N200;X7Y12/N200/Q0;1;X7Y10/W200;X7Y10/W200/N202;1;X5Y10/X05;X5Y10/X05/W202;1;X5Y10/A2;X5Y10/A2/X05;1;X7Y12/Q0;;1;X7Y12/N800;X7Y12/N800/Q0;1;X7Y8/W230;X7Y8/W230/N804;1;X6Y8/B5;X6Y8/B5/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 11514 ] ,
          "attributes": {
            "ROUTING": "X5Y10/OF6;;1;X5Y10/SN20;X5Y10/SN20/OF6;1;X5Y11/E260;X5Y11/E260/S121;1;X7Y11/S260;X7Y11/S260/E262;1;X7Y12/C0;X7Y12/C0/S261;1;X7Y12/XD0;X7Y12/XD0/C0;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11512 ] ,
          "attributes": {
            "ROUTING": "X7Y10/F7;;1;X7Y10/EW10;X7Y10/EW10/F7;1;X6Y10/B7;X6Y10/B7/W111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11510 ] ,
          "attributes": {
            "ROUTING": "X7Y10/W100;X7Y10/W100/F6;1;X6Y10/C6;X6Y10/C6/W101;1;X7Y10/F6;;1;X7Y10/EW20;X7Y10/EW20/F6;1;X6Y10/D7;X6Y10/D7/W121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11509 ] ,
          "attributes": {
            "ROUTING": "X6Y10/A6;X6Y10/A6/E111;1;X5Y10/F3;;1;X5Y10/EW10;X5Y10/EW10/F3;1;X6Y10/A7;X6Y10/A7/E111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11507 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11506 ] ,
          "attributes": {
            "ROUTING": "X6Y10/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 11504 ] ,
          "attributes": {
            "ROUTING": "X6Y10/OF6;;1;X6Y10/N260;X6Y10/N260/OF6;1;X6Y8/E260;X6Y8/E260/N262;1;X7Y8/C1;X7Y8/C1/E261;1;X7Y8/XD1;X7Y8/XD1/C1;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11502 ] ,
          "attributes": {
            "ROUTING": "X6Y7/F7;;1;X6Y7/S130;X6Y7/S130/F7;1;X6Y7/W250;X6Y7/W250/S130;1;X4Y7/W830;X4Y7/W830/W252;1;X3Y7/W100;X3Y7/W100/E838;1;X3Y7/B5;X3Y7/B5/W100;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11500 ] ,
          "attributes": {
            "ROUTING": "X5Y7/W100;X5Y7/W100/F6;1;X4Y7/W200;X4Y7/W200/W101;1;X3Y7/D5;X3Y7/D5/W201;1;X5Y7/F6;;1;X5Y7/W830;X5Y7/W830/F6;1;X2Y7/E260;X2Y7/E260/E838;1;X3Y7/C4;X3Y7/C4/E261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11499 ] ,
          "attributes": {
            "ROUTING": "X3Y7/A5;X3Y7/A5/S231;1;X5Y10/F4;;1;X5Y10/W100;X5Y10/W100/F4;1;X4Y10/N800;X4Y10/N800/W101;1;X4Y6/W800;X4Y6/W800/N804;1;X3Y6/S230;X3Y6/S230/E808;1;X3Y7/A4;X3Y7/A4/S231;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11497 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11496 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 11494 ] ,
          "attributes": {
            "ROUTING": "X3Y7/OF4;;1;X3Y7/EW20;X3Y7/EW20/OF4;1;X4Y7/E220;X4Y7/E220/E121;1;X5Y7/D4;X5Y7/D4/E221;1;X5Y7/XD4;X5Y7/XD4/D4;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11492 ] ,
          "attributes": {
            "ROUTING": "X5Y7/F7;;1;X5Y7/EW10;X5Y7/EW10/F7;1;X4Y7/B5;X4Y7/B5/W111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11490 ] ,
          "attributes": {
            "ROUTING": "X5Y7/EW20;X5Y7/EW20/F5;1;X4Y7/S220;X4Y7/S220/W121;1;X4Y7/C4;X4Y7/C4/S220;1;X4Y7/D5;X4Y7/D5/W270;1;X5Y7/F5;;1;X5Y7/W130;X5Y7/W130/F5;1;X4Y7/W270;X4Y7/W270/W131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11489 ] ,
          "attributes": {
            "ROUTING": "X4Y7/A4;X4Y7/A4/W271;1;X5Y10/F5;;1;X5Y10/N130;X5Y10/N130/F5;1;X5Y9/N270;X5Y9/N270/N131;1;X5Y7/W270;X5Y7/W270/N272;1;X4Y7/A5;X4Y7/A5/W271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11487 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11486 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg[4]": {
          "hide_name": 0,
          "bits": [ 11484 ] ,
          "attributes": {
            "ROUTING": "X6Y7/S100;X6Y7/S100/Q4;1;X6Y8/A5;X6Y8/A5/S101;1;X5Y7/S230;X5Y7/S230/W131;1;X5Y9/S230;X5Y9/S230/S232;1;X5Y10/A5;X5Y10/A5/S231;1;X6Y7/Q4;;1;X6Y7/W130;X6Y7/W130/Q4;1;X5Y7/A5;X5Y7/A5/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 11482 ] ,
          "attributes": {
            "ROUTING": "X4Y7/OF4;;1;X4Y7/EW20;X4Y7/EW20/OF4;1;X5Y7/E220;X5Y7/E220/E121;1;X6Y7/D4;X6Y7/D4/E221;1;X6Y7/XD4;X6Y7/XD4/D4;1"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 11480 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F6;;1;X7Y11/X07;X7Y11/X07/F6;1;X7Y11/B1;X7Y11/B1/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 11478 ] ,
          "attributes": {
            "ROUTING": "X7Y11/C0;X7Y11/C0/F4;1;X7Y11/F4;;1;X7Y11/W100;X7Y11/W100/F4;1;X7Y11/D1;X7Y11/D1/W100;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 11477 ] ,
          "attributes": {
            "ROUTING": "X7Y11/A1;X7Y11/A1/E271;1;X6Y10/F0;;1;X6Y10/S130;X6Y10/S130/F0;1;X6Y11/E270;X6Y11/E270/S131;1;X7Y11/A0;X7Y11/A0/E271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11475 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11474 ] ,
          "attributes": {
            "ROUTING": "X7Y11/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.ptr_reg[5]": {
          "hide_name": 0,
          "bits": [ 11472 ] ,
          "attributes": {
            "ROUTING": "X6Y9/N260;X6Y9/N260/N262;1;X6Y8/D7;X6Y8/D7/N261;1;X7Y11/EW20;X7Y11/EW20/Q2;1;X6Y11/N260;X6Y11/N260/W121;1;X6Y10/X03;X6Y10/X03/N261;1;X6Y10/A0;X6Y10/A0/X03;1;X7Y11/Q2;;1;X7Y11/X05;X7Y11/X05/Q2;1;X7Y11/A4;X7Y11/A4/X05;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:145.22-145.29",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 11471 ] ,
          "attributes": {
            "ROUTING": "X7Y11/OF0;;1;X7Y11/E200;X7Y11/E200/OF0;1;X7Y11/A2;X7Y11/A2/E200;1;X7Y11/XD2;X7Y11/XD2/A2;1"
          }
        },
        "wb.master.ptr_reg[14]": {
          "hide_name": 0,
          "bits": [ 11468 ] ,
          "attributes": {
            "ROUTING": "X7Y8/S230;X7Y8/S230/Q3;1;X7Y10/X02;X7Y10/X02/S232;1;X7Y10/A3;X7Y10/A3/X02;1;X3Y10/A3;X3Y10/A3/E251;1;X3Y10/B1;X3Y10/B1/X04;1;X6Y8/W830;X6Y8/W830/W131;1;X2Y8/S250;X2Y8/S250/W834;1;X2Y10/E250;X2Y10/E250/S252;1;X3Y10/X04;X3Y10/X04/E251;1;X7Y8/Q3;;1;X7Y8/W130;X7Y8/W130/Q3;1;X7Y8/B7;X7Y8/B7/W130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11466 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF1;;1;X3Y10/E100;X3Y10/E100/OF1;1;X4Y10/N200;X4Y10/N200/E101;1;X4Y8/E200;X4Y8/E200/N202;1;X6Y8/E200;X6Y8/E200/E202;1;X7Y8/D3;X7Y8/D3/E201;1;X7Y8/XD3;X7Y8/XD3/D3;1"
          }
        },
        "wb.master.ptr_reg[15]": {
          "hide_name": 0,
          "bits": [ 11463 ] ,
          "attributes": {
            "ROUTING": "X5Y8/N210;X5Y8/N210/W212;1;X5Y8/A3;X5Y8/A3/N210;1;X7Y8/W210;X7Y8/W210/S100;1;X5Y8/B1;X5Y8/B1/W212;1;X7Y8/E130;X7Y8/E130/Q5;1;X7Y8/A7;X7Y8/A7/E130;1;X7Y8/Q5;;1;X7Y8/S100;X7Y8/S100/Q5;1;X7Y9/S200;X7Y9/S200/S101;1;X7Y10/X07;X7Y10/X07/S201;1;X7Y10/A4;X7Y10/A4/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 11461 ] ,
          "attributes": {
            "ROUTING": "X5Y8/OF1;;1;X5Y8/E210;X5Y8/E210/OF1;1;X7Y8/B5;X7Y8/B5/E212;1;X7Y8/XD5;X7Y8/XD5/B5;1"
          }
        },
        "wb.master.output_axis_tvalid_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 11457 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F0;;1;X4Y14/XD0;X4Y14/XD0/F0;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 11453 ] ,
          "attributes": {
            "ROUTING": "X5Y15/D0;X5Y15/D0/S202;1;X5Y15/XD0;X5Y15/XD0/D0;1;X5Y13/OF0;;1;X5Y13/S200;X5Y13/S200/OF0;1;X5Y15/X01;X5Y15/X01/S202;1;X5Y15/C2;X5Y15/C2/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg[7]": {
          "hide_name": 0,
          "bits": [ 11452 ] ,
          "attributes": {
            "ROUTING": "X5Y15/Q0;;1;X5Y15/E200;X5Y15/E200/Q0;1;X5Y15/A2;X5Y15/A2/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tdata_reg"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_7_D[2]": {
          "hide_name": 0,
          "bits": [ 11449 ] ,
          "attributes": {
            "ROUTING": "X2Y15/A0;X2Y15/A0/S252;1;X2Y15/XD0;X2Y15/XD0/A0;1;X2Y11/F4;;1;X2Y11/S240;X2Y11/S240/F4;1;X2Y13/S250;X2Y13/S250/S242;1;X2Y15/X08;X2Y15/X08/S252;1;X2Y15/C6;X2Y15/C6/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg[0]": {
          "hide_name": 0,
          "bits": [ 11448 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q0;;1;X2Y15/W200;X2Y15/W200/Q0;1;X2Y15/A6;X2Y15/A6/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tdata_reg"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 11445 ] ,
          "attributes": {
            "ROUTING": "X2Y15/F6;;1;X2Y15/C4;X2Y15/C4/F6;1;X2Y15/XD4;X2Y15/XD4/C4;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_6_D[2]": {
          "hide_name": 0,
          "bits": [ 11443 ] ,
          "attributes": {
            "ROUTING": "X2Y14/D0;X2Y14/D0/S201;1;X2Y14/XD0;X2Y14/XD0/D0;1;X2Y12/F5;;1;X2Y12/S100;X2Y12/S100/F5;1;X2Y13/S200;X2Y13/S200/S101;1;X2Y14/C7;X2Y14/C7/S201;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg[1]": {
          "hide_name": 0,
          "bits": [ 11442 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q0;;1;X2Y14/W200;X2Y14/W200/Q0;1;X2Y14/A7;X2Y14/A7/W200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tdata_reg"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 11439 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F7;;1;X2Y14/S130;X2Y14/S130/F7;1;X2Y15/A2;X2Y15/A2/S131;1;X2Y15/XD2;X2Y15/XD2/A2;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D[2]": {
          "hide_name": 0,
          "bits": [ 11437 ] ,
          "attributes": {
            "ROUTING": "X2Y14/C1;X2Y14/C1/S261;1;X2Y14/XD1;X2Y14/XD1/C1;1;X2Y12/F7;;1;X2Y12/SN20;X2Y12/SN20/F7;1;X2Y13/S260;X2Y13/S260/S121;1;X2Y14/C3;X2Y14/C3/S261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg[2]": {
          "hide_name": 0,
          "bits": [ 11436 ] ,
          "attributes": {
            "ROUTING": "X2Y14/Q1;;1;X2Y14/N130;X2Y14/N130/Q1;1;X2Y14/A3;X2Y14/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tdata_reg"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11433 ] ,
          "attributes": {
            "ROUTING": "X2Y14/F3;;1;X2Y14/SN20;X2Y14/SN20/F3;1;X2Y15/D3;X2Y15/D3/S121;1;X2Y15/XD3;X2Y15/XD3/D3;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_4_D[2]": {
          "hide_name": 0,
          "bits": [ 11431 ] ,
          "attributes": {
            "ROUTING": "X3Y14/C5;X3Y14/C5/S201;1;X3Y13/OF0;;1;X3Y13/S200;X3Y13/S200/OF0;1;X3Y14/D3;X3Y14/D3/S201;1;X3Y14/XD3;X3Y14/XD3/D3;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg[3]": {
          "hide_name": 0,
          "bits": [ 11430 ] ,
          "attributes": {
            "ROUTING": "X3Y14/Q3;;1;X3Y14/E100;X3Y14/E100/Q3;1;X3Y14/A5;X3Y14/A5/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tdata_reg"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11427 ] ,
          "attributes": {
            "ROUTING": "X3Y14/F5;;1;X3Y14/S100;X3Y14/S100/F5;1;X3Y15/A4;X3Y15/A4/S101;1;X3Y15/XD4;X3Y15/XD4/A4;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_3_D[2]": {
          "hide_name": 0,
          "bits": [ 11425 ] ,
          "attributes": {
            "ROUTING": "X4Y15/C4;X4Y15/C4/S202;1;X4Y15/XD4;X4Y15/XD4/C4;1;X4Y13/OF0;;1;X4Y13/S200;X4Y13/S200/OF0;1;X4Y15/X01;X4Y15/X01/S202;1;X4Y15/C1;X4Y15/C1/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg[4]": {
          "hide_name": 0,
          "bits": [ 11424 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q4;;1;X4Y15/N100;X4Y15/N100/Q4;1;X4Y15/A1;X4Y15/A1/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tdata_reg"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11421 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F1;;1;X4Y15/XD1;X4Y15/XD1/F1;1"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F[0]": {
          "hide_name": 0,
          "bits": [ 11419 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q2;;1;X4Y15/S100;X4Y15/S100/Q2;1;X4Y15/E210;X4Y15/E210/S100;1;X4Y15/A0;X4Y15/A0/E210;1",
            "hdlname": "wb master temp_axis_tdata_reg",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:482.27-482.46",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11416 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F0;;1;X4Y15/XD0;X4Y15/XD0/F0;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_1_D[2]": {
          "hide_name": 0,
          "bits": [ 11414 ] ,
          "attributes": {
            "ROUTING": "X5Y14/D1;X5Y14/D1/S202;1;X5Y14/XD1;X5Y14/XD1/D1;1;X5Y12/OF0;;1;X5Y12/S200;X5Y12/S200/OF0;1;X5Y14/X01;X5Y14/X01/S202;1;X5Y14/C3;X5Y14/C3/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg[6]": {
          "hide_name": 0,
          "bits": [ 11413 ] ,
          "attributes": {
            "ROUTING": "X5Y14/Q1;;1;X5Y14/X02;X5Y14/X02/Q1;1;X5Y14/A3;X5Y14/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master temp_axis_tdata_reg"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 11410 ] ,
          "attributes": {
            "ROUTING": "X5Y14/F3;;1;X5Y14/SN10;X5Y14/SN10/F3;1;X5Y15/B3;X5Y15/B3/S111;1;X5Y15/XD3;X5Y15/XD3/B3;1"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 11408 ] ,
          "attributes": {
            "ROUTING": "X5Y15/F2;;1;X5Y15/XD2;X5Y15/XD2/F2;1"
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 11405 ] ,
          "attributes": {
            "ROUTING": "X1Y8/S260;X1Y8/S260/F6;1;X1Y10/S260;X1Y10/S260/S262;1;X1Y11/E260;X1Y11/E260/S261;1;X2Y11/C7;X2Y11/C7/E261;1;X2Y8/C7;X2Y8/C7/E261;1;X1Y8/F6;;1;X1Y8/E260;X1Y8/E260/F6;1;X2Y8/X03;X2Y8/X03/E261;1;X2Y8/D2;X2Y8/D2/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 11404 ] ,
          "attributes": {
            "ROUTING": "X1Y8/S100;X1Y8/S100/F3;1;X1Y9/S240;X1Y9/S240/S101;1;X1Y11/E240;X1Y11/E240/S242;1;X2Y11/C5;X2Y11/C5/E241;1;X2Y8/C3;X2Y8/C3/E121;1;X2Y8/XD3;X2Y8/XD3/C3;1;X1Y8/F3;;1;X1Y8/EW20;X1Y8/EW20/F3;1;X2Y8/C2;X2Y8/C2/E121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_DFFRE_Q_D[1]": {
          "hide_name": 0,
          "bits": [ 11403 ] ,
          "attributes": {
            "ROUTING": "X2Y8/W130;X2Y8/W130/F6;1;X2Y8/B7;X2Y8/B7/W130;1;X2Y11/B5;X2Y11/B5/X08;1;X2Y8/B2;X2Y8/B2/S130;1;X2Y8/W260;X2Y8/W260/F6;1;X0Y8/W270;X0Y8/W270/W262;1;X1Y8/E270;X1Y8/E270/E272;1;X2Y8/CE1;X2Y8/CE1/E271;1;X2Y11/X08;X2Y11/X08/S232;1;X2Y11/B7;X2Y11/B7/X08;1;X2Y8/F6;;1;X2Y8/S130;X2Y8/S130/F6;1;X2Y9/S230;X2Y9/S230/S131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1_F[2]": {
          "hide_name": 0,
          "bits": [ 11398 ] ,
          "attributes": {
            "ROUTING": "X4Y10/C3;X4Y10/C3/X02;1;X4Y8/F2;;1;X4Y8/S130;X4Y8/S130/F2;1;X4Y9/S230;X4Y9/S230/S131;1;X4Y10/X02;X4Y10/X02/S231;1;X4Y10/C2;X4Y10/C2/X02;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_F_MUX2_LUT5_I0_O[3]": {
          "hide_name": 0,
          "bits": [ 11393 ] ,
          "attributes": {
            "ROUTING": "X3Y11/E260;X3Y11/E260/E130;1;X5Y11/C5;X5Y11/C5/E262;1;X3Y11/OF7;;1;X3Y11/E130;X3Y11/E130/OF7;1;X4Y11/E270;X4Y11/E270/E131;1;X5Y11/X04;X5Y11/X04/E271;1;X5Y11/D4;X5Y11/D4/X04;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tvalid_reg_LUT4_I1_F_MUX2_LUT5_I0_O[2]": {
          "hide_name": 0,
          "bits": [ 11392 ] ,
          "attributes": {
            "ROUTING": "X5Y11/X06;X5Y11/X06/E212;1;X5Y11/C4;X5Y11/C4/X06;1;X3Y14/W100;X3Y14/W100/OF0;1;X3Y14/B4;X3Y14/B4/W100;1;X3Y14/XD4;X3Y14/XD4/B4;1;X3Y11/E210;X3Y11/E210/N211;1;X5Y11/B5;X5Y11/B5/E212;1;X3Y14/OF0;;1;X3Y14/N200;X3Y14/N200/OF0;1;X3Y12/N210;X3Y12/N210/N202;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 11391 ] ,
          "attributes": {
            "ROUTING": "X4Y11/E250;X4Y11/E250/N111;1;X5Y11/X08;X5Y11/X08/E251;1;X5Y11/B4;X5Y11/B4/X08;1;X4Y10/B1;X4Y10/B1/X04;1;X4Y12/F6;;1;X4Y10/X04;X4Y10/X04/N251;1;X4Y12/SN10;X4Y12/SN10/F6;1;X4Y10/B0;X4Y10/B0/X04;1;X4Y11/N250;X4Y11/N250/N111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.input_axis_tready_reg_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11388 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.input_axis_tready_reg_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11387 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_axis_tready": {
          "hide_name": 0,
          "bits": [ 11382 ] ,
          "attributes": {
            "ROUTING": "X6Y13/B1;X6Y13/B1/E211;1;X6Y13/B0;X6Y13/B0/E211;1;X4Y13/Q4;;1;X4Y13/EW10;X4Y13/EW10/Q4;1;X5Y13/E210;X5Y13/E210/E111;1;X6Y13/B2;X6Y13/B2/E211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:9.17-9.30",
            "hdlname": "wb s_axis_tready"
          }
        },
        "wb.master.input_axis_tready_reg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 11378 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF4;;1;X5Y11/S240;X5Y11/S240/OF4;1;X5Y13/W240;X5Y13/W240/S242;1;X4Y13/C4;X4Y13/C4/W241;1;X4Y13/XD4;X4Y13/XD4/C4;1"
          }
        },
        "wb.led_wb_dat_i[22]": {
          "hide_name": 0,
          "bits": [ 11366 ] ,
          "attributes": {
            "ROUTING": "X6Y13/EW10;X6Y13/EW10/Q3;1;X5Y13/B7;X5Y13/B7/W111;1;X6Y13/Q3;;1;X6Y13/N130;X6Y13/N130/Q3;1;X6Y13/N240;X6Y13/N240/N130;1;X6Y13/B4;X6Y13/B4/N240;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 11365 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F4;;1;X6Y13/C3;X6Y13/C3/F4;1;X6Y13/XD3;X6Y13/XD3/C3;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11357 ] ,
          "attributes": {
            "ROUTING": "X4Y5/C6;X4Y5/C6/F4;1;X4Y5/F4;;1;X4Y5/W100;X4Y5/W100/F4;1;X3Y5/N240;X3Y5/N240/W101;1;X3Y4/X05;X3Y4/X05/N241;1;X3Y4/SEL2;X3Y4/SEL2/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11356 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11355 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[23]": {
          "hide_name": 0,
          "bits": [ 11342 ] ,
          "attributes": {
            "ROUTING": "X6Y12/B0;X6Y12/B0/N231;1;X4Y14/N130;X4Y14/N130/Q4;1;X4Y13/E230;X4Y13/E230/N131;1;X6Y13/N230;X6Y13/N230/E232;1;X6Y12/B1;X6Y12/B1/N231;1;X4Y14/Q4;;1;X4Y14/X03;X4Y14/X03/Q4;1;X4Y14/B4;X4Y14/B4/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 11341 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F4;;1;X4Y14/XD4;X4Y14/XD4/F4;1"
          }
        },
        "wb.led_wb_dat_i[24]": {
          "hide_name": 0,
          "bits": [ 11330 ] ,
          "attributes": {
            "ROUTING": "X1Y12/SN20;X1Y12/SN20/Q5;1;X1Y11/A5;X1Y11/A5/N121;1;X1Y12/Q5;;1;X1Y12/A5;X1Y12/A5/Q5;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 11329 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F5;;1;X1Y12/XD5;X1Y12/XD5/F5;1"
          }
        },
        "wb.led_wb_dat_i[25]": {
          "hide_name": 0,
          "bits": [ 11318 ] ,
          "attributes": {
            "ROUTING": "X1Y11/A3;X1Y11/A3/N130;1;X1Y11/Q2;;1;X1Y11/N130;X1Y11/N130/Q2;1;X1Y11/A2;X1Y11/A2/N130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 11317 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F2;;1;X1Y11/XD2;X1Y11/XD2/F2;1"
          }
        },
        "wb.led_wb_dat_i[26]": {
          "hide_name": 0,
          "bits": [ 11305 ] ,
          "attributes": {
            "ROUTING": "X3Y12/E130;X3Y12/E130/Q3;1;X3Y12/A7;X3Y12/A7/E130;1;X3Y12/Q3;;1;X3Y12/N130;X3Y12/N130/Q3;1;X3Y12/A3;X3Y12/A3/N130;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 11304 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F3;;1;X3Y12/XD3;X3Y12/XD3/F3;1"
          }
        },
        "wb.led_wb_dat_i[27]": {
          "hide_name": 0,
          "bits": [ 11293 ] ,
          "attributes": {
            "ROUTING": "X3Y13/E100;X3Y13/E100/Q3;1;X3Y13/A4;X3Y13/A4/E100;1;X3Y13/Q3;;1;X3Y13/N100;X3Y13/N100/Q3;1;X3Y13/E200;X3Y13/E200/N100;1;X3Y13/A3;X3Y13/A3/E200;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 11292 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F3;;1;X3Y13/XD3;X3Y13/XD3/F3;1"
          }
        },
        "wb.master.wb_stb_o_reg_LUT3_I1_I2[4]": {
          "hide_name": 0,
          "bits": [ 11287 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F7;;1;X1Y10/N270;X1Y10/N270/F7;1;X1Y8/X06;X1Y8/X06/N272;1;X1Y8/SEL0;X1Y8/SEL0/X06;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_31_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11286 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_31_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11285 ] ,
          "attributes": {
            "ROUTING": "X1Y8/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 11283 ] ,
          "attributes": {
            "ROUTING": "X1Y8/OF0;;1;X1Y8/S200;X1Y8/S200/OF0;1;X1Y10/C4;X1Y10/C4/S202;1;X1Y10/XD4;X1Y10/XD4/C4;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11278 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F6;;1;X1Y10/X07;X1Y10/X07/F6;1;X1Y10/SEL0;X1Y10/SEL0/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11277 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11276 ] ,
          "attributes": {
            "ROUTING": "X1Y10/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 11274 ] ,
          "attributes": {
            "ROUTING": "X1Y10/OF0;;1;X1Y10/SN10;X1Y10/SN10/OF0;1;X1Y11/D4;X1Y11/D4/S111;1;X1Y11/XD4;X1Y11/XD4/D4;1"
          }
        },
        "wb.led_wb_dat_i[28]": {
          "hide_name": 0,
          "bits": [ 11264 ] ,
          "attributes": {
            "ROUTING": "X4Y13/E130;X4Y13/E130/Q3;1;X4Y13/A7;X4Y13/A7/E130;1;X4Y13/Q3;;1;X4Y13/X02;X4Y13/X02/Q3;1;X4Y13/A2;X4Y13/A2/X02;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 11263 ] ,
          "attributes": {
            "ROUTING": "X4Y13/F2;;1;X4Y13/D3;X4Y13/D3/F2;1;X4Y13/XD3;X4Y13/XD3/D3;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_29_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11258 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11257 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 11255 ] ,
          "attributes": {
            "ROUTING": "X1Y13/OF0;;1;X1Y13/SN10;X1Y13/SN10/OF0;1;X1Y14/B0;X1Y14/B0/S111;1;X1Y14/XD0;X1Y14/XD0/B0;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11250 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F7;;1;X1Y13/X08;X1Y13/X08/F7;1;X1Y13/SEL2;X1Y13/SEL2/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11249 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11248 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 11246 ] ,
          "attributes": {
            "ROUTING": "X1Y13/OF2;;1;X1Y13/S100;X1Y13/S100/OF2;1;X1Y14/A4;X1Y14/A4/S101;1;X1Y14/XD4;X1Y14/XD4/A4;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11241 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F7;;1;X1Y12/E130;X1Y12/E130/F7;1;X1Y12/W260;X1Y12/W260/E130;1;X0Y12/E260;X0Y12/E260/E262;1;X1Y12/SEL0;X1Y12/SEL0/E261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11240 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11239 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 11237 ] ,
          "attributes": {
            "ROUTING": "X1Y12/OF0;;1;X1Y12/E200;X1Y12/E200/OF0;1;X2Y12/S200;X2Y12/S200/E201;1;X2Y14/D2;X2Y14/D2/S202;1;X2Y14/XD2;X2Y14/XD2/D2;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 11232 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F6;;1;X1Y12/EW20;X1Y12/EW20/F6;1;X0Y12/W260;X0Y12/W260/W121;1;X1Y12/SEL2;X1Y12/SEL2/E262;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11231 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11230 ] ,
          "attributes": {
            "ROUTING": "X1Y12/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 11228 ] ,
          "attributes": {
            "ROUTING": "X1Y12/OF2;;1;X1Y12/S220;X1Y12/S220/OF2;1;X1Y14/C5;X1Y14/C5/S222;1;X1Y14/XD5;X1Y14/XD5/C5;1"
          }
        },
        "wb.led_wb_dat_i[6]": {
          "hide_name": 0,
          "bits": [ 11217 ] ,
          "attributes": {
            "ROUTING": "X7Y13/X05;X7Y13/X05/Q0;1;X7Y13/B7;X7Y13/B7/X05;1;X7Y13/Q0;;1;X7Y13/S100;X7Y13/S100/Q0;1;X7Y13/N210;X7Y13/N210/S100;1;X7Y12/W210;X7Y12/W210/N211;1;X6Y12/B6;X6Y12/B6/W211;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 11216 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F7;;1;X7Y13/A0;X7Y13/A0/F7;1;X7Y13/XD0;X7Y13/XD0/A0;1"
          }
        },
        "wb.led_wb_dat_i[7]": {
          "hide_name": 0,
          "bits": [ 11205 ] ,
          "attributes": {
            "ROUTING": "X7Y13/N130;X7Y13/N130/Q1;1;X7Y13/E240;X7Y13/E240/N130;1;X7Y13/B6;X7Y13/B6/E240;1;X7Y13/Q1;;1;X7Y13/SN10;X7Y13/SN10/Q1;1;X7Y12/E250;X7Y12/E250/N111;1;X7Y12/B4;X7Y12/B4/E250;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 11204 ] ,
          "attributes": {
            "ROUTING": "X7Y13/F6;;1;X7Y13/C1;X7Y13/C1/F6;1;X7Y13/XD1;X7Y13/XD1/C1;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_23_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11200 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_23_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11199 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[8]": {
          "hide_name": 0,
          "bits": [ 11189 ] ,
          "attributes": {
            "ROUTING": "X2Y10/A3;X2Y10/A3/E251;1;X1Y10/S100;X1Y10/S100/Q5;1;X1Y11/A7;X1Y11/A7/S101;1;X1Y10/Q5;;1;X1Y10/E250;X1Y10/E250/Q5;1;X2Y10/A2;X2Y10/A2/E251;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 11188 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF2;;1;X2Y10/W220;X2Y10/W220/OF2;1;X1Y10/D5;X1Y10/D5/W221;1;X1Y10/XD5;X1Y10/XD5/D5;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_22_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11184 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_22_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11183 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[9]": {
          "hide_name": 0,
          "bits": [ 11173 ] ,
          "attributes": {
            "ROUTING": "X2Y13/A0;X2Y13/A0/N100;1;X2Y13/A1;X2Y13/A1/N100;1;X2Y13/Q5;;1;X2Y13/N100;X2Y13/N100/Q5;1;X2Y13/W200;X2Y13/W200/N100;1;X2Y13/A6;X2Y13/A6/W200;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 11172 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF0;;1;X2Y13/E100;X2Y13/E100/OF0;1;X2Y13/A5;X2Y13/A5/E100;1;X2Y13/XD5;X2Y13/XD5/A5;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_21_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11168 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_21_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11167 ] ,
          "attributes": {
            "ROUTING": "X5Y12/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[10]": {
          "hide_name": 0,
          "bits": [ 11157 ] ,
          "attributes": {
            "ROUTING": "X5Y12/A3;X5Y12/A3/N251;1;X5Y13/S130;X5Y13/S130/Q2;1;X5Y13/N250;X5Y13/N250/S130;1;X5Y12/A2;X5Y12/A2/N251;1;X5Y13/Q2;;1;X5Y13/N130;X5Y13/N130/Q2;1;X5Y12/W270;X5Y12/W270/N131;1;X4Y12/A1;X4Y12/A1/W271;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 11156 ] ,
          "attributes": {
            "ROUTING": "X5Y12/OF2;;1;X5Y12/S100;X5Y12/S100/OF2;1;X5Y13/C2;X5Y13/C2/S101;1;X5Y13/XD2;X5Y13/XD2/C2;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_20_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11152 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_20_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11151 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[11]": {
          "hide_name": 0,
          "bits": [ 11141 ] ,
          "attributes": {
            "ROUTING": "X1Y13/E210;X1Y13/E210/N211;1;X3Y13/S210;X3Y13/S210/E212;1;X3Y13/A7;X3Y13/A7/S210;1;X1Y13/A5;X1Y13/A5/N211;1;X1Y14/Q1;;1;X1Y14/N210;X1Y14/N210/Q1;1;X1Y13/A4;X1Y13/A4/N211;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 11140 ] ,
          "attributes": {
            "ROUTING": "X1Y13/OF4;;1;X1Y13/S240;X1Y13/S240/OF4;1;X1Y14/C1;X1Y14/C1/S241;1;X1Y14/XD1;X1Y14/XD1/C1;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 11138 ] ,
          "attributes": {
            "ROUTING": "X3Y13/F2;;1;X3Y13/XD2;X3Y13/XD2/F2;1"
          }
        },
        "wb.master.temp_axis_tdata_reg_DFFE_Q_5_D_LUT4_F_I2_LUT4_F_I2_LUT2_I0_F[3]": {
          "hide_name": 0,
          "bits": [ 11136 ] ,
          "attributes": {
            "ROUTING": "X3Y13/D3;X3Y13/D3/W121;1;X5Y13/D4;X5Y13/D4/E101;1;X4Y13/EW20;X4Y13/EW20/F5;1;X3Y13/D2;X3Y13/D2/W121;1;X1Y11/X03;X1Y11/X03/N262;1;X1Y11/D2;X1Y11/D2/X03;1;X3Y13/N250;X3Y13/N250/W251;1;X3Y12/X06;X3Y12/X06/N251;1;X3Y12/D3;X3Y12/D3/X06;1;X4Y13/E100;X4Y13/E100/F5;1;X5Y13/D3;X5Y13/D3/E101;1;X4Y13/W250;X4Y13/W250/F5;1;X2Y13/W830;X2Y13/W830/W252;1;X1Y13/N260;X1Y13/N260/E834;1;X1Y12/D5;X1Y12/D5/N261;1;X4Y13/F5;;1;X4Y13/X08;X4Y13/X08/F5;1;X4Y13/D2;X4Y13/D2/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_19_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11132 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11131 ] ,
          "attributes": {
            "ROUTING": "X2Y13/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[12]": {
          "hide_name": 0,
          "bits": [ 11121 ] ,
          "attributes": {
            "ROUTING": "X2Y13/A3;X2Y13/A3/N130;1;X2Y13/E130;X2Y13/E130/Q4;1;X2Y13/A7;X2Y13/A7/E130;1;X2Y13/Q4;;1;X2Y13/N130;X2Y13/N130/Q4;1;X2Y13/A2;X2Y13/A2/N130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 11120 ] ,
          "attributes": {
            "ROUTING": "X2Y13/OF2;;1;X2Y13/S100;X2Y13/S100/OF2;1;X2Y13/D4;X2Y13/D4/S100;1;X2Y13/XD4;X2Y13/XD4/D4;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_18_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11116 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_18_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11115 ] ,
          "attributes": {
            "ROUTING": "X3Y12/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 11113 ] ,
          "attributes": {
            "ROUTING": "X3Y12/OF0;;1;X3Y12/S200;X3Y12/S200/OF0;1;X3Y12/A4;X3Y12/A4/S200;1;X3Y12/XD4;X3Y12/XD4/A4;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_17_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11109 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11108 ] ,
          "attributes": {
            "ROUTING": "X5Y11/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[14]": {
          "hide_name": 0,
          "bits": [ 11098 ] ,
          "attributes": {
            "ROUTING": "X6Y12/E130;X6Y12/E130/Q5;1;X6Y12/A6;X6Y12/A6/E130;1;X5Y11/A6;X5Y11/A6/N231;1;X6Y12/Q5;;1;X6Y12/W130;X6Y12/W130/Q5;1;X5Y12/N230;X5Y12/N230/W131;1;X5Y11/A7;X5Y11/A7/N231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 11097 ] ,
          "attributes": {
            "ROUTING": "X5Y11/OF6;;1;X5Y11/S260;X5Y11/S260/OF6;1;X5Y12/E260;X5Y12/E260/S261;1;X6Y12/C5;X6Y12/C5/E261;1;X6Y12/XD5;X6Y12/XD5/C5;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT3_I2_F[3]": {
          "hide_name": 0,
          "bits": [ 11088 ] ,
          "attributes": {
            "ROUTING": "X5Y7/E250;X5Y7/E250/E242;1;X6Y7/S250;X6Y7/S250/E251;1;X6Y9/S250;X6Y9/S250/S252;1;X6Y11/X02;X6Y11/X02/S252;1;X6Y11/C1;X6Y11/C1/X02;1;X2Y11/E270;X2Y11/E270/S271;1;X4Y11/E220;X4Y11/E220/E272;1;X5Y11/D7;X5Y11/D7/E221;1;X5Y7/C1;X5Y7/C1/E242;1;X3Y8/E240;X3Y8/E240/S241;1;X5Y8/C1;X5Y8/C1/E242;1;X5Y7/E240;X5Y7/E240/E242;1;X6Y7/C1;X6Y7/C1/E241;1;X2Y13/D1;X2Y13/D1/X03;1;X3Y9/S250;X3Y9/S250/S242;1;X3Y11/S200;X3Y11/S200/S252;1;X3Y12/D1;X3Y12/D1/S201;1;X2Y11/W820;X2Y11/W820/S824;1;X5Y11/W100;X5Y11/W100/E828;1;X5Y11/S230;X5Y11/S230/W100;1;X5Y12/X08;X5Y12/X08/S231;1;X5Y12/D3;X5Y12/D3/X08;1;X2Y7/S130;X2Y7/S130/F7;1;X2Y8/S270;X2Y8/S270/S131;1;X2Y10/S270;X2Y10/S270/S272;1;X2Y10/D3;X2Y10/D3/S270;1;X3Y11/N240;X3Y11/N240/E241;1;X3Y10/C1;X3Y10/C1/N241;1;X3Y7/E240;X3Y7/E240/E101;1;X4Y7/C1;X4Y7/C1/E241;1;X3Y9/S240;X3Y9/S240/S242;1;X3Y11/E240;X3Y11/E240/S242;1;X5Y11/C1;X5Y11/C1/E242;1;X2Y13/X03;X2Y13/X03/N242;1;X2Y13/D3;X2Y13/D3/X03;1;X2Y15/N240;X2Y15/N240/S828;1;X2Y14/W240;X2Y14/W240/N241;1;X1Y14/N240;X1Y14/N240/W241;1;X1Y13/D5;X1Y13/D5/N241;1;X2Y7/E100;X2Y7/E100/F7;1;X3Y7/S240;X3Y7/S240/E101;1;X3Y8/C1;X3Y8/C1/S241;1;X2Y7/F7;;1;X2Y7/S820;X2Y7/S820/F7;1;X2Y11/E240;X2Y11/E240/S824;1;X4Y11/E240;X4Y11/E240/E242;1;X6Y11/S240;X6Y11/S240/E242;1;X6Y12/X03;X6Y12/X03/S241;1;X6Y12/D3;X6Y12/D3/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_16_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11084 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11083 ] ,
          "attributes": {
            "ROUTING": "X6Y12/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[15]": {
          "hide_name": 0,
          "bits": [ 11072 ] ,
          "attributes": {
            "ROUTING": "X6Y12/A3;X6Y12/A3/W131;1;X7Y12/E100;X7Y12/E100/Q5;1;X7Y12/A4;X7Y12/A4/E100;1;X7Y12/Q5;;1;X7Y12/W130;X7Y12/W130/Q5;1;X6Y12/A2;X6Y12/A2/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 11071 ] ,
          "attributes": {
            "ROUTING": "X6Y12/OF2;;1;X6Y12/E220;X6Y12/E220/OF2;1;X7Y12/D5;X7Y12/D5/E221;1;X7Y12/XD5;X7Y12/XD5/D5;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_15_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11067 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_15_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11066 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[16]": {
          "hide_name": 0,
          "bits": [ 11055 ] ,
          "attributes": {
            "ROUTING": "X1Y10/S130;X1Y10/S130/Q2;1;X1Y10/S250;X1Y10/S250/S130;1;X1Y11/B5;X1Y11/B5/S251;1;X1Y10/Q2;;1;X1Y10/EW10;X1Y10/EW10/Q2;1;X2Y10/A4;X2Y10/A4/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 11054 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF4;;1;X2Y10/EW20;X2Y10/EW20/OF4;1;X1Y10/D2;X1Y10/D2/W121;1;X1Y10/XD2;X1Y10/XD2/D2;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11049 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11048 ] ,
          "attributes": {
            "ROUTING": "X2Y11/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[17]": {
          "hide_name": 0,
          "bits": [ 11037 ] ,
          "attributes": {
            "ROUTING": "X2Y11/X02;X2Y11/X02/W211;1;X2Y11/A2;X2Y11/A2/X02;1;X3Y12/Q5;;1;X3Y12/SN10;X3Y12/SN10/Q5;1;X3Y11/W210;X3Y11/W210/N111;1;X1Y11/B3;X1Y11/B3/W212;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 11036 ] ,
          "attributes": {
            "ROUTING": "X2Y11/OF2;;1;X2Y11/S100;X2Y11/S100/OF2;1;X2Y12/E240;X2Y12/E240/S101;1;X3Y12/C5;X3Y12/C5/E241;1;X3Y12/XD5;X3Y12/XD5/C5;1"
          }
        },
        "wb.led_wb_dat_i[18]": {
          "hide_name": 0,
          "bits": [ 11025 ] ,
          "attributes": {
            "ROUTING": "X5Y13/EW10;X5Y13/EW10/Q5;1;X4Y13/N250;X4Y13/N250/W111;1;X4Y12/A0;X4Y12/A0/N251;1;X5Y13/E250;X5Y13/E250/Q5;1;X5Y13/B5;X5Y13/B5/E250;1;X5Y13/Q5;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 11024 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F5;;1;X5Y13/XD5;X5Y13/XD5/F5;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_12_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 11019 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 11018 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_dat_i[19]": {
          "hide_name": 0,
          "bits": [ 11007 ] ,
          "attributes": {
            "ROUTING": "X2Y14/N240;X2Y14/N240/Q4;1;X2Y12/X03;X2Y12/X03/N242;1;X2Y12/A0;X2Y12/A0/X03;1;X3Y14/N270;X3Y14/N270/E131;1;X3Y13/B4;X3Y13/B4/N271;1;X2Y14/E130;X2Y14/E130/Q4;1;X2Y14/Q4;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 11006 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF0;;1;X2Y12/E100;X2Y12/E100/OF0;1;X2Y12/S220;X2Y12/S220/E100;1;X2Y14/C4;X2Y14/C4/S222;1;X2Y14/XD4;X2Y14/XD4/C4;1"
          }
        },
        "wb.led_wb_dat_i[20]": {
          "hide_name": 0,
          "bits": [ 10995 ] ,
          "attributes": {
            "ROUTING": "X4Y14/E250;X4Y14/E250/Q5;1;X4Y14/B5;X4Y14/B5/E250;1;X4Y14/Q5;;1;X4Y14/N100;X4Y14/N100/Q5;1;X4Y13/B7;X4Y13/B7/N101;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 10994 ] ,
          "attributes": {
            "ROUTING": "X4Y14/F5;;1;X4Y14/XD5;X4Y14/XD5/F5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 10985 ] ,
          "attributes": {
            "ROUTING": "X5Y11/A4;X5Y11/A4/N121;1;X5Y11/A5;X5Y11/A5/N121;1;X1Y7/B7;X1Y7/B7/X08;1;X2Y12/E130;X2Y12/E130/E828;1;X2Y12/N260;X2Y12/N260/E130;1;X2Y11/C2;X2Y11/C2/N261;1;X5Y12/B4;X5Y12/B4/W100;1;X2Y12/N820;X2Y12/N820/E828;1;X2Y4/S100;X2Y4/S100/N828;1;X2Y5/S200;X2Y5/S200/S101;1;X2Y7/C5;X2Y7/C5/S202;1;X2Y10/N240;X2Y10/N240/W242;1;X2Y10/B5;X2Y10/B5/N240;1;X3Y10/W820;X3Y10/W820/W272;1;X4Y10/W240;X4Y10/W240/E828;1;X2Y10/C4;X2Y10/C4/W242;1;X1Y7/C6;X1Y7/C6/X08;1;X4Y10/A1;X4Y10/A1/W271;1;X2Y12/S240;X2Y12/S240/E828;1;X2Y12/B1;X2Y12/B1/S240;1;X5Y12/W820;X5Y12/W820/F7;1;X2Y12/W100;X2Y12/W100/E828;1;X2Y12/W230;X2Y12/W230/W100;1;X2Y12/C0;X2Y12/C0/W230;1;X5Y11/W270;X5Y11/W270/N271;1;X3Y11/W220;X3Y11/W220/W272;1;X2Y11/X01;X2Y11/X01/W221;1;X2Y11/B3;X2Y11/B3/X01;1;X5Y12/SN20;X5Y12/SN20/F7;1;X5Y12/W100;X5Y12/W100/F7;1;X1Y7/X08;X1Y7/X08/W272;1;X3Y10/N270;X3Y10/N270/W272;1;X3Y8/N270;X3Y8/N270/N272;1;X3Y7/W270;X3Y7/W270/N271;1;X2Y7/A4;X2Y7/A4/W271;1;X5Y12/F7;;1;X5Y12/N270;X5Y12/N270/F7;1;X5Y10/W270;X5Y10/W270/N272;1;X4Y10/A0;X4Y10/A0/W271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10982 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10981 ] ,
          "attributes": {
            "ROUTING": "X1Y7/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 10979 ] ,
          "attributes": {
            "ROUTING": "X1Y7/OF6;;1;X1Y7/SN20;X1Y7/SN20/OF6;1;X1Y8/B5;X1Y8/B5/S121;1;X1Y8/XD5;X1Y8/XD5/B5;1"
          }
        },
        "wb.led_wb_dat_i[30]": {
          "hide_name": 0,
          "bits": [ 10969 ] ,
          "attributes": {
            "ROUTING": "X5Y13/S100;X5Y13/S100/Q3;1;X5Y13/N210;X5Y13/N210/S100;1;X5Y13/A3;X5Y13/A3/N210;1;X5Y13/Q3;;1;X5Y13/X06;X5Y13/X06/Q3;1;X5Y13/A7;X5Y13/A7/X06;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10968 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F3;;1;X5Y13/XD3;X5Y13/XD3/F3;1"
          }
        },
        "wb.led_wb_dat_i[31]": {
          "hide_name": 0,
          "bits": [ 10956 ] ,
          "attributes": {
            "ROUTING": "X6Y12/A0;X6Y12/A0/X01;1;X6Y13/N200;X6Y13/N200/E101;1;X6Y12/X01;X6Y12/X01/N201;1;X6Y12/A1;X6Y12/A1/X01;1;X5Y13/Q4;;1;X5Y13/E100;X5Y13/E100/Q4;1;X5Y13/A4;X5Y13/A4/E100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.master.data_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10955 ] ,
          "attributes": {
            "ROUTING": "X5Y13/F4;;1;X5Y13/XD4;X5Y13/XD4/F4;1"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 10954 ] ,
          "attributes": {
            "ROUTING": "X2Y14/CE1;X2Y14/CE1/S211;1;X2Y11/N200;X2Y11/N200/OF0;1;X2Y9/N200;X2Y9/N200/N202;1;X2Y8/W200;X2Y8/W200/N201;1;X0Y8/W210;X0Y8/W210/W202;1;X1Y8/CE2;X1Y8/CE2/E212;1;X1Y10/CE1;X1Y10/CE1/N211;1;X3Y12/CE1;X3Y12/CE1/X05;1;X2Y14/CE2;X2Y14/CE2/S211;1;X1Y14/CE0;X1Y14/CE0/W211;1;X2Y14/W210;X2Y14/W210/S211;1;X1Y14/CE2;X1Y14/CE2/W211;1;X3Y12/X05;X3Y12/X05/E201;1;X3Y12/CE2;X3Y12/CE2/X05;1;X3Y13/X05;X3Y13/X05/E201;1;X3Y13/CE1;X3Y13/CE1/X05;1;X2Y12/W200;X2Y12/W200/S201;1;X1Y12/X05;X1Y12/X05/W201;1;X1Y12/CE2;X1Y12/CE2/X05;1;X1Y11/CE2;X1Y11/CE2/X05;1;X2Y13/X05;X2Y13/X05/S202;1;X2Y13/CE2;X2Y13/CE2/X05;1;X6Y13/CE1;X6Y13/CE1/E212;1;X5Y13/CE2;X5Y13/CE2/E211;1;X6Y12/CE2;X6Y12/CE2/E212;1;X2Y13/S210;X2Y13/S210/S202;1;X2Y14/E210;X2Y14/E210/S211;1;X4Y14/CE2;X4Y14/CE2/E212;1;X0Y11/W210;X0Y11/W210/W202;1;X1Y11/N210;X1Y11/N210/E212;1;X1Y10/CE2;X1Y10/CE2/N211;1;X6Y13/E210;X6Y13/E210/E212;1;X7Y13/CE0;X7Y13/CE0/E211;1;X4Y13/E210;X4Y13/E210/E202;1;X5Y13/CE1;X5Y13/CE1/E211;1;X2Y12/E200;X2Y12/E200/S201;1;X4Y12/E210;X4Y12/E210/E202;1;X6Y12/E210;X6Y12/E210/E212;1;X7Y12/CE2;X7Y12/CE2/E211;1;X2Y11/W200;X2Y11/W200/OF0;1;X1Y11/X05;X1Y11/X05/W201;1;X1Y11/CE1;X1Y11/CE1/X05;1;X2Y11/OF0;;1;X2Y11/S200;X2Y11/S200/OF0;1;X2Y13/E200;X2Y13/E200/S202;1;X4Y13/X05;X4Y13/X05/E202;1;X4Y13/CE1;X4Y13/CE1/X05;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10951 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10949 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F2;;1;X9Y6/W130;X9Y6/W130/F2;1;X8Y6/W230;X8Y6/W230/W131;1;X7Y6/X06;X7Y6/X06/W231;1;X7Y6/A4;X7Y6/A4/X06;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10947 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10945 ] ,
          "attributes": {
            "ROUTING": "X4Y5/X03;X4Y5/X03/E241;1;X4Y5/D1;X4Y5/D1/X03;1;X7Y6/F4;;1;X7Y6/W820;X7Y6/W820/F4;1;X3Y6/N240;X3Y6/N240/W824;1;X3Y5/E240;X3Y5/E240/N241;1;X4Y5/C0;X4Y5/C0/E241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10944 ] ,
          "attributes": {
            "ROUTING": "X4Y5/B1;X4Y5/B1/W231;1;X7Y6/F2;;1;X7Y6/N130;X7Y6/N130/F2;1;X7Y5/W230;X7Y5/W230/N131;1;X5Y5/W230;X5Y5/W230/W232;1;X4Y5/B0;X4Y5/B0/W231;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10942 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10941 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_CE_LUT4_F_I1_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 10939 ] ,
          "attributes": {
            "ROUTING": "X7Y8/CE1;X7Y8/CE1/X07;1;X7Y11/CE2;X7Y11/CE2/X06;1;X7Y11/X06;X7Y11/X06/N271;1;X7Y11/CE1;X7Y11/CE1/X06;1;X6Y8/N220;X6Y8/N220/N222;1;X6Y7/X07;X6Y7/X07/N221;1;X6Y7/CE2;X6Y7/CE2/X07;1;X6Y8/X05;X6Y8/X05/N222;1;X6Y8/CE1;X6Y8/CE1/X05;1;X8Y12/N270;X8Y12/N270/E272;1;X8Y11/X06;X8Y11/X06/N271;1;X8Y11/CE2;X8Y11/CE2/X06;1;X7Y7/W220;X7Y7/W220/N221;1;X5Y7/X05;X5Y7/X05/W222;1;X5Y7/CE2;X5Y7/CE2/X05;1;X7Y12/N270;X7Y12/N270/E271;1;X7Y10/N220;X7Y10/N220/N272;1;X7Y8/X07;X7Y8/X07/N222;1;X7Y8/CE2;X7Y8/CE2/X07;1;X6Y12/E270;X6Y12/E270/F7;1;X7Y12/CE0;X7Y12/CE0/E271;1;X7Y8/N220;X7Y8/N220/E221;1;X7Y7/X07;X7Y7/X07/N221;1;X7Y7/CE0;X7Y7/CE0/X07;1;X6Y12/F7;;1;X6Y12/N270;X6Y12/N270/F7;1;X6Y10/N220;X6Y10/N220/N272;1;X6Y8/E220;X6Y8/E220/N222;1;X7Y8/X05;X7Y8/X05/E221;1;X7Y8/CE0;X7Y8/CE0/X05;1"
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_1_F[0]": {
          "hide_name": 0,
          "bits": [ 10937 ] ,
          "attributes": {
            "ROUTING": "X4Y9/N230;X4Y9/N230/N222;1;X4Y8/E230;X4Y8/E230/N231;1;X5Y8/B5;X5Y8/B5/E231;1;X2Y8/X06;X2Y8/X06/N271;1;X2Y8/A7;X2Y8/A7/X06;1;X2Y11/D0;X2Y11/D0/X06;1;X2Y8/D1;X2Y8/D1/N222;1;X4Y10/W220;X4Y10/W220/N221;1;X2Y10/N220;X2Y10/N220/W222;1;X2Y8/X07;X2Y8/X07/N222;1;X2Y8/A2;X2Y8/A2/X07;1;X5Y13/A6;X5Y13/A6/W131;1;X2Y11/A5;X2Y11/A5/X06;1;X4Y13/N270;X4Y13/N270/W271;1;X4Y12/B6;X4Y12/B6/N271;1;X2Y10/W810;X2Y10/W810/W222;1;X6Y13/W130;X6Y13/W130/F2;1;X5Y13/W270;X5Y13/W270/W131;1;X3Y13/A5;X3Y13/A5/W272;1;X4Y11/N220;X4Y11/N220/W222;1;X4Y11/W270;X4Y11/W270/N272;1;X2Y11/N270;X2Y11/N270/W272;1;X2Y11/A7;X2Y11/A7/X06;1;X5Y10/W130;X5Y10/W130/E818;1;X4Y10/A3;X4Y10/A3/W131;1;X4Y10/A2;X4Y10/A2/W131;1;X2Y9/N270;X2Y9/N270/N272;1;X6Y13/F2;;1;X6Y13/N220;X6Y13/N220/F2;1;X6Y11/W220;X6Y11/W220/N222;1;X4Y11/W230;X4Y11/W230/W222;1;X2Y11/X06;X2Y11/X06/W232;1;X2Y11/D1;X2Y11/D1/X06;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_CE_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10934 ] ,
          "attributes": {
            "ROUTING": "X6Y8/S270;X6Y8/S270/E131;1;X6Y10/S270;X6Y10/S270/S272;1;X6Y12/B7;X6Y12/B7/S272;1;X6Y8/B6;X6Y8/B6/E131;1;X5Y8/E130;X5Y8/E130/F5;1;X5Y8/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10930 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10929 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10924 ] ,
          "attributes": {
            "ROUTING": "X3Y10/SEL4;X3Y10/SEL4/X08;1;X4Y12/F7;;1;X4Y12/N270;X4Y12/N270/F7;1;X4Y10/W270;X4Y10/W270/N272;1;X3Y10/X08;X3Y10/X08/W271;1;X3Y10/SEL6;X3Y10/SEL6/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10923 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10922 ] ,
          "attributes": {
            "ROUTING": "X3Y10/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10920 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10919 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10917 ] ,
          "attributes": {
            "ROUTING": "X3Y10/OF5;;1;X3Y10/E250;X3Y10/E250/OF5;1;X5Y10/E200;X5Y10/E200/E252;1;X7Y10/N200;X7Y10/N200/E202;1;X7Y8/N210;X7Y8/N210/N202;1;X7Y7/B2;X7Y7/B2/N211;1;X7Y7/XD2;X7Y7/XD2/B2;1"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2_LUT4_I3_F[3]": {
          "hide_name": 0,
          "bits": [ 10914 ] ,
          "attributes": {
            "ROUTING": "X3Y7/S230;X3Y7/S230/E131;1;X3Y7/C6;X3Y7/C6/S230;1;X2Y7/F6;;1;X2Y7/E130;X2Y7/E130/F6;1;X3Y7/N270;X3Y7/N270/E131;1;X3Y7/D7;X3Y7/D7/N270;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10912 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10911 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10909 ] ,
          "attributes": {
            "ROUTING": "X3Y7/OF6;;1;X3Y7/N260;X3Y7/N260/OF6;1;X3Y5/E260;X3Y5/E260/N262;1;X5Y5/E260;X5Y5/E260/E262;1;X6Y5/C2;X6Y5/C2/E261;1;X6Y5/XD2;X6Y5/XD2/C2;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10905 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10904 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10901 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10899 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10898 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10896 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10895 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_27_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 10892 ] ,
          "attributes": {
            "ROUTING": "X1Y7/W250;X1Y7/W250/E838;1;X0Y7/E200;X0Y7/E200/E252;1;X2Y7/D6;X2Y7/D6/E202;1;X1Y13/X06;X1Y13/X06/S252;1;X1Y13/D0;X1Y13/D0/X06;1;X5Y7/B6;X5Y7/B6/X08;1;X2Y11/W220;X2Y11/W220/E818;1;X0Y11/W220;X0Y11/W220/W222;1;X1Y11/E220;X1Y11/E220/E222;1;X2Y11/X05;X2Y11/X05/E221;1;X2Y11/SEL0;X2Y11/SEL0/X05;1;X1Y7/S250;X1Y7/S250/E838;1;X1Y11/S250;X1Y11/S250/S252;1;X7Y9/S220;X7Y9/S220/S272;1;X7Y11/X03;X7Y11/X03/S222;1;X7Y11/B4;X7Y11/B4/X03;1;X6Y7/W830;X6Y7/W830/W131;1;X2Y7/S260;X2Y7/S260/W834;1;X2Y8/E260;X2Y8/E260/S261;1;X3Y8/C5;X3Y8/C5/E261;1;X6Y7/D5;X6Y7/D5/W270;1;X1Y12/D0;X1Y12/D0/N201;1;X1Y9/S250;X1Y9/S250/S252;1;X1Y11/N270;X1Y11/N270/W824;1;X1Y10/X06;X1Y10/X06/N271;1;X1Y10/C7;X1Y10/C7/X06;1;X7Y14/W270;X7Y14/W270/N131;1;X5Y14/W820;X5Y14/W820/W272;1;X2Y14/W100;X2Y14/W100/E828;1;X1Y14/N200;X1Y14/N200/W101;1;X1Y13/C7;X1Y13/C7/N201;1;X5Y7/X08;X5Y7/X08/W271;1;X5Y7/B5;X5Y7/B5/X08;1;X6Y7/W270;X6Y7/W270/W131;1;X7Y9/S820;X7Y9/S820/S272;1;X7Y13/W240;X7Y13/W240/S824;1;X5Y13/N240;X5Y13/N240/W242;1;X5Y12/X03;X5Y12/X03/N241;1;X5Y12/B5;X5Y12/B5/X03;1;X7Y7/S270;X7Y7/S270/F7;1;X7Y8/B6;X7Y8/B6/S271;1;X6Y11/N270;X6Y11/N270/W271;1;X6Y10/E270;X6Y10/E270/N271;1;X7Y10/X08;X7Y10/X08/E271;1;X7Y10/B6;X7Y10/B6/X08;1;X1Y11/S220;X1Y11/S220/W814;1;X1Y12/C6;X1Y12/C6/S221;1;X7Y11/W270;X7Y11/W270/S824;1;X5Y11/W820;X5Y11/W820/W272;1;X5Y13/W250;X5Y13/W250/W242;1;X3Y13/W200;X3Y13/W200/W252;1;X1Y13/N200;X1Y13/N200/W202;1;X7Y13/D6;X7Y13/D6/X04;1;X7Y13/X04;X7Y13/X04/N271;1;X7Y13/D7;X7Y13/D7/X04;1;X7Y7/S820;X7Y7/S820/F7;1;X7Y15/N130;X7Y15/N130/S828;1;X7Y14/N270;X7Y14/N270/N131;1;X7Y12/X02;X7Y12/X02/N272;1;X7Y12/D7;X7Y12/D7/X02;1;X7Y7/W130;X7Y7/W130/F7;1;X6Y7/S830;X6Y7/S830/W131;1;X6Y15/N260;X6Y15/N260/S838;1;X6Y13/N270;X6Y13/N270/N262;1;X6Y12/B4;X6Y12/B4/N271;1;X7Y7/F7;;1;X1Y10/C6;X1Y10/C6/X06;1;X7Y11/W220;X7Y11/W220/S222;1;X5Y11/W810;X5Y11/W810/W222;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_CE_LUT4_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10876 ] ,
          "attributes": {
            "ROUTING": "X5Y11/SEL2;X5Y11/SEL2/W261;1;X5Y8/SEL2;X5Y8/SEL2/W261;1;X6Y8/W260;X6Y8/W260/E130;1;X5Y8/SEL0;X5Y8/SEL0/W261;1;X5Y7/SEL0;X5Y7/SEL0/X06;1;X4Y10/W260;X4Y10/W260/W232;1;X6Y10/W230;X6Y10/W230/S232;1;X5Y10/B6;X5Y10/B6/W231;1;X4Y7/W240;X4Y7/W240/W212;1;X3Y7/N240;X3Y7/N240/W241;1;X3Y7/B4;X3Y7/B4/N240;1;X6Y11/E230;X6Y11/E230/S231;1;X7Y11/X02;X7Y11/X02/E231;1;X7Y11/C1;X7Y11/C1/X02;1;X6Y9/E250;X6Y9/E250/S111;1;X7Y9/S250;X7Y9/S250/E251;1;X7Y11/X04;X7Y11/X04/S252;1;X7Y11/B0;X7Y11/B0/X04;1;X6Y8/SN10;X6Y8/SN10/F3;1;X6Y7/W210;X6Y7/W210/N111;1;X5Y7/X06;X5Y7/X06/W211;1;X5Y7/SEL2;X5Y7/SEL2/X06;1;X6Y8/N230;X6Y8/N230/F3;1;X6Y7/X08;X6Y7/X08/N231;1;X6Y7/SEL0;X6Y7/SEL0/X08;1;X6Y11/S220;X6Y11/S220/S222;1;X6Y12/C7;X6Y12/C7/S221;1;X6Y11/X01;X6Y11/X01/S222;1;X6Y11/B4;X6Y11/B4/X01;1;X6Y8/B0;X6Y8/B0/F3;1;X6Y10/S260;X6Y10/S260/S232;1;X6Y11/W260;X6Y11/W260/S261;1;X5Y11/SEL0;X5Y11/SEL0/W261;1;X6Y10/S230;X6Y10/S230/S232;1;X4Y7/SEL0;X4Y7/SEL0/X08;1;X6Y9/S220;X6Y9/S220/S121;1;X6Y11/C5;X6Y11/C5/E230;1;X3Y8/SEL0;X3Y8/SEL0/X06;1;X6Y11/SEL2;X6Y11/SEL2/X05;1;X4Y8/W230;X4Y8/W230/W232;1;X3Y8/X06;X3Y8/X06/W231;1;X3Y8/SEL2;X3Y8/SEL2/X06;1;X6Y8/C6;X6Y8/C6/S230;1;X6Y7/SEL2;X6Y7/SEL2/X08;1;X4Y7/C5;X4Y7/C5/X08;1;X3Y10/SEL2;X3Y10/SEL2/W261;1;X4Y7/SEL2;X4Y7/SEL2/X08;1;X6Y8/S230;X6Y8/S230/F3;1;X6Y10/W260;X6Y10/W260/S261;1;X5Y10/C7;X5Y10/C7/W261;1;X4Y8/N230;X4Y8/N230/W232;1;X4Y7/X08;X4Y7/X08/N231;1;X4Y7/B4;X4Y7/B4/X08;1;X6Y8/E130;X6Y8/E130/F3;1;X6Y10/E260;X6Y10/E260/S261;1;X7Y10/S260;X7Y10/S260/E261;1;X7Y12/X05;X7Y12/X05/S262;1;X7Y12/C7;X7Y12/C7/X05;1;X6Y8/C1;X6Y8/C1/W230;1;X6Y11/X05;X6Y11/X05/S262;1;X6Y11/SEL0;X6Y11/SEL0/X05;1;X6Y10/B6;X6Y10/B6/X05;1;X6Y8/W230;X6Y8/W230/F3;1;X6Y7/C5;X6Y7/C5/N111;1;X3Y10/SEL0;X3Y10/SEL0/W261;1;X6Y7/W820;X6Y7/W820/N121;1;X1Y7/E270;X1Y7/E270/E828;1;X3Y7/X08;X3Y7/X08/E272;1;X3Y7/C5;X3Y7/C5/X08;1;X6Y8/F3;;1;X6Y8/SN20;X6Y8/SN20/F3;1;X6Y9/S260;X6Y9/S260/S121;1;X6Y10/X05;X6Y10/X05/S261;1;X6Y10/C7;X6Y10/C7/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10874 ] ,
          "attributes": {
            "ROUTING": "X8Y9/S230;X8Y9/S230/S232;1;X8Y10/W230;X8Y10/W230/S231;1;X7Y10/B7;X7Y10/B7/W231;1;X8Y7/S230;X8Y7/S230/S131;1;X8Y8/W230;X8Y8/W230/S231;1;X6Y8/B4;X6Y8/B4/W232;1;X7Y11/X08;X7Y11/X08/S232;1;X7Y11/B6;X7Y11/B6/X08;1;X6Y7/W230;X6Y7/W230/W232;1;X5Y7/B7;X5Y7/B7/W231;1;X6Y11/B7;X6Y11/B7/W231;1;X7Y7/S230;X7Y7/S230/W231;1;X7Y9/S230;X7Y9/S230/S232;1;X7Y11/W230;X7Y11/W230/S232;1;X6Y11/B6;X6Y11/B6/W231;1;X6Y7/B7;X6Y7/B7/W232;1;X8Y6/F3;;1;X8Y6/S130;X8Y6/S130/F3;1;X8Y7/W230;X8Y7/W230/S131;1;X6Y7/B5;X6Y7/B5/W232;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_7_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 10872 ] ,
          "attributes": {
            "ROUTING": "X5Y12/N830;X5Y12/N830/E131;1;X5Y8/E250;X5Y8/E250/N834;1;X6Y8/N250;X6Y8/N250/E251;1;X6Y7/X06;X6Y7/X06/N251;1;X6Y7/A5;X6Y7/A5/X06;1;X6Y8/A6;X6Y8/A6/W200;1;X4Y11/N200;X4Y11/N200/N101;1;X4Y10/X01;X4Y10/X01/N201;1;X4Y10/B3;X4Y10/B3/X01;1;X4Y7/W250;X4Y7/W250/N834;1;X2Y7/X08;X2Y7/X08/W252;1;X2Y7/B6;X2Y7/B6/X08;1;X5Y12/S270;X5Y12/S270/E131;1;X5Y13/B6;X5Y13/B6/S271;1;X3Y10/C5;X3Y10/C5/X06;1;X3Y10/C4;X3Y10/C4/X06;1;X4Y12/C7;X4Y12/C7/F4;1;X6Y8/W200;X6Y8/W200/N201;1;X3Y12/S250;X3Y12/S250/W111;1;X3Y13/B5;X3Y13/B5/S251;1;X6Y12/N250;X6Y12/N250/E251;1;X6Y10/N250;X6Y10/N250/N252;1;X6Y8/N200;X6Y8/N200/N252;1;X6Y7/C6;X6Y7/C6/N201;1;X4Y9/E200;X4Y9/E200/N202;1;X6Y9/N200;X6Y9/N200/E202;1;X4Y10/B2;X4Y10/B2/X01;1;X4Y11/N830;X4Y11/N830/N131;1;X4Y12/N130;X4Y12/N130/F4;1;X4Y12/E130;X4Y12/E130/F4;1;X4Y12/N100;X4Y12/N100/F4;1;X3Y10/C6;X3Y10/C6/X06;1;X3Y10/W230;X3Y10/W230/N232;1;X2Y10/N230;X2Y10/N230/W231;1;X2Y8/A5;X2Y8/A5/N232;1;X4Y12/EW10;X4Y12/EW10/F4;1;X5Y12/E250;X5Y12/E250/E111;1;X6Y12/A7;X6Y12/A7/E251;1;X4Y12/F4;;1;X4Y12/W130;X4Y12/W130/F4;1;X3Y12/N230;X3Y12/N230/W131;1;X3Y10/X06;X3Y10/X06/N232;1;X3Y10/C7;X3Y10/C7/X06;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10867 ] ,
          "attributes": {
            "ROUTING": "X3Y7/SEL2;X3Y7/SEL2/X07;1;X6Y7/F5;;1;X6Y7/W100;X6Y7/W100/F5;1;X5Y7/W240;X5Y7/W240/W101;1;X3Y7/X07;X3Y7/X07/W242;1;X3Y7/SEL0;X3Y7/SEL0/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10866 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10865 ] ,
          "attributes": {
            "ROUTING": "X3Y7/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[5]": {
          "hide_name": 0,
          "bits": [ 10861 ] ,
          "attributes": {
            "ROUTING": "X3Y8/W220;X3Y8/W220/W121;1;X1Y8/S220;X1Y8/S220/W222;1;X1Y10/E220;X1Y10/E220/S222;1;X2Y10/D0;X2Y10/D0/E221;1;X4Y8/W130;X4Y8/W130/F6;1;X3Y8/N230;X3Y8/N230/W131;1;X3Y7/X02;X3Y7/X02/N231;1;X3Y7/SEL1;X3Y7/SEL1/X02;1;X4Y8/S260;X4Y8/S260/F6;1;X4Y10/D4;X4Y10/D4/S262;1;X4Y8/F6;;1;X4Y8/EW20;X4Y8/EW20/F6;1;X3Y8/D4;X3Y8/D4/W121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10859 ] ,
          "attributes": {
            "ROUTING": "X3Y7/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10858 ] ,
          "attributes": {
            "ROUTING": "X3Y7/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10856 ] ,
          "attributes": {
            "ROUTING": "X3Y7/OF1;;1;X3Y7/E100;X3Y7/E100/OF1;1;X4Y7/E240;X4Y7/E240/E101;1;X6Y7/E250;X6Y7/E250/E242;1;X7Y7/A3;X7Y7/A3/E251;1;X7Y7/XD3;X7Y7/XD3/A3;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10853 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F4;;1;X8Y6/SN10;X8Y6/SN10/F4;1;X8Y7/W250;X8Y7/W250/S111;1;X7Y7/A6;X7Y7/A6/W251;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10851 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10849 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10848 ] ,
          "attributes": {
            "ROUTING": "X6Y6/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10846 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10845 ] ,
          "attributes": {
            "ROUTING": "X6Y6/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10843 ] ,
          "attributes": {
            "ROUTING": "X6Y6/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10841 ] ,
          "attributes": {
            "ROUTING": "X3Y8/W810;X3Y8/W810/W212;1;X4Y8/E100;X4Y8/E100/E818;1;X4Y8/C0;X4Y8/C0/E100;1;X7Y7/F6;;1;X7Y7/S100;X7Y7/S100/F6;1;X7Y8/W200;X7Y8/W200/S101;1;X5Y8/W210;X5Y8/W210/W202;1;X4Y8/X06;X4Y8/X06/W211;1;X4Y8/D1;X4Y8/D1/X06;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10840 ] ,
          "attributes": {
            "ROUTING": "X4Y8/B1;X4Y8/B1/S240;1;X6Y6/F4;;1;X6Y6/W240;X6Y6/W240/F4;1;X4Y6/S240;X4Y6/S240/W242;1;X4Y8/S240;X4Y8/S240/S242;1;X4Y8/B0;X4Y8/B0/S240;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10838 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10837 ] ,
          "attributes": {
            "ROUTING": "X4Y8/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10835 ] ,
          "attributes": {
            "ROUTING": "X4Y8/OF0;;1;X4Y8/N200;X4Y8/N200/OF0;1;X4Y6/N210;X4Y6/N210/N202;1;X4Y5/A5;X4Y5/A5/N211;1;X4Y5/XD5;X4Y5/XD5/A5;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0_LUT4_F_I1_ALU_SUM_COUT_ALU_CIN_COUT": {
          "hide_name": 0,
          "bits": [ 10832 ] ,
          "attributes": {
            "ROUTING": "X8Y6/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10830 ] ,
          "attributes": {
            "ROUTING": "X8Y6/F5;;1;X8Y6/W130;X8Y6/W130/F5;1;X7Y6/A5;X7Y6/A5/W131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10828 ] ,
          "attributes": {
            "ROUTING": "X6Y6/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10826 ] ,
          "attributes": {
            "ROUTING": "X7Y6/SN20;X7Y6/SN20/F5;1;X7Y5/W260;X7Y5/W260/N121;1;X5Y5/X07;X5Y5/X07/W262;1;X5Y5/D7;X5Y5/D7/X07;1;X7Y6/F5;;1;X7Y6/W130;X7Y6/W130/F5;1;X6Y6/N270;X6Y6/N270/W131;1;X6Y5/W270;X6Y5/W270/N271;1;X5Y5/X08;X5Y5/X08/W271;1;X5Y5/C6;X5Y5/C6/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10825 ] ,
          "attributes": {
            "ROUTING": "X5Y5/B7;X5Y5/B7/N251;1;X6Y6/F5;;1;X6Y6/W250;X6Y6/W250/F5;1;X5Y6/N250;X5Y6/N250/W251;1;X5Y5/B6;X5Y5/B6/N251;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10823 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10822 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10820 ] ,
          "attributes": {
            "ROUTING": "X5Y5/OF6;;1;X5Y5/E130;X5Y5/E130/OF6;1;X6Y5/B3;X6Y5/B3/E131;1;X6Y5/XD3;X6Y5/XD3/B3;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10817 ] ,
          "attributes": {
            "ROUTING": "X9Y6/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10815 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F0;;1;X9Y6/S100;X9Y6/S100/F0;1;X9Y7/W200;X9Y7/W200/S101;1;X7Y7/S200;X7Y7/S200/W202;1;X7Y7/A5;X7Y7/A5/S200;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10813 ] ,
          "attributes": {
            "ROUTING": "X7Y6/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10811 ] ,
          "attributes": {
            "ROUTING": "X4Y7/X05;X4Y7/X05/W201;1;X4Y7/C6;X4Y7/C6/X05;1;X7Y7/F5;;1;X7Y7/W250;X7Y7/W250/F5;1;X5Y7/W200;X5Y7/W200/W252;1;X4Y7/D7;X4Y7/D7/W201;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10810 ] ,
          "attributes": {
            "ROUTING": "X4Y7/B6;X4Y7/B6/W211;1;X7Y6/F0;;1;X7Y6/SN10;X7Y6/SN10/F0;1;X7Y7/W210;X7Y7/W210/S111;1;X5Y7/W210;X5Y7/W210/W212;1;X4Y7/B7;X4Y7/B7/W211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10808 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10807 ] ,
          "attributes": {
            "ROUTING": "X4Y7/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10805 ] ,
          "attributes": {
            "ROUTING": "X4Y7/OF6;;1;X4Y7/E130;X4Y7/E130/OF6;1;X5Y7/E230;X5Y7/E230/E131;1;X7Y7/B4;X7Y7/B4/E232;1;X7Y7/XD4;X7Y7/XD4/B4;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10789 ] ,
          "attributes": {
            "ROUTING": "X6Y13/C4;X6Y13/C4/E241;1;X7Y13/S230;X7Y13/S230/E231;1;X7Y13/C6;X7Y13/C6/S230;1;X1Y13/C3;X1Y13/C3/X04;1;X5Y5/C7;X5Y5/C7/N202;1;X4Y14/C4;X4Y14/C4/W241;1;X5Y13/W830;X5Y13/W830/S131;1;X2Y13/W260;X2Y13/W260/E838;1;X1Y13/C5;X1Y13/C5/W261;1;X3Y13/C2;X3Y13/C2/S241;1;X2Y10/B2;X2Y10/B2/W211;1;X6Y10/N230;X6Y10/N230/N232;1;X6Y8/B3;X6Y8/B3/N232;1;X5Y10/W200;X5Y10/W200/N201;1;X3Y10/D7;X3Y10/D7/W202;1;X5Y11/W800;X5Y11/W800/N101;1;X1Y11/N230;X1Y11/N230/W804;1;X5Y12/S130;X5Y12/S130/F4;1;X4Y13/C2;X4Y13/C2/S241;1;X5Y11/N200;X5Y11/N200/N101;1;X3Y10/D5;X3Y10/D5/N242;1;X5Y12/E130;X5Y12/E130/F4;1;X6Y12/B2;X6Y12/B2/E131;1;X1Y12/X04;X1Y12/X04/W252;1;X1Y12/C0;X1Y12/C0/X04;1;X5Y14/W240;X5Y14/W240/S242;1;X4Y14/C5;X4Y14/C5/W241;1;X4Y7/C7;X4Y7/C7/N202;1;X4Y9/N200;X4Y9/N200/W201;1;X5Y12/C3;X5Y12/C3/F4;1;X5Y12/S240;X5Y12/S240/F4;1;X5Y13/C3;X5Y13/C3/S241;1;X5Y5/W260;X5Y5/W260/N834;1;X4Y5/C1;X4Y5/C1/W261;1;X4Y8/C1;X4Y8/C1/N242;1;X1Y13/B4;X1Y13/B4/S251;1;X2Y10/X02;X2Y10/X02/W211;1;X1Y12/C3;X1Y12/C3/X04;1;X2Y10/C3;X2Y10/C3/X02;1;X1Y13/X04;X1Y13/X04/S251;1;X1Y10/X02;X1Y10/X02/N231;1;X1Y10/C1;X1Y10/C1/X02;1;X1Y11/C2;X1Y11/C2/N230;1;X4Y8/N250;X4Y8/N250/N252;1;X4Y6/N250;X4Y6/N250/N252;1;X4Y5/X04;X4Y5/X04/N251;1;X4Y5/C3;X4Y5/C3/X04;1;X3Y12/S240;X3Y12/S240/W242;1;X3Y13/C3;X3Y13/C3/S241;1;X5Y12/SN10;X5Y12/SN10/F4;1;X5Y11/C7;X5Y11/C7/N111;1;X3Y12/C3;X3Y12/C3/W242;1;X5Y11/N250;X5Y11/N250/N111;1;X5Y9/N830;X5Y9/N830/N252;1;X3Y7/W240;X3Y7/W240/N241;1;X3Y7/B2;X3Y7/B2/W240;1;X4Y10/N240;X4Y10/N240/N242;1;X2Y13/W240;X2Y13/W240/W242;1;X2Y13/B2;X2Y13/B2/W240;1;X6Y12/S230;X6Y12/S230/E131;1;X3Y12/C1;X3Y12/C1/W242;1;X6Y13/E230;X6Y13/E230/S231;1;X1Y13/C0;X1Y13/C0/W261;1;X5Y9/N200;X5Y9/N200/N202;1;X5Y7/N200;X5Y7/N200/N202;1;X5Y12/N100;X5Y12/N100/F4;1;X5Y11/B6;X5Y11/B6/N101;1;X3Y12/W250;X3Y12/W250/W242;1;X3Y12/B0;X3Y12/B0/W250;1;X5Y12/E240;X5Y12/E240/F4;1;X6Y12/C3;X6Y12/C3/E241;1;X3Y10/D6;X3Y10/D6/N242;1;X4Y12/N240;X4Y12/N240/W241;1;X4Y10/N250;X4Y10/N250/N242;1;X2Y13/W250;X2Y13/W250/E838;1;X3Y10/D4;X3Y10/D4/N242;1;X5Y13/C5;X5Y13/C5/S131;1;X2Y13/C1;X2Y13/C1/W242;1;X5Y13/E240;X5Y13/E240/S241;1;X7Y13/C7;X7Y13/C7/E242;1;X2Y13/B0;X2Y13/B0/W250;1;X5Y13/C4;X5Y13/C4/S131;1;X4Y13/W240;X4Y13/W240/S241;1;X5Y12/B2;X5Y12/B2/W240;1;X6Y12/N230;X6Y12/N230/E131;1;X1Y7/S240;X1Y7/S240/W242;1;X1Y8/C1;X1Y8/C1/S241;1;X3Y12/N240;X3Y12/N240/W242;1;X3Y10/N240;X3Y10/N240/N242;1;X3Y8/N240;X3Y8/N240/N242;1;X3Y7/X05;X3Y7/X05/N241;1;X3Y7/C7;X3Y7/C7/X05;1;X4Y12/S240;X4Y12/S240/W241;1;X5Y9/W200;X5Y9/W200/N202;1;X1Y12/S250;X1Y12/S250/W252;1;X1Y12/X08;X1Y12/X08/W252;1;X1Y12/C5;X1Y12/C5/X08;1;X5Y12/F4;;1;X5Y12/W240;X5Y12/W240/F4;1;X2Y13/C3;X2Y13/C3/W242;1;X3Y10/W210;X3Y10/W210/W202;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10786 ] ,
          "attributes": {
            "ROUTING": "X9Y6/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10785 ] ,
          "attributes": {
            "ROUTING": "X9Y6/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:261.30-261.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 10779 ] ,
          "attributes": {
            "ROUTING": "X6Y7/N100;X6Y7/N100/F6;1;X6Y6/B6;X6Y6/B6/N101;1;X6Y8/W250;X6Y8/W250/S111;1;X4Y8/S250;X4Y8/S250/W252;1;X4Y10/X06;X4Y10/X06/S252;1;X4Y10/SEL2;X4Y10/SEL2/X06;1;X7Y7/B5;X7Y7/B5/E131;1;X7Y6/B4;X7Y6/B4/E211;1;X6Y7/E130;X6Y7/E130/F6;1;X7Y7/B6;X7Y7/B6/E131;1;X6Y7/F6;;1;X6Y7/SN10;X6Y7/SN10/F6;1;X6Y6/E210;X6Y6/E210/N111;1;X7Y6/B5;X7Y6/B5/E211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 10777 ] ,
          "attributes": {
            "ROUTING": "X9Y6/F1;;1;X9Y6/EW10;X9Y6/EW10/F1;1;X8Y6/W250;X8Y6/W250/W111;1;X6Y6/A6;X6Y6/A6/W252;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10775 ] ,
          "attributes": {
            "ROUTING": "X7Y6/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10774 ] ,
          "attributes": {
            "ROUTING": "X7Y6/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:349.30-349.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 10772 ] ,
          "attributes": {
            "ROUTING": "X6Y6/W100;X6Y6/W100/F6;1;X5Y6/N240;X5Y6/N240/W101;1;X5Y5/W240;X5Y5/W240/N241;1;X4Y5/C2;X4Y5/C2/W241;1;X6Y6/F6;;1;X6Y6/N100;X6Y6/N100/F6;1;X6Y5/W200;X6Y5/W200/N101;1;X4Y5/D3;X4Y5/D3/W202;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10771 ] ,
          "attributes": {
            "ROUTING": "X4Y5/B3;X4Y5/B3/E211;1;X7Y6/F1;;1;X7Y6/W810;X7Y6/W810/F1;1;X3Y6/N210;X3Y6/N210/W814;1;X3Y5/E210;X3Y5/E210/N211;1;X4Y5/B2;X4Y5/B2/E211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 10762 ] ,
          "attributes": {
            "ROUTING": "X3Y10/X05;X3Y10/X05/S262;1;X3Y10/B6;X3Y10/B6/X05;1;X3Y7/A6;X3Y7/A6/X03;1;X3Y7/A2;X3Y7/A2/N251;1;X4Y8/W270;X4Y8/W270/W131;1;X3Y8/A4;X3Y8/A4/W271;1;X4Y8/A1;X4Y8/A1/W131;1;X4Y10/W230;X4Y10/W230/S232;1;X3Y10/B7;X3Y10/B7/W231;1;X3Y8/N250;X3Y8/N250/E838;1;X4Y8/X03;X4Y8/X03/W261;1;X4Y8/A0;X4Y8/A0/X03;1;X5Y8/E260;X5Y8/E260/F6;1;X6Y8/X07;X6Y8/X07/E261;1;X6Y8/A3;X6Y8/A3/X07;1;X4Y8/W830;X4Y8/W830/W131;1;X4Y6/N270;X4Y6/N270/N262;1;X4Y5/A2;X4Y5/A2/N271;1;X5Y5/A6;X5Y5/A6/X01;1;X4Y5/A1;X4Y5/A1/X01;1;X5Y8/C5;X5Y8/C5/F6;1;X4Y7/A6;X4Y7/A6/X03;1;X4Y5/X05;X4Y5/X05/W221;1;X4Y5/A3;X4Y5/A3/X05;1;X5Y8/W130;X5Y8/W130/F6;1;X4Y8/S230;X4Y8/S230/W131;1;X4Y10/A4;X4Y10/A4/S232;1;X3Y8/S260;X3Y8/S260/W262;1;X3Y10/X03;X3Y10/X03/S262;1;X3Y10/B5;X3Y10/B5/X03;1;X4Y8/N260;X4Y8/N260/W261;1;X4Y7/X03;X4Y7/X03/N261;1;X4Y7/A7;X4Y7/A7/X03;1;X3Y7/A7;X3Y7/A7/X03;1;X5Y5/W220;X5Y5/W220/N222;1;X4Y5/X01;X4Y5/X01/W221;1;X4Y5/A0;X4Y5/A0/X01;1;X3Y10/B4;X3Y10/B4/W231;1;X4Y8/B2;X4Y8/B2/X03;1;X5Y8/SN20;X5Y8/SN20/F6;1;X5Y7/N220;X5Y7/N220/N121;1;X5Y5/X01;X5Y5/X01/N222;1;X5Y5/A7;X5Y5/A7/X01;1;X5Y8/F6;;1;X5Y8/W260;X5Y8/W260/F6;1;X3Y8/N260;X3Y8/N260/W262;1;X3Y7/X03;X3Y7/X03/N261;1;X3Y7/A0;X3Y7/A0/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10759 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10758 ] ,
          "attributes": {
            "ROUTING": "X4Y5/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 10756 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF2;;1;X4Y5/E220;X4Y5/E220/OF2;1;X6Y5/D4;X6Y5/D4/E222;1;X6Y5/XD4;X6Y5/XD4/D4;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 10754 ] ,
          "attributes": {
            "ROUTING": "X4Y5/OF0;;1;X4Y5/E200;X4Y5/E200/OF0;1;X6Y5/D5;X6Y5/D5/E202;1;X6Y5/XD5;X6Y5/XD5/D5;1"
          }
        },
        "wb.master.count_reg_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10753 ] ,
          "attributes": {
            "ROUTING": "X7Y7/CE2;X7Y7/CE2/E271;1;X6Y5/W230;X6Y5/W230/N232;1;X4Y5/X06;X4Y5/X06/W232;1;X4Y5/CE2;X4Y5/CE2/X06;1;X6Y5/CE2;X6Y5/CE2/X06;1;X6Y7/N230;X6Y7/N230/N131;1;X6Y5/X06;X6Y5/X06/N232;1;X6Y5/CE1;X6Y5/CE1/X06;1;X6Y8/F6;;1;X6Y8/N130;X6Y8/N130/F6;1;X6Y7/E270;X6Y7/E270/N131;1;X7Y7/CE1;X7Y7/CE1/E271;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10750 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10748 ] ,
          "attributes": {
            "ROUTING": "X5Y4/C0;X5Y4/C0/X01;1;X6Y2/F0;;1;X6Y2/S200;X6Y2/S200/F0;1;X6Y4/W200;X6Y4/W200/S202;1;X5Y4/X01;X5Y4/X01/W201;1;X5Y4/C1;X5Y4/C1/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10746 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10745 ] ,
          "attributes": {
            "ROUTING": "X5Y4/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10740 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10739 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10735 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10734 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10732 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10731 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10727 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10726 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10722 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10721 ] ,
          "attributes": {
            "ROUTING": "X2Y5/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10719 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10718 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10716 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10715 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10711 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10710 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10706 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10705 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10703 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10702 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10698 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10697 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10693 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10692 ] ,
          "attributes": {
            "ROUTING": "X3Y5/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10690 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10689 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10687 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10686 ] ,
          "attributes": {
            "ROUTING": "X3Y5/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10684 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10683 ] ,
          "attributes": {
            "ROUTING": "X2Y5/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10680 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10678 ] ,
          "attributes": {
            "ROUTING": "X4Y2/B7;X4Y2/B7/F3;1;X4Y2/F3;;1;X4Y2/B6;X4Y2/B6/F3;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10676 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10675 ] ,
          "attributes": {
            "ROUTING": "X4Y2/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[22]": {
          "hide_name": 0,
          "bits": [ 10663 ] ,
          "attributes": {
            "ROUTING": "X4Y2/W240;X4Y2/W240/S101;1;X4Y2/B3;X4Y2/B3/W240;1;X4Y2/W800;X4Y2/W800/S101;1;X3Y2/S230;X3Y2/S230/E808;1;X3Y3/B1;X3Y3/B1/S231;1;X4Y1/Q4;;1;X4Y1/S100;X4Y1/S100/Q4;1;X4Y2/A6;X4Y2/A6/S101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 10662 ] ,
          "attributes": {
            "ROUTING": "X4Y2/OF6;;1;X4Y2/N260;X4Y2/N260/OF6;1;X4Y1/D4;X4Y1/D4/N261;1;X4Y1/XD4;X4Y1/XD4/D4;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_9_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10659 ] ,
          "attributes": {
            "ROUTING": "X3Y4/B4;X3Y4/B4/N271;1;X4Y2/F4;;1;X4Y2/EW20;X4Y2/EW20/F4;1;X3Y2/N820;X3Y2/N820/W121;1;X3Y5/N270;X3Y5/N270/S828;1;X3Y4/B5;X3Y4/B5/N271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10657 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_8_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10656 ] ,
          "attributes": {
            "ROUTING": "X3Y4/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[23]": {
          "hide_name": 0,
          "bits": [ 10644 ] ,
          "attributes": {
            "ROUTING": "X4Y4/N240;X4Y4/N240/Q4;1;X4Y2/N240;X4Y2/N240/N242;1;X4Y2/B4;X4Y2/B4/N240;1;X3Y4/N270;X3Y4/N270/W131;1;X3Y3/A1;X3Y3/A1/N271;1;X4Y4/Q4;;1;X4Y4/W130;X4Y4/W130/Q4;1;X3Y4/A4;X3Y4/A4/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 10643 ] ,
          "attributes": {
            "ROUTING": "X3Y4/OF4;;1;X3Y4/E240;X3Y4/E240/OF4;1;X4Y4/C4;X4Y4/C4/E241;1;X4Y4/XD4;X4Y4/XD4/C4;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10640 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10638 ] ,
          "attributes": {
            "ROUTING": "X3Y3/B3;X3Y3/B3/W211;1;X4Y2/F5;;1;X4Y2/SN10;X4Y2/SN10/F5;1;X4Y3/W210;X4Y3/W210/S111;1;X3Y3/B2;X3Y3/B2/W211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10636 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10635 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[24]": {
          "hide_name": 0,
          "bits": [ 10624 ] ,
          "attributes": {
            "ROUTING": "X5Y3/S130;X5Y3/S130/Q2;1;X5Y3/D6;X5Y3/D6/S130;1;X5Y3/EW10;X5Y3/EW10/Q2;1;X4Y3/N250;X4Y3/N250/W111;1;X4Y2/B5;X4Y2/B5/N251;1;X5Y3/Q2;;1;X5Y3/W810;X5Y3/W810/Q2;1;X2Y3/E100;X2Y3/E100/E818;1;X3Y3/E200;X3Y3/E200/E101;1;X3Y3/A2;X3Y3/A2/E200;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 10623 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF2;;1;X3Y3/E220;X3Y3/E220/OF2;1;X5Y3/D2;X5Y3/D2/E222;1;X5Y3/XD2;X5Y3/XD2/D2;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10620 ] ,
          "attributes": {
            "ROUTING": "X5Y2/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10618 ] ,
          "attributes": {
            "ROUTING": "X4Y4/B0;X4Y4/B0/S240;1;X4Y4/B1;X4Y4/B1/S240;1;X5Y2/W100;X5Y2/W100/F0;1;X4Y2/S240;X4Y2/S240/W101;1;X4Y4/S240;X4Y4/S240/S242;1;X5Y2/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10616 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10615 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[25]": {
          "hide_name": 0,
          "bits": [ 10604 ] ,
          "attributes": {
            "ROUTING": "X5Y4/N220;X5Y4/N220/Q2;1;X5Y3/C6;X5Y3/C6/N221;1;X5Y4/W130;X5Y4/W130/Q2;1;X4Y4/A0;X4Y4/A0/W131;1;X5Y4/Q2;;1;X5Y4/N130;X5Y4/N130/Q2;1;X5Y3/N230;X5Y3/N230/N131;1;X5Y2/B0;X5Y2/B0/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 10603 ] ,
          "attributes": {
            "ROUTING": "X4Y4/OF0;;1;X4Y4/E200;X4Y4/E200/OF0;1;X5Y4/D2;X5Y4/D2/E201;1;X5Y4/XD2;X5Y4/XD2/D2;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_6_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10600 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10598 ] ,
          "attributes": {
            "ROUTING": "X5Y3/B0;X5Y3/B0/S211;1;X5Y2/F1;;1;X5Y2/S210;X5Y2/S210/F1;1;X5Y3/B1;X5Y3/B1/S211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10596 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10595 ] ,
          "attributes": {
            "ROUTING": "X5Y3/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[26]": {
          "hide_name": 0,
          "bits": [ 10584 ] ,
          "attributes": {
            "ROUTING": "X6Y3/EW10;X6Y3/EW10/Q1;1;X5Y3/B6;X5Y3/B6/W111;1;X6Y3/N130;X6Y3/N130/Q1;1;X6Y2/W230;X6Y2/W230/N131;1;X5Y2/B1;X5Y2/B1/W231;1;X6Y3/Q1;;1;X6Y3/W130;X6Y3/W130/Q1;1;X5Y3/A0;X5Y3/A0/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 10583 ] ,
          "attributes": {
            "ROUTING": "X5Y3/OF0;;1;X5Y3/E100;X5Y3/E100/OF0;1;X6Y3/D1;X6Y3/D1/E101;1;X6Y3/XD1;X6Y3/XD1/D1;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_5_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10580 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10578 ] ,
          "attributes": {
            "ROUTING": "X4Y3/B0;X4Y3/B0/S211;1;X5Y2/EW10;X5Y2/EW10/F2;1;X4Y2/S210;X4Y2/S210/W111;1;X5Y2/F2;;1;X4Y3/B1;X4Y3/B1/S211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10576 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10575 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[27]": {
          "hide_name": 0,
          "bits": [ 10564 ] ,
          "attributes": {
            "ROUTING": "X5Y3/X03;X5Y3/X03/Q4;1;X5Y3/A6;X5Y3/A6/X03;1;X5Y3/W130;X5Y3/W130/Q4;1;X4Y3/A0;X4Y3/A0/W131;1;X5Y3/N130;X5Y3/N130/Q4;1;X5Y2/B2;X5Y2/B2/N131;1;X5Y3/Q4;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 10563 ] ,
          "attributes": {
            "ROUTING": "X4Y3/OF0;;1;X4Y3/E100;X4Y3/E100/OF0;1;X5Y3/D4;X5Y3/D4/E101;1;X5Y3/XD4;X5Y3/XD4/D4;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_4_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10560 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10558 ] ,
          "attributes": {
            "ROUTING": "X4Y3/C2;X4Y3/C2/W261;1;X5Y2/F3;;1;X5Y2/SN20;X5Y2/SN20/F3;1;X5Y3/W260;X5Y3/W260/S121;1;X4Y3/C3;X4Y3/C3/W261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10556 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10555 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3[4]": {
          "hide_name": 0,
          "bits": [ 10551 ] ,
          "attributes": {
            "ROUTING": "X3Y8/E100;X3Y8/E100/F7;1;X4Y8/S200;X4Y8/S200/E101;1;X4Y10/X05;X4Y10/X05/S202;1;X4Y10/SEL6;X4Y10/SEL6/X05;1;X2Y10/SEL4;X2Y10/SEL4/X08;1;X3Y8/W130;X3Y8/W130/F7;1;X2Y8/S230;X2Y8/S230/W131;1;X3Y8/F7;;1;X2Y10/X08;X2Y10/X08/S232;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10550 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10549 ] ,
          "attributes": {
            "ROUTING": "X4Y10/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_5_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10546 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10545 ] ,
          "attributes": {
            "ROUTING": "X6Y5/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_5_I1": {
          "hide_name": 0,
          "bits": [ 10543 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F1;;1;X6Y5/W810;X6Y5/W810/F1;1;X1Y5/N210;X1Y5/N210/E818;1;X1Y4/E210;X1Y4/E210/N211;1;X2Y4/B5;X2Y4/B5/E211;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 10542 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10540 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10538 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10535 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10533 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10532 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10530 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10529 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10527 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10526 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10524 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_I1": {
          "hide_name": 0,
          "bits": [ 10523 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F7;;1;X1Y5/N100;X1Y5/N100/F7;1;X1Y4/B5;X1Y4/B5/N101;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10522 ] ,
          "attributes": {
            "ROUTING": "X1Y4/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1": {
          "hide_name": 0,
          "bits": [ 10520 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F2;;1;X5Y5/W810;X5Y5/W810/F2;1;X2Y5/N210;X2Y5/N210/E818;1;X2Y4/B0;X2Y4/B0/N211;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_CIN": {
          "hide_name": 0,
          "bits": [ 10519 ] ,
          "attributes": {
            "ROUTING": "X2Y4/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10517 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_I1": {
          "hide_name": 0,
          "bits": [ 10515 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F3;;1;X5Y5/W800;X5Y5/W800/F3;1;X2Y5/N230;X2Y5/N230/E808;1;X2Y4/B1;X2Y4/B1/N231;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 10514 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10512 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_I1": {
          "hide_name": 0,
          "bits": [ 10510 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F4;;1;X5Y5/SN10;X5Y5/SN10/F4;1;X5Y4/W210;X5Y4/W210/N111;1;X3Y4/W210;X3Y4/W210/W212;1;X2Y4/B2;X2Y4/B2/W211;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 10509 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10507 ] ,
          "attributes": {
            "ROUTING": "X6Y5/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10506 ] ,
          "attributes": {
            "ROUTING": "X5Y5/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:259.52-259.78|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1_I1": {
          "hide_name": 0,
          "bits": [ 10504 ] ,
          "attributes": {
            "ROUTING": "X5Y5/F5;;1;X5Y5/N130;X5Y5/N130/F5;1;X5Y4/W830;X5Y4/W830/N131;1;X2Y4/S250;X2Y4/S250/E838;1;X2Y4/B3;X2Y4/B3/S250;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_2_COUT": {
          "hide_name": 0,
          "bits": [ 10503 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 10501 ] ,
          "attributes": {
            "ROUTING": "X6Y5/F0;;1;X6Y5/W800;X6Y5/W800/F0;1;X2Y5/N200;X2Y5/N200/W804;1;X2Y4/X01;X2Y4/X01/N201;1;X2Y4/B4;X2Y4/B4/X01;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10500 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM_ALU_SUM_1_COUT": {
          "hide_name": 0,
          "bits": [ 10499 ] ,
          "attributes": {
            "ROUTING": "X2Y4/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:0.0-0.0|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10497 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10495 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10493 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg[2]": {
          "hide_name": 0,
          "bits": [ 10492 ] ,
          "attributes": {
            "ROUTING": "X5Y6/N230;X5Y6/N230/W232;1;X5Y5/X02;X5Y5/X02/N231;1;X5Y5/A2;X5Y5/A2/X02;1;X7Y7/W800;X7Y7/W800/Q3;1;X6Y6/B3;X6Y6/B3/W231;1;X0Y7/E230;X0Y7/E230/E808;1;X1Y7/B3;X1Y7/B3/E231;1;X7Y5/N230;X7Y5/N230/N232;1;X7Y4/W230;X7Y4/W230/N231;1;X5Y4/W800;X5Y4/W800/W232;1;X2Y4/E230;X2Y4/E230/E808;1;X3Y4/B3;X3Y4/B3/E231;1;X7Y6/W230;X7Y6/W230/N231;1;X5Y6/W230;X5Y6/W230/W232;1;X4Y6/N230;X4Y6/N230/W231;1;X4Y5/X08;X4Y5/X08/N231;1;X4Y5/B6;X4Y5/B6/X08;1;X7Y7/Q3;;1;X7Y7/N230;X7Y7/N230/Q3;1;X7Y6/E230;X7Y6/E230/N231;1;X8Y6/X02;X8Y6/X02/E231;1;X8Y6/A3;X8Y6/A3/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master count_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10490 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10488 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg[3]": {
          "hide_name": 0,
          "bits": [ 10487 ] ,
          "attributes": {
            "ROUTING": "X4Y5/N100;X4Y5/N100/Q5;1;X4Y5/W200;X4Y5/W200/N100;1;X4Y5/A6;X4Y5/A6/W200;1;X4Y5/E250;X4Y5/E250/Q5;1;X5Y5/A3;X5Y5/A3/E251;1;X4Y5/S130;X4Y5/S130/Q5;1;X4Y6/E230;X4Y6/E230/S131;1;X6Y6/B4;X6Y6/B4/E232;1;X5Y5/E220;X5Y5/E220/E121;1;X7Y5/E220;X7Y5/E220/E222;1;X8Y5/S220;X8Y5/S220/E221;1;X8Y6/X07;X8Y6/X07/S221;1;X8Y6/A4;X8Y6/A4/X07;1;X4Y5/EW20;X4Y5/EW20/Q5;1;X3Y5/W220;X3Y5/W220/W121;1;X1Y5/S220;X1Y5/S220/W222;1;X1Y7/X01;X1Y7/X01/S222;1;X1Y7/B4;X1Y7/B4/X01;1;X4Y5/Q5;;1;X4Y5/N130;X4Y5/N130/Q5;1;X4Y4/W270;X4Y4/W270/N131;1;X3Y4/A3;X3Y4/A3/W271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master count_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10485 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10483 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg[4]": {
          "hide_name": 0,
          "bits": [ 10482 ] ,
          "attributes": {
            "ROUTING": "X6Y5/E230;X6Y5/E230/Q3;1;X8Y5/S230;X8Y5/S230/E232;1;X8Y6/A5;X8Y6/A5/S231;1;X6Y6/B5;X6Y6/B5/S121;1;X5Y5/W200;X5Y5/W200/W101;1;X4Y5/D4;X4Y5/D4/W201;1;X6Y5/W100;X6Y5/W100/Q3;1;X5Y5/S200;X5Y5/S200/W101;1;X5Y5/A4;X5Y5/A4/S200;1;X6Y5/Q3;;1;X6Y5/SN20;X6Y5/SN20/Q3;1;X6Y6/W820;X6Y6/W820/S121;1;X1Y6/S270;X1Y6/S270/E828;1;X1Y7/B5;X1Y7/B5/S271;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:146.11-146.20",
            "hdlname": "wb master count_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10481 ] ,
          "attributes": {
            "ROUTING": "X1Y7/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10479 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg[5]": {
          "hide_name": 0,
          "bits": [ 10478 ] ,
          "attributes": {
            "ROUTING": "X7Y6/W270;X7Y6/W270/N131;1;X5Y6/W220;X5Y6/W220/W272;1;X4Y6/N220;X4Y6/N220/W221;1;X4Y5/C4;X4Y5/C4/N221;1;X7Y7/W820;X7Y7/W820/Q4;1;X0Y7/E130;X0Y7/E130/E828;1;X1Y7/E230;X1Y7/E230/E131;1;X2Y7/B0;X2Y7/B0/E231;1;X7Y7/N100;X7Y7/N100/Q4;1;X7Y6/E200;X7Y6/E200/N101;1;X9Y6/N200;X9Y6/N200/E202;1;X9Y6/A0;X9Y6/A0/N200;1;X7Y6/N270;X7Y6/N270/N131;1;X7Y5/W270;X7Y5/W270/N271;1;X5Y5/A5;X5Y5/A5/W272;1;X7Y7/Q4;;1;X7Y7/N130;X7Y7/N130/Q4;1;X7Y6/B0;X7Y6/B0/N131;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:146.11-146.20",
            "hdlname": "wb master count_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10477 ] ,
          "attributes": {
            "ROUTING": "X2Y7/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10475 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg[6]": {
          "hide_name": 0,
          "bits": [ 10474 ] ,
          "attributes": {
            "ROUTING": "X6Y5/W240;X6Y5/W240/Q4;1;X4Y5/N240;X4Y5/N240/W242;1;X4Y5/B4;X4Y5/B4/N240;1;X7Y6/X05;X7Y6/X05/E201;1;X7Y6/B1;X7Y6/B1/X05;1;X6Y6/S200;X6Y6/S200/S101;1;X6Y7/W200;X6Y7/W200/S201;1;X4Y7/W210;X4Y7/W210/W202;1;X2Y7/B1;X2Y7/B1/W212;1;X6Y5/S100;X6Y5/S100/Q4;1;X6Y6/E200;X6Y6/E200/S101;1;X8Y6/E200;X8Y6/E200/E202;1;X9Y6/X01;X9Y6/X01/E201;1;X9Y6/A1;X9Y6/A1/X01;1;X6Y5/Q4;;1;X6Y5/X03;X6Y5/X03/Q4;1;X6Y5/A0;X6Y5/A0/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:146.11-146.20",
            "hdlname": "wb master count_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10473 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10471 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.count_reg[7]": {
          "hide_name": 0,
          "bits": [ 10470 ] ,
          "attributes": {
            "ROUTING": "X7Y5/S210;X7Y5/S210/E111;1;X7Y6/B2;X7Y6/B2/S211;1;X6Y5/N100;X6Y5/N100/Q5;1;X6Y5/A1;X6Y5/A1/N100;1;X7Y5/E250;X7Y5/E250/E111;1;X9Y5/S250;X9Y5/S250/E252;1;X9Y6/A2;X9Y6/A2/S251;1;X4Y5/A4;X4Y5/A4/W251;1;X6Y5/Q5;;1;X6Y5/EW10;X6Y5/EW10/Q5;1;X5Y5/W250;X5Y5/W250/W111;1;X3Y5/S250;X3Y5/S250/W252;1;X3Y7/W250;X3Y7/W250/S252;1;X2Y7/X04;X2Y7/X04/W251;1;X2Y7/B2;X2Y7/B2/X04;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:146.11-146.20",
            "hdlname": "wb master count_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 10469 ] ,
          "attributes": {
            "ROUTING": "X2Y7/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 10467 ] ,
          "attributes": {
            "ROUTING": "X2Y7/F3;;1;X2Y7/E230;X2Y7/E230/F3;1;X4Y7/S230;X4Y7/S230/E232;1;X4Y8/A4;X4Y8/A4/S231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:256.21-256.49|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg[0]": {
          "hide_name": 0,
          "bits": [ 10464 ] ,
          "attributes": {
            "ROUTING": "X4Y9/S250;X4Y9/S250/S111;1;X4Y10/B6;X4Y10/B6/S251;1;X4Y8/Q3;;1;X4Y8/SN10;X4Y8/SN10/Q3;1;X4Y9/S210;X4Y9/S210/S111;1;X4Y11/S210;X4Y11/S210/S212;1;X4Y12/X08;X4Y12/X08/S211;1;X4Y12/B7;X4Y12/B7/X08;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:149.26-149.34",
            "hdlname": "wb master addr_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 10463 ] ,
          "attributes": {
            "ROUTING": "X4Y10/OF6;;1;X4Y10/SN20;X4Y10/SN20/OF6;1;X4Y9/N260;X4Y9/N260/N121;1;X4Y8/C3;X4Y8/C3/N261;1;X4Y8/XD3;X4Y8/XD3/C3;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_8_D_LUT4_F_I3_MUX2_LUT5_O_S0_LUT3_I2_F[4]": {
          "hide_name": 0,
          "bits": [ 10445 ] ,
          "attributes": {
            "ROUTING": "X2Y13/SEL2;X2Y13/SEL2/W261;1;X3Y13/W260;X3Y13/W260/S262;1;X3Y13/W220;X3Y13/W220/S222;1;X1Y13/X05;X1Y13/X05/W222;1;X1Y13/SEL4;X1Y13/SEL4/X05;1;X6Y7/SEL1;X6Y7/SEL1/X03;1;X3Y11/S260;X3Y11/S260/S262;1;X4Y11/S270;X4Y11/S270/S262;1;X2Y13/SEL0;X2Y13/SEL0/W261;1;X4Y13/B5;X4Y13/B5/S272;1;X2Y8/SEL0;X2Y8/SEL0/W262;1;X3Y11/S220;X3Y11/S220/S272;1;X3Y12/X07;X3Y12/X07/S221;1;X3Y12/SEL0;X3Y12/SEL0/X07;1;X5Y7/SEL1;X5Y7/SEL1/X03;1;X4Y8/W260;X4Y8/W260/S261;1;X5Y11/SEL6;X5Y11/SEL6/E261;1;X3Y12/X03;X3Y12/X03/W261;1;X3Y12/B2;X3Y12/B2/X03;1;X5Y10/E270;X5Y10/E270/S271;1;X6Y10/X08;X6Y10/X08/E271;1;X6Y10/SEL6;X6Y10/SEL6/X08;1;X4Y12/W260;X4Y12/W260/S261;1;X4Y8/E260;X4Y8/E260/S261;1;X4Y10/D6;X4Y10/D6/S261;1;X6Y8/SEL0;X6Y8/SEL0/E262;1;X7Y11/SEL0;X7Y11/SEL0/E261;1;X3Y9/S270;X3Y9/S270/S272;1;X5Y7/X03;X5Y7/X03/E261;1;X4Y7/SEL1;X4Y7/SEL1/S262;1;X5Y11/S220;X5Y11/S220/S272;1;X5Y12/X07;X5Y12/X07/S221;1;X5Y12/SEL2;X5Y12/SEL2/X07;1;X2Y10/X06;X2Y10/X06/S271;1;X2Y10/SEL2;X2Y10/SEL2/X06;1;X3Y9/W270;X3Y9/W270/S272;1;X2Y9/S270;X2Y9/S270/W271;1;X2Y10/X04;X2Y10/X04/S271;1;X2Y10/D6;X2Y10/D6/X04;1;X5Y8/X04;X5Y8/X04/S271;1;X5Y8/SEL1;X5Y8/SEL1/X04;1;X3Y9/S260;X3Y9/S260/W261;1;X3Y10/SEL1;X3Y10/SEL1/S261;1;X4Y9/W260;X4Y9/W260/S262;1;X6Y7/X03;X6Y7/X03/E262;1;X6Y11/X08;X6Y11/X08/E271;1;X6Y11/SEL4;X6Y11/SEL4/X08;1;X4Y11/E260;X4Y11/E260/S262;1;X6Y11/E260;X6Y11/E260/E262;1;X4Y10/E260;X4Y10/E260/S261;1;X5Y10/SEL6;X5Y10/SEL6/E261;1;X3Y7/X06;X3Y7/X06/S272;1;X3Y7/SEL4;X3Y7/SEL4/X06;1;X6Y11/S270;X6Y11/S270/E271;1;X6Y12/X06;X6Y12/X06/S271;1;X6Y12/SEL2;X6Y12/SEL2/X06;1;X5Y11/E270;X5Y11/E270/S272;1;X6Y11/X04;X6Y11/X04/E271;1;X6Y11/SEL1;X6Y11/SEL1/X04;1;X4Y7/E260;X4Y7/E260/S262;1;X6Y7/E260;X6Y7/E260/E262;1;X7Y7/C7;X7Y7/C7/E261;1;X4Y7/S260;X4Y7/S260/S262;1;X4Y9/S260;X4Y9/S260/S262;1;X4Y11/S260;X4Y11/S260/S262;1;X4Y12/D7;X4Y12/D7/S261;1;X5Y7/S270;X5Y7/S270/S272;1;X5Y9/S270;X5Y9/S270/S272;1;X5Y11/X02;X5Y11/X02/S272;1;X5Y11/SEL1;X5Y11/SEL1/X02;1;X4Y5/S260;X4Y5/S260/F6;1;X4Y7/X07;X4Y7/X07/S262;1;X4Y7/SEL4;X4Y7/SEL4/X07;1;X4Y5/W130;X4Y5/W130/F6;1;X3Y5/S270;X3Y5/S270/W131;1;X3Y7/S270;X3Y7/S270/S272;1;X3Y8/X04;X3Y8/X04/S271;1;X3Y8/SEL1;X3Y8/SEL1/X04;1;X4Y5/F6;;1;X4Y5/E130;X4Y5/E130/F6;1;X5Y5/S270;X5Y5/S270/E131;1;X5Y7/E270;X5Y7/E270/S272;1;X6Y7/N270;X6Y7/N270/E271;1;X6Y7/D6;X6Y7/D6/N270;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_14_D_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 10442 ] ,
          "attributes": {
            "ROUTING": "X2Y11/X07;X2Y11/X07/F6;1;X2Y11/SEL2;X2Y11/SEL2/X07;1;X2Y11/F6;;1;X2Y11/N260;X2Y11/N260/F6;1;X2Y10/X05;X2Y10/X05/N261;1;X2Y10/SEL6;X2Y10/SEL6/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_30_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10441 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_30_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10440 ] ,
          "attributes": {
            "ROUTING": "X2Y10/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg[1]": {
          "hide_name": 0,
          "bits": [ 10438 ] ,
          "attributes": {
            "ROUTING": "X2Y8/N200;X2Y8/N200/N252;1;X2Y7/W200;X2Y7/W200/N201;1;X2Y7/A6;X2Y7/A6/W200;1;X4Y12/Q5;;1;X4Y12/N250;X4Y12/N250/Q5;1;X4Y10/W250;X4Y10/W250/N252;1;X2Y10/N250;X2Y10/N250/W252;1;X2Y10/B6;X2Y10/B6/N250;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:149.26-149.34",
            "hdlname": "wb master addr_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 10437 ] ,
          "attributes": {
            "ROUTING": "X2Y10/OF6;;1;X2Y10/E130;X2Y10/E130/OF6;1;X3Y10/W830;X3Y10/W830/E131;1;X4Y10/S250;X4Y10/S250/E838;1;X4Y12/B5;X4Y12/B5/S252;1;X4Y12/XD5;X4Y12/XD5/B5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE[1]": {
          "hide_name": 0,
          "bits": [ 10436 ] ,
          "attributes": {
            "ROUTING": "X4Y12/E270;X4Y12/E270/S824;1;X6Y12/X04;X6Y12/X04/E272;1;X6Y12/D7;X6Y12/D7/X04;1;X4Y8/X07;X4Y8/X07/F4;1;X4Y8/CE1;X4Y8/CE1/X07;1;X4Y8/S820;X4Y8/S820/F4;1;X4Y12/W820;X4Y12/W820/S824;1;X3Y12/E270;X3Y12/E270/E828;1;X4Y12/CE2;X4Y12/CE2/E271;1;X4Y8/F4;;1;X4Y8/N130;X4Y8/N130/F4;1;X4Y7/N270;X4Y7/N270/N131;1;X4Y5/B7;X4Y5/B7/N272;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_adr_o[28]": {
          "hide_name": 0,
          "bits": [ 10423 ] ,
          "attributes": {
            "ROUTING": "X5Y3/W210;X5Y3/W210/N111;1;X4Y3/N210;X4Y3/N210/W211;1;X4Y3/A2;X4Y3/A2/N210;1;X5Y4/SN10;X5Y4/SN10/Q5;1;X5Y3/N210;X5Y3/N210/N111;1;X5Y2/B3;X5Y2/B3/N211;1;X5Y4/Q5;;1;X5Y4/EW20;X5Y4/EW20/Q5;1;X4Y4/W220;X4Y4/W220/W121;1;X3Y4/D1;X3Y4/D1/W221;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 10422 ] ,
          "attributes": {
            "ROUTING": "X4Y3/OF2;;1;X4Y3/E220;X4Y3/E220/OF2;1;X5Y3/S220;X5Y3/S220/E221;1;X5Y4/C5;X5Y4/C5/S221;1;X5Y4/XD5;X5Y4/XD5/C5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10417 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10416 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10412 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10411 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10409 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10408 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10404 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10403 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10399 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10398 ] ,
          "attributes": {
            "ROUTING": "X4Y6/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10396 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10395 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10393 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10392 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10388 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10387 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10383 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10382 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10380 ] ,
          "attributes": {
            "ROUTING": "X5Y6/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10379 ] ,
          "attributes": {
            "ROUTING": "X5Y6/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10375 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10374 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10370 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10369 ] ,
          "attributes": {
            "ROUTING": "X5Y6/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10367 ] ,
          "attributes": {
            "ROUTING": "X5Y6/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10366 ] ,
          "attributes": {
            "ROUTING": "X5Y6/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10364 ] ,
          "attributes": {
            "ROUTING": "X5Y6/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10363 ] ,
          "attributes": {
            "ROUTING": "X5Y6/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10361 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10360 ] ,
          "attributes": {
            "ROUTING": "X4Y6/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10358 ] ,
          "attributes": {
            "ROUTING": "X6Y2/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10356 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_3_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10355 ] ,
          "attributes": {
            "ROUTING": "X5Y2/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10353 ] ,
          "attributes": {
            "ROUTING": "X4Y4/C2;X4Y4/C2/N230;1;X5Y2/F4;;1;X5Y2/S130;X5Y2/S130/F4;1;X5Y3/S230;X5Y3/S230/S131;1;X5Y4/W230;X5Y4/W230/S231;1;X4Y4/N230;X4Y4/N230/W231;1;X4Y4/C3;X4Y4/C3/N230;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10351 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10350 ] ,
          "attributes": {
            "ROUTING": "X4Y4/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.count_reg_DFFE_Q_5_D_MUX2_LUT6_O_I0_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 10345 ] ,
          "attributes": {
            "ROUTING": "X3Y8/E220;X3Y8/E220/N814;1;X4Y8/D7;X4Y8/D7/E221;1;X4Y10/B4;X4Y10/B4/X08;1;X4Y12/N210;X4Y12/N210/E111;1;X4Y10/X08;X4Y10/X08/N212;1;X4Y10/SEL0;X4Y10/SEL0/X08;1;X3Y12/N810;X3Y12/N810/F2;1;X3Y4/S220;X3Y4/S220/N818;1;X3Y6/S220;X3Y6/S220/S222;1;X3Y7/D2;X3Y7/D2/S221;1;X3Y12/F2;;1;X2Y10/W250;X2Y10/W250/N252;1;X3Y12/EW10;X3Y12/EW10/F2;1;X2Y12/N250;X2Y12/N250/W111;1;X2Y10/B0;X2Y10/B0/W250;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 10342 ] ,
          "attributes": {
            "ROUTING": "X5Y8/W800;X5Y8/W800/W101;1;X2Y8/E100;X2Y8/E100/E808;1;X2Y8/N220;X2Y8/N220/E100;1;X2Y7/X07;X2Y7/X07/N221;1;X2Y7/SEL4;X2Y7/SEL4/X07;1;X5Y8/W240;X5Y8/W240/W101;1;X4Y8/C7;X4Y8/C7/W241;1;X6Y8/W130;X6Y8/W130/F5;1;X5Y8/W230;X5Y8/W230/W131;1;X4Y8/B6;X4Y8/B6/W231;1;X4Y10/X03;X4Y10/X03/W241;1;X4Y10/D0;X4Y10/D0/X03;1;X6Y8/F5;;1;X6Y8/W100;X6Y8/W100/F5;1;X5Y8/S240;X5Y8/S240/W101;1;X5Y10/W240;X5Y10/W240/S242;1;X3Y10/S240;X3Y10/S240/W242;1;X3Y11/SEL7;X3Y11/SEL7/S241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2[0]": {
          "hide_name": 0,
          "bits": [ 10339 ] ,
          "attributes": {
            "ROUTING": "X3Y11/D4;X3Y11/D4/E221;1;X3Y11/D1;X3Y11/D1/E221;1;X3Y11/D0;X3Y11/D0/E221;1;X3Y8/W250;X3Y8/W250/W252;1;X2Y8/N250;X2Y8/N250/W251;1;X2Y7/X06;X2Y7/X06/N251;1;X2Y7/A5;X2Y7/A5/X06;1;X5Y10/W810;X5Y10/W810/W212;1;X2Y10/S220;X2Y10/S220/E818;1;X2Y11/E220;X2Y11/E220/S221;1;X3Y11/D5;X3Y11/D5/E221;1;X7Y12/S130;X7Y12/S130/Q1;1;X7Y12/N250;X7Y12/N250/S130;1;X7Y12/B7;X7Y12/B7/N250;1;X7Y10/W210;X7Y10/W210/N212;1;X5Y10/X02;X5Y10/X02/W212;1;X5Y10/A1;X5Y10/A1/X02;1;X4Y8/A5;X4Y8/A5/W251;1;X7Y12/Q1;;1;X7Y12/N210;X7Y12/N210/Q1;1;X7Y10/N240;X7Y10/N240/N212;1;X7Y8/W240;X7Y8/W240/N242;1;X5Y8/W250;X5Y8/W250/W242;1;X4Y8/A7;X4Y8/A7/W251;1",
            "hdlname": "wb master ptr_reg",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.count_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0_LUT3_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 10331 ] ,
          "attributes": {
            "ROUTING": "X4Y8/E130;X4Y8/E130/F7;1;X5Y8/S230;X5Y8/S230/E131;1;X5Y10/S260;X5Y10/S260/S232;1;X5Y11/X05;X5Y11/X05/S261;1;X5Y11/SEL4;X5Y11/SEL4/X05;1;X4Y8/X08;X4Y8/X08/F7;1;X4Y8/SEL0;X4Y8/SEL0/X08;1;X4Y5/E260;X4Y5/E260/N262;1;X5Y5/SEL6;X5Y5/SEL6/E261;1;X4Y8/N270;X4Y8/N270/F7;1;X4Y7/X06;X4Y7/X06/N271;1;X4Y7/SEL6;X4Y7/SEL6/X06;1;X3Y8/S240;X3Y8/S240/W101;1;X4Y8/W100;X4Y8/W100/F7;1;X3Y10/X01;X3Y10/X01/S242;1;X3Y10/SEL5;X3Y10/SEL5/X01;1;X4Y5/SEL2;X4Y5/SEL2/X07;1;X4Y7/W260;X4Y7/W260/N121;1;X3Y7/SEL6;X3Y7/SEL6/W261;1;X4Y8/F7;;1;X4Y8/SN20;X4Y8/SN20/F7;1;X4Y7/N260;X4Y7/N260/N121;1;X4Y5/X07;X4Y5/X07/N262;1;X4Y5/SEL0;X4Y5/SEL0/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.state_reg[0]": {
          "hide_name": 0,
          "bits": [ 10328 ] ,
          "attributes": {
            "ROUTING": "X2Y8/C6;X2Y8/C6/W242;1;X3Y11/W240;X3Y11/W240/W242;1;X2Y11/C0;X2Y11/C0/W241;1;X5Y8/N130;X5Y8/N130/Q4;1;X5Y8/C6;X5Y8/C6/N130;1;X4Y11/S240;X4Y11/S240/W241;1;X4Y12/X05;X4Y12/X05/S241;1;X4Y12/C4;X4Y12/C4/X05;1;X4Y11/C1;X4Y11/C1/W241;1;X2Y8/S240;X2Y8/S240/W242;1;X2Y10/S240;X2Y10/S240/S242;1;X2Y11/C1;X2Y11/C1/S241;1;X3Y11/C5;X3Y11/C5/W242;1;X3Y11/C0;X3Y11/C0/W242;1;X2Y8/C4;X2Y8/C4/W242;1;X3Y11/C2;X3Y11/C2/S261;1;X5Y12/X06;X5Y12/X06/S251;1;X5Y12/C6;X5Y12/C6/X06;1;X4Y8/W800;X4Y8/W800/W101;1;X3Y8/S230;X3Y8/S230/E808;1;X3Y10/S260;X3Y10/S260/S232;1;X3Y11/C3;X3Y11/C3/S261;1;X3Y11/C1;X3Y11/C1/W242;1;X4Y11/C3;X4Y11/C3/W241;1;X5Y12/W250;X5Y12/W250/S251;1;X3Y12/X08;X3Y12/X08/W252;1;X3Y12/C6;X3Y12/C6/X08;1;X5Y8/W100;X5Y8/W100/Q4;1;X4Y8/W240;X4Y8/W240/W101;1;X3Y8/C6;X3Y8/C6/W241;1;X4Y11/C0;X4Y11/C0/W241;1;X4Y11/C2;X4Y11/C2/W241;1;X5Y11/W240;X5Y11/W240/S242;1;X3Y11/C4;X3Y11/C4/W242;1;X5Y8/Q4;;1;X5Y8/S100;X5Y8/S100/Q4;1;X5Y9/S240;X5Y9/S240/S101;1;X5Y11/S250;X5Y11/S250/S242;1;X5Y12/B7;X5Y12/B7/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master state_reg"
          }
        },
        "wb.master.data_reg_DFFE_Q_10_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 10322 ] ,
          "attributes": {
            "ROUTING": "X2Y10/B4;X2Y10/B4/S251;1;X2Y8/N240;X2Y8/N240/E241;1;X2Y8/B4;X2Y8/B4/N240;1;X3Y11/B3;X3Y11/B3/E231;1;X2Y11/S250;X2Y11/S250/S252;1;X2Y11/B2;X2Y11/B2/S250;1;X6Y15/N130;X6Y15/N130/S828;1;X6Y14/N270;X6Y14/N270/N131;1;X6Y12/W270;X6Y12/W270/N272;1;X5Y12/A4;X5Y12/A4/W271;1;X3Y12/E250;X3Y12/E250/S251;1;X4Y12/A6;X4Y12/A6/E251;1;X2Y11/E260;X2Y11/E260/S262;1;X3Y11/X07;X3Y11/X07/E261;1;X3Y11/B0;X3Y11/B0/X07;1;X4Y11/B2;X4Y11/B2/E232;1;X2Y7/S800;X2Y7/S800/E804;1;X2Y11/E230;X2Y11/E230/S804;1;X3Y11/B2;X3Y11/B2/E231;1;X3Y11/X04;X3Y11/X04/E251;1;X4Y11/B1;X4Y11/B1/X04;1;X4Y11/X04;X4Y11/X04/E252;1;X2Y11/A3;X2Y11/A3/E271;1;X2Y11/B0;X2Y11/B0/X04;1;X3Y12/B6;X3Y12/B6/S251;1;X1Y7/B6;X1Y7/B6/S121;1;X3Y11/S250;X3Y11/S250/E251;1;X3Y8/X07;X3Y8/X07/E242;1;X3Y8/B6;X3Y8/B6/X07;1;X1Y6/S100;X1Y6/S100/Q4;1;X1Y7/A7;X1Y7/A7/S101;1;X1Y10/E270;X1Y10/E270/S271;1;X2Y10/A5;X2Y10/A5/E271;1;X2Y9/S250;X2Y9/S250/S242;1;X2Y11/W250;X2Y11/W250/S252;1;X2Y11/B1;X2Y11/B1/W250;1;X1Y7/W820;X1Y7/W820/S121;1;X2Y7/S240;X2Y7/S240/E824;1;X2Y8/X05;X2Y8/X05/S241;1;X2Y8/B6;X2Y8/B6/X05;1;X2Y12/X04;X2Y12/X04/S271;1;X2Y12/B0;X2Y12/B0/X04;1;X3Y11/B7;X3Y11/B7/X08;1;X3Y11/B4;X3Y11/B4/X08;1;X4Y11/B4;X4Y11/B4/X08;1;X4Y11/X08;X4Y11/X08/E271;1;X4Y11/B7;X4Y11/B7/X08;1;X1Y8/E240;X1Y8/E240/S242;1;X2Y11/E250;X2Y11/E250/S252;1;X2Y11/X04;X2Y11/X04/E271;1;X3Y9/N260;X3Y9/N260/E262;1;X3Y8/E260;X3Y8/E260/N261;1;X5Y8/X07;X5Y8/X07/E262;1;X5Y8/B6;X5Y8/B6/X07;1;X4Y11/B0;X4Y11/B0/E232;1;X4Y11/B6;X4Y11/B6/E232;1;X3Y11/B6;X3Y11/B6/X08;1;X4Y12/B4;X4Y12/B4/S251;1;X4Y11/B3;X4Y11/B3/E232;1;X4Y11/S250;X4Y11/S250/E252;1;X1Y6/S240;X1Y6/S240/Q4;1;X1Y9/E260;X1Y9/E260/S262;1;X2Y9/S260;X2Y9/S260/E261;1;X4Y11/B5;X4Y11/B5/E232;1;X6Y7/S820;X6Y7/S820/E828;1;X2Y11/S270;X2Y11/S270/E271;1;X2Y12/A1;X2Y12/A1/S271;1;X3Y11/B1;X3Y11/B1/X04;1;X1Y7/W800;X1Y7/W800/S101;1;X3Y11/E270;X3Y11/E270/E272;1;X5Y11/S270;X5Y11/S270/E272;1;X5Y12/B6;X5Y12/B6/S271;1;X1Y6/Q4;;1;X1Y6/SN20;X1Y6/SN20/Q4;1;X1Y7/S260;X1Y7/S260/S121;1;X1Y9/S270;X1Y9/S270/S262;1;X1Y11/E270;X1Y11/E270/S272;1;X3Y11/X08;X3Y11/X08/E272;1;X3Y11/B5;X3Y11/B5/X08;1",
            "hdlname": "wb master state_reg",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.state_reg[2]": {
          "hide_name": 0,
          "bits": [ 10320 ] ,
          "attributes": {
            "ROUTING": "X4Y11/A3;X4Y11/A3/X05;1;X3Y11/A7;X3Y11/A7/X03;1;X3Y12/E200;X3Y12/E200/S202;1;X4Y12/S200;X4Y12/S200/E201;1;X4Y12/A4;X4Y12/A4/S200;1;X2Y11/A0;X2Y11/A0/W251;1;X3Y11/A2;X3Y11/A2/S251;1;X3Y10/S200;X3Y10/S200/S252;1;X3Y12/X01;X3Y12/X01/S202;1;X3Y12/A6;X3Y12/A6/X01;1;X3Y11/W250;X3Y11/W250/S251;1;X2Y11/A1;X2Y11/A1/W251;1;X2Y8/W210;X2Y8/W210/W111;1;X2Y8/A4;X2Y8/A4/W210;1;X3Y11/X03;X3Y11/X03/S222;1;X3Y11/A6;X3Y11/A6/X03;1;X4Y8/S830;X4Y8/S830/E131;1;X4Y12/E250;X4Y12/E250/S834;1;X5Y12/A7;X5Y12/A7/E251;1;X3Y11/A4;X3Y11/A4/X05;1;X3Y11/A5;X3Y11/A5/X05;1;X2Y8/A6;X2Y8/A6/S210;1;X3Y8/E130;X3Y8/E130/Q5;1;X3Y8/A6;X3Y8/A6/E130;1;X3Y11/A1;X3Y11/A1/S251;1;X3Y11/A3;X3Y11/A3/S251;1;X3Y11/X05;X3Y11/X05/S222;1;X3Y8/S250;X3Y8/S250/Q5;1;X3Y10/S250;X3Y10/S250/S252;1;X3Y11/A0;X3Y11/A0/S251;1;X4Y10/S240;X4Y10/S240/S212;1;X4Y11/X05;X4Y11/X05/S241;1;X4Y11/A2;X4Y11/A2/X05;1;X4Y11/A4;X4Y11/A4/S211;1;X4Y10/E210;X4Y10/E210/S212;1;X5Y10/S210;X5Y10/S210/E211;1;X5Y12/A6;X5Y12/A6/S212;1;X4Y11/A7;X4Y11/A7/E251;1;X4Y8/E250;X4Y8/E250/E111;1;X5Y8/A6;X5Y8/A6/E251;1;X4Y11/A5;X4Y11/A5/S211;1;X3Y11/E250;X3Y11/E250/S251;1;X2Y8/S210;X2Y8/S210/W111;1;X4Y11/E210;X4Y11/E210/S211;1;X3Y8/SN20;X3Y8/SN20/Q5;1;X3Y9/S220;X3Y9/S220/S121;1;X4Y11/A1;X4Y11/A1/E251;1;X4Y11/A0;X4Y11/A0/E210;1;X3Y8/Q5;;1;X3Y8/EW10;X3Y8/EW10/Q5;1;X4Y8/S210;X4Y8/S210/E111;1;X4Y10/S210;X4Y10/S210/S212;1;X4Y11/A6;X4Y11/A6/S211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master state_reg"
          }
        },
        "wb.master.ptr_reg[2]": {
          "hide_name": 0,
          "bits": [ 10317 ] ,
          "attributes": {
            "ROUTING": "X5Y9/N250;X5Y9/N250/W252;1;X5Y8/B7;X5Y8/B7/N251;1;X7Y8/SN10;X7Y8/SN10/Q1;1;X7Y9/W250;X7Y9/W250/S111;1;X5Y9/S250;X5Y9/S250/W252;1;X5Y10/A3;X5Y10/A3/S251;1;X7Y10/A6;X7Y10/A6/S212;1;X7Y8/Q1;;1;X7Y8/S210;X7Y8/S210/Q1;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:145.22-145.29",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.ptr_reg[3]": {
          "hide_name": 0,
          "bits": [ 10316 ] ,
          "attributes": {
            "ROUTING": "X5Y7/E130;X5Y7/E130/Q4;1;X5Y7/A6;X5Y7/A6/E130;1;X5Y8/S200;X5Y8/S200/S101;1;X5Y10/X07;X5Y10/X07/S202;1;X5Y10/A4;X5Y10/A4/X07;1;X5Y7/Q4;;1;X5Y7/S100;X5Y7/S100/Q4;1;X5Y8/A7;X5Y8/A7/S101;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:145.22-145.29",
            "hdlname": "wb master ptr_reg"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 10315 ] ,
          "attributes": {
            "ROUTING": "X4Y11/SEL1;X4Y11/SEL1/X01;1;X4Y8/B5;X4Y8/B5/W111;1;X4Y11/X01;X4Y11/X01/W221;1;X4Y11/SEL5;X4Y11/SEL5/X01;1;X4Y8/W810;X4Y8/W810/W111;1;X3Y8/N210;X3Y8/N210/E818;1;X3Y7/W210;X3Y7/W210/N211;1;X2Y7/B5;X2Y7/B5/W211;1;X5Y8/EW10;X5Y8/EW10/F7;1;X4Y8/B7;X4Y8/B7/W111;1;X3Y11/SEL5;X3Y11/SEL5/X01;1;X5Y8/F7;;1;X5Y8/S270;X5Y8/S270/F7;1;X5Y10/S220;X5Y10/S220/S272;1;X5Y11/W220;X5Y11/W220/S221;1;X3Y11/X01;X3Y11/X01/W222;1;X3Y11/SEL1;X3Y11/SEL1/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10311 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10310 ] ,
          "attributes": {
            "ROUTING": "X1Y4/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 10308 ] ,
          "attributes": {
            "ROUTING": "X1Y4/OF6;;1;X1Y4/SN20;X1Y4/SN20/OF6;1;X1Y5/B5;X1Y5/B5/S121;1;X1Y5/XD5;X1Y5/XD5/B5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 10305 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 10303 ] ,
          "attributes": {
            "ROUTING": "X1Y2/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10301 ] ,
          "attributes": {
            "ROUTING": "X1Y5/B0;X1Y5/B0/S212;1;X1Y2/F2;;1;X1Y2/SN10;X1Y2/SN10/F2;1;X1Y3/S210;X1Y3/S210/S111;1;X1Y5/E210;X1Y5/E210/S212;1;X1Y5/A1;X1Y5/A1/E210;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 10299 ] ,
          "attributes": {
            "ROUTING": "X1Y10/N220;X1Y10/N220/N121;1;X1Y8/N230;X1Y8/N230/N222;1;X1Y6/N260;X1Y6/N260/N232;1;X1Y5/X05;X1Y5/X05/N261;1;X1Y5/SEL0;X1Y5/SEL0/X05;1;X1Y11/F1;;1;X1Y11/SN20;X1Y11/SN20/F1;1;X1Y12/E260;X1Y12/E260/S121;1;X2Y12/SEL0;X2Y12/SEL0/E261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10297 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10296 ] ,
          "attributes": {
            "ROUTING": "X1Y5/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 10294 ] ,
          "attributes": {
            "ROUTING": "X1Y5/OF0;;1;X1Y5/E200;X1Y5/E200/OF0;1;X1Y5/A2;X1Y5/A2/E200;1;X1Y5/XD2;X1Y5/XD2/A2;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_28_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10291 ] ,
          "attributes": {
            "ROUTING": "X1Y2/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10289 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F3;;1;X1Y2/EW10;X1Y2/EW10/F3;1;X2Y2/S250;X2Y2/S250/E111;1;X2Y3/A0;X2Y3/A0/S251;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10287 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10286 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[4]": {
          "hide_name": 0,
          "bits": [ 10275 ] ,
          "attributes": {
            "ROUTING": "X1Y1/W800;X1Y1/W800/W202;1;X2Y1/S230;X2Y1/S230/E804;1;X2Y3/B1;X2Y3/B1/S232;1;X3Y1/Q0;;1;X3Y1/W200;X3Y1/W200/Q0;1;X1Y1/S200;X1Y1/S200/W202;1;X1Y2/X01;X1Y2/X01/S201;1;X1Y2/B3;X1Y2/B3/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 10274 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF0;;1;X2Y3/SN10;X2Y3/SN10/OF0;1;X2Y2/E250;X2Y2/E250/N111;1;X3Y2/N250;X3Y2/N250/E251;1;X3Y1/A0;X3Y1/A0/N251;1;X3Y1/XD0;X3Y1/XD0/A0;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_27_D_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10271 ] ,
          "attributes": {
            "ROUTING": "X1Y2/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 10269 ] ,
          "attributes": {
            "ROUTING": "X2Y4/E240;X2Y4/E240/S242;1;X2Y4/B6;X2Y4/B6/E240;1;X1Y2/F4;;1;X1Y2/E100;X1Y2/E100/F4;1;X2Y2/S240;X2Y2/S240/E101;1;X2Y4/X03;X2Y4/X03/S242;1;X2Y4/A7;X2Y4/A7/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0_LUT4_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 10267 ] ,
          "attributes": {
            "ROUTING": "X1Y3/S130;X1Y3/S130/F6;1;X1Y4/S230;X1Y4/S230/S131;1;X1Y6/S260;X1Y6/S260/S232;1;X1Y7/X05;X1Y7/X05/S261;1;X1Y7/SEL6;X1Y7/SEL6/X05;1;X1Y3/F6;;1;X1Y3/E100;X1Y3/E100/F6;1;X2Y3/S200;X2Y3/S200/E101;1;X2Y4/X07;X2Y4/X07/S201;1;X2Y4/SEL6;X2Y4/SEL6/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10265 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10264 ] ,
          "attributes": {
            "ROUTING": "X2Y4/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[5]": {
          "hide_name": 0,
          "bits": [ 10253 ] ,
          "attributes": {
            "ROUTING": "X1Y4/E230;X1Y4/E230/N231;1;X2Y4/X06;X2Y4/X06/E231;1;X2Y4/A6;X2Y4/A6/X06;1;X1Y5/Q3;;1;X1Y5/N230;X1Y5/N230/Q3;1;X1Y3/N260;X1Y3/N260/N232;1;X1Y2/X03;X1Y2/X03/N261;1;X1Y2/B4;X1Y2/B4/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 10252 ] ,
          "attributes": {
            "ROUTING": "X2Y4/OF6;;1;X2Y4/W260;X2Y4/W260/OF6;1;X1Y4/S260;X1Y4/S260/W261;1;X1Y5/C3;X1Y5/C3/S261;1;X1Y5/XD3;X1Y5/XD3/C3;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_26_D_MUX2_LUT5_O_I0_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10249 ] ,
          "attributes": {
            "ROUTING": "X1Y2/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10247 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F5;;1;X1Y2/S130;X1Y2/S130/F5;1;X1Y3/A0;X1Y3/A0/S131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10245 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10244 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[6]": {
          "hide_name": 0,
          "bits": [ 10233 ] ,
          "attributes": {
            "ROUTING": "X1Y2/S220;X1Y2/S220/S121;1;X1Y3/X07;X1Y3/X07/S221;1;X1Y3/B1;X1Y3/B1/X07;1;X1Y1/Q4;;1;X1Y1/SN20;X1Y1/SN20/Q4;1;X1Y2/B5;X1Y2/B5/S121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 10232 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF0;;1;X1Y3/N200;X1Y3/N200/OF0;1;X1Y1/C4;X1Y1/C4/N202;1;X1Y1/XD4;X1Y1/XD4/C4;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I0_LUT1_F_I0[3]": {
          "hide_name": 0,
          "bits": [ 10222 ] ,
          "attributes": {
            "ROUTING": "X2Y12/W220;X2Y12/W220/S818;1;X0Y12/W220;X0Y12/W220/W222;1;X1Y12/E220;X1Y12/E220/E222;1;X2Y12/D0;X2Y12/D0/E221;1;X2Y11/D2;X2Y11/D2/S201;1;X3Y3/W220;X3Y3/W220/N221;1;X1Y3/N220;X1Y3/N220/W222;1;X1Y3/C1;X1Y3/C1/N220;1;X1Y5/S240;X1Y5/S240/W242;1;X1Y7/D6;X1Y7/D6/S242;1;X4Y6/S220;X4Y6/S220/S222;1;X4Y8/X01;X4Y8/X01/S222;1;X4Y8/B4;X4Y8/B4/X01;1;X4Y14/D5;X4Y14/D5/N260;1;X2Y11/B6;X2Y11/B6/N101;1;X3Y4/N220;X3Y4/N220/OF2;1;X3Y3/C5;X3Y3/C5/N221;1;X1Y4/SEL6;X1Y4/SEL6/X08;1;X3Y9/S200;X3Y9/S200/S252;1;X1Y4/X08;X1Y4/X08/W251;1;X3Y10/W200;X3Y10/W200/S201;1;X2Y10/S200;X2Y10/S200/W201;1;X3Y5/W240;X3Y5/W240/S101;1;X1Y5/C0;X1Y5/C0/W242;1;X4Y4/S220;X4Y4/S220/E221;1;X4Y6/S230;X4Y6/S230/S222;1;X4Y8/S800;X4Y8/S800/S232;1;X4Y16/N230;X4Y16/N230/S808;1;X4Y14/N260;X4Y14/N260/N232;1;X4Y14/D4;X4Y14/D4/N260;1;X3Y4/S100;X3Y4/S100/OF2;1;X3Y5/S240;X3Y5/S240/S101;1;X3Y7/S250;X3Y7/S250/S242;1;X3Y8/B7;X3Y8/B7/S251;1;X5Y4/S220;X5Y4/S220/E222;1;X5Y6/S810;X5Y6/S810/S222;1;X5Y14/S130;X5Y14/S130/S818;1;X5Y14/N250;X5Y14/N250/S130;1;X5Y13/X04;X5Y13/X04/N251;1;X5Y13/D5;X5Y13/D5/X04;1;X2Y12/N210;X2Y12/N210/S818;1;X2Y11/W210;X2Y11/W210/N211;1;X1Y11/B1;X1Y11/B1/W211;1;X2Y4/W250;X2Y4/W250/W111;1;X1Y4/N250;X1Y4/N250/W251;1;X1Y3/B6;X1Y3/B6/N251;1;X3Y4/W220;X3Y4/W220/OF2;1;X2Y4/X05;X2Y4/X05/W221;1;X2Y4/C6;X2Y4/C6/X05;1;X3Y4/EW10;X3Y4/EW10/OF2;1;X2Y4/S810;X2Y4/S810/W111;1;X2Y12/N100;X2Y12/N100/S818;1;X2Y11/N240;X2Y11/N240/N101;1;X2Y10/D4;X2Y10/D4/N241;1;X3Y4/E220;X3Y4/E220/OF2;1;X5Y4/E230;X5Y4/E230/E222;1;X6Y4/S230;X6Y4/S230/E231;1;X6Y6/S230;X6Y6/S230/S232;1;X6Y8/S800;X6Y8/S800/S232;1;X6Y16/N200;X6Y16/N200/S808;1;X6Y14/N200;X6Y14/N200/N202;1;X6Y13/X07;X6Y13/X07/N201;1;X6Y13/D4;X6Y13/D4/X07;1;X3Y4/OF2;;1;X3Y4/N100;X3Y4/N100/OF2;1;X3Y3/W240;X3Y3/W240/N101;1;X2Y3/C1;X2Y3/C1/W241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_25_D_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10219 ] ,
          "attributes": {
            "ROUTING": "X2Y2/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I0_LUT1_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 10217 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F0;;1;X2Y2/S130;X2Y2/S130/F0;1;X2Y3/E230;X2Y3/E230/S131;1;X3Y3/X06;X3Y3/X06/E231;1;X3Y3/A4;X3Y3/A4/X06;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10215 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10214 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[7]": {
          "hide_name": 0,
          "bits": [ 10203 ] ,
          "attributes": {
            "ROUTING": "X3Y1/S220;X3Y1/S220/Q2;1;X3Y3/X03;X3Y3/X03/S222;1;X3Y3/B5;X3Y3/B5/X03;1;X3Y1/Q2;;1;X3Y1/S130;X3Y1/S130/Q2;1;X3Y2/W230;X3Y2/W230/S131;1;X2Y2/B0;X2Y2/B0/W231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 10202 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF4;;1;X3Y3/N240;X3Y3/N240/OF4;1;X3Y1/C2;X3Y1/C2/N242;1;X3Y1/XD2;X3Y1/XD2/C2;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_24_D_MUX2_LUT5_O_I0_LUT1_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10199 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10197 ] ,
          "attributes": {
            "ROUTING": "X1Y2/B6;X1Y2/B6/W111;1;X2Y2/F1;;1;X2Y2/EW10;X2Y2/EW10/F1;1;X1Y2/B7;X1Y2/B7/W111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10195 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10194 ] ,
          "attributes": {
            "ROUTING": "X1Y2/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[8]": {
          "hide_name": 0,
          "bits": [ 10182 ] ,
          "attributes": {
            "ROUTING": "X2Y2/B1;X2Y2/B1/W232;1;X4Y1/W210;X4Y1/W210/Q1;1;X2Y1/X06;X2Y1/X06/W212;1;X2Y1/C6;X2Y1/C6/X06;1;X4Y1/Q1;;1;X4Y1/S130;X4Y1/S130/Q1;1;X4Y2/W230;X4Y2/W230/S131;1;X2Y2/W230;X2Y2/W230/W232;1;X1Y2/X06;X1Y2/X06/W231;1;X1Y2/A6;X1Y2/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 10181 ] ,
          "attributes": {
            "ROUTING": "X1Y2/OF6;;1;X1Y2/E130;X1Y2/E130/OF6;1;X2Y2/E230;X2Y2/E230/E131;1;X4Y2/N230;X4Y2/N230/E232;1;X4Y1/B1;X4Y1/B1/N231;1;X4Y1/XD1;X4Y1/XD1/B1;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_23_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10178 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10176 ] ,
          "attributes": {
            "ROUTING": "X1Y3/B2;X1Y3/B2/X03;1;X2Y2/F2;;1;X2Y2/SN20;X2Y2/SN20/F2;1;X2Y3/W260;X2Y3/W260/S121;1;X1Y3/X03;X1Y3/X03/W261;1;X1Y3/B3;X1Y3/B3/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10174 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10173 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[9]": {
          "hide_name": 0,
          "bits": [ 10161 ] ,
          "attributes": {
            "ROUTING": "X1Y5/N130;X1Y5/N130/Q4;1;X1Y4/N270;X1Y4/N270/N131;1;X1Y3/A2;X1Y3/A2/N271;1;X2Y2/N270;X2Y2/N270/N262;1;X2Y1/B6;X2Y1/B6/N271;1;X1Y5/Q4;;1;X1Y5/SN20;X1Y5/SN20/Q4;1;X1Y4/E260;X1Y4/E260/N121;1;X2Y4/N260;X2Y4/N260/E261;1;X2Y2/X01;X2Y2/X01/N262;1;X2Y2/B2;X2Y2/B2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 10160 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF2;;1;X1Y3/S220;X1Y3/S220/OF2;1;X1Y5/C4;X1Y5/C4/S222;1;X1Y5/XD4;X1Y5/XD4/C4;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_22_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10157 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10155 ] ,
          "attributes": {
            "ROUTING": "X1Y1/B0;X1Y1/B0/W211;1;X2Y2/F3;;1;X2Y2/SN10;X2Y2/SN10/F3;1;X2Y1/W210;X2Y1/W210/N111;1;X1Y1/B1;X1Y1/B1/W211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10153 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10152 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[10]": {
          "hide_name": 0,
          "bits": [ 10140 ] ,
          "attributes": {
            "ROUTING": "X2Y1/S270;X2Y1/S270/E271;1;X2Y2/X04;X2Y2/X04/S271;1;X2Y2/B3;X2Y2/B3/X04;1;X1Y1/W130;X1Y1/W130/Q5;1;X1Y1/E270;X1Y1/E270/W130;1;X2Y1/A6;X2Y1/A6/E271;1;X1Y1/Q5;;1;X1Y1/N100;X1Y1/N100/Q5;1;X1Y1/A0;X1Y1/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 10139 ] ,
          "attributes": {
            "ROUTING": "X1Y1/OF0;;1;X1Y1/E100;X1Y1/E100/OF0;1;X1Y1/A5;X1Y1/A5/E100;1;X1Y1/XD5;X1Y1/XD5/A5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_21_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10136 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10134 ] ,
          "attributes": {
            "ROUTING": "X1Y1/B2;X1Y1/B2/X04;1;X2Y2/F4;;1;X2Y2/N130;X2Y2/N130/F4;1;X2Y1/W270;X2Y1/W270/N131;1;X1Y1/X04;X1Y1/X04/W271;1;X1Y1/B3;X1Y1/B3/X04;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10132 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10131 ] ,
          "attributes": {
            "ROUTING": "X1Y1/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[11]": {
          "hide_name": 0,
          "bits": [ 10119 ] ,
          "attributes": {
            "ROUTING": "X4Y1/W100;X4Y1/W100/Q5;1;X3Y1/N800;X3Y1/N800/W101;1;X3Y6/N230;X3Y6/N230/S808;1;X3Y4/A7;X3Y4/A7/N232;1;X2Y1/W250;X2Y1/W250/W252;1;X1Y1/A2;X1Y1/A2/W251;1;X4Y1/Q5;;1;X4Y1/W250;X4Y1/W250/Q5;1;X2Y1/S250;X2Y1/S250/W252;1;X2Y2/B4;X2Y2/B4/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 10118 ] ,
          "attributes": {
            "ROUTING": "X1Y1/OF2;;1;X1Y1/EW10;X1Y1/EW10/OF2;1;X2Y1/E250;X2Y1/E250/E111;1;X4Y1/A5;X4Y1/A5/E252;1;X4Y1/XD5;X4Y1/XD5/A5;1"
          }
        },
        "wb.led_wb_adr_o[29]": {
          "hide_name": 0,
          "bits": [ 10106 ] ,
          "attributes": {
            "ROUTING": "X4Y4/X07;X4Y4/X07/W241;1;X4Y4/A2;X4Y4/A2/X07;1;X5Y4/N240;X5Y4/N240/Q4;1;X5Y2/X03;X5Y2/X03/N242;1;X5Y2/B4;X5Y2/B4/X03;1;X5Y4/Q4;;1;X5Y4/W240;X5Y4/W240/Q4;1;X3Y4/C1;X3Y4/C1/W242;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 10105 ] ,
          "attributes": {
            "ROUTING": "X4Y4/OF2;;1;X4Y4/E220;X4Y4/E220/OF2;1;X5Y4/D4;X5Y4/D4/E221;1;X5Y4/XD4;X5Y4/XD4/D4;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2_ALU_SUM_COUT_ALU_CIN_SUM[3]": {
          "hide_name": 0,
          "bits": [ 10102 ] ,
          "attributes": {
            "ROUTING": "X3Y3/C7;X3Y3/C7/W242;1;X5Y2/F5;;1;X5Y2/S100;X5Y2/S100/F5;1;X5Y3/W240;X5Y3/W240/S101;1;X3Y3/C6;X3Y3/C6/W242;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_2_D_MUX2_LUT5_O_I0_LUT3_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 10094 ] ,
          "attributes": {
            "ROUTING": "X4Y4/E260;X4Y4/E260/N261;1;X5Y4/SEL0;X5Y4/SEL0/E261;1;X3Y3/X07;X3Y3/X07/W241;1;X3Y3/SEL2;X3Y3/SEL2/X07;1;X4Y5/N260;X4Y5/N260/N121;1;X4Y6/SN20;X4Y6/SN20/OF7;1;X4Y3/X07;X4Y3/X07/N262;1;X4Y3/SEL0;X4Y3/SEL0/X07;1;X5Y3/SEL0;X5Y3/SEL0/E261;1;X4Y5/N820;X4Y5/N820/N121;1;X4Y2/S100;X4Y2/S100/S828;1;X4Y3/E260;X4Y3/E260/N262;1;X3Y3/SEL6;X3Y3/SEL6/X07;1;X4Y4/X05;X4Y4/X05/N261;1;X4Y6/OF7;;1;X4Y4/SEL0;X4Y4/SEL0/X05;1;X4Y4/SEL2;X4Y4/SEL2/X05;1;X4Y3/SEL2;X4Y3/SEL2/X07;1;X4Y3/W240;X4Y3/W240/S101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_1_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10092 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_1_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10091 ] ,
          "attributes": {
            "ROUTING": "X3Y3/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[3]": {
          "hide_name": 0,
          "bits": [ 10088 ] ,
          "attributes": {
            "ROUTING": "X2Y6/X08;X2Y6/X08/S212;1;X2Y6/D1;X2Y6/D1/X08;1;X2Y6/E210;X2Y6/E210/S212;1;X4Y6/X06;X4Y6/X06/E212;1;X4Y6/D1;X4Y6/D1/X06;1;X2Y4/F1;;1;X2Y4/S210;X2Y4/S210/F1;1;X2Y5/X08;X2Y5/X08/S211;1;X2Y5/D1;X2Y5/D1/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[2]": {
          "hide_name": 0,
          "bits": [ 10087 ] ,
          "attributes": {
            "ROUTING": "X2Y4/EW10;X2Y4/EW10/F0;1;X3Y4/S210;X3Y4/S210/E111;1;X3Y6/S210;X3Y6/S210/S212;1;X3Y7/B0;X3Y7/B0/S211;1;X2Y6/X01;X2Y6/X01/S202;1;X2Y6/C1;X2Y6/C1/X01;1;X2Y5/X01;X2Y5/X01/S201;1;X2Y5/C1;X2Y5/C1/X01;1;X3Y7/X01;X3Y7/X01/S201;1;X3Y7/C2;X3Y7/C2/X01;1;X2Y4/F0;;1;X2Y4/S200;X2Y4/S200/F0;1;X2Y6/E200;X2Y6/E200/S202;1;X3Y6/S200;X3Y6/S200/E201;1;X4Y6/X01;X4Y6/X01/E202;1;X4Y6/C1;X4Y6/C1/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 10085 ] ,
          "attributes": {
            "ROUTING": "X3Y7/B6;X3Y7/B6/N250;1;X1Y7/EW10;X1Y7/EW10/F2;1;X2Y7/E250;X2Y7/E250/E111;1;X3Y7/N250;X3Y7/N250/E251;1;X3Y7/B7;X3Y7/B7/N250;1;X2Y6/E270;X2Y6/E270/N271;1;X4Y6/X04;X4Y6/X04/E272;1;X4Y6/B1;X4Y6/B1/X04;1;X1Y7/EW20;X1Y7/EW20/F2;1;X2Y7/C6;X2Y7/C6/E121;1;X2Y6/X04;X2Y6/X04/N271;1;X2Y6/B1;X2Y6/B1/X04;1;X2Y7/N270;X2Y7/N270/E131;1;X2Y5/X04;X2Y5/X04/N272;1;X2Y5/B1;X2Y5/B1/X04;1;X1Y7/F2;;1;X1Y7/E130;X1Y7/E130/F2;1;X2Y7/B7;X2Y7/B7/E131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10081 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10080 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10076 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10075 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10073 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10072 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10068 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10067 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10063 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10062 ] ,
          "attributes": {
            "ROUTING": "X2Y6/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10060 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10059 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10057 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10056 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:171.43-171.68|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10052 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10051 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10047 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10046 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10044 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10043 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:165.42-165.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10039 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10038 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:159.41-159.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[4]": {
          "hide_name": 0,
          "bits": [ 10034 ] ,
          "attributes": {
            "ROUTING": "X3Y6/SEL0;X3Y6/SEL0/X05;1;X5Y6/SEL2;X5Y6/SEL2/X05;1;X5Y6/SEL0;X5Y6/SEL0/X05;1;X4Y6/SEL0;X4Y6/SEL0/X05;1;X2Y6/SEL2;X2Y6/SEL2/X07;1;X4Y6/SEL6;X4Y6/SEL6/X05;1;X4Y6/SEL4;X4Y6/SEL4/X05;1;X3Y5/SEL4;X3Y5/SEL4/X05;1;X3Y5/SEL6;X3Y5/SEL6/X05;1;X3Y6/SEL6;X3Y6/SEL6/X05;1;X2Y5/SEL0;X2Y5/SEL0/X07;1;X2Y6/SEL0;X2Y6/SEL0/X07;1;X2Y6/SEL6;X2Y6/SEL6/X07;1;X2Y5/SEL2;X2Y5/SEL2/X07;1;X5Y6/SEL6;X5Y6/SEL6/X05;1;X3Y6/SEL4;X3Y6/SEL4/X05;1;X3Y5/SEL0;X3Y5/SEL0/X05;1;X2Y6/X07;X2Y6/X07/S222;1;X2Y6/SEL4;X2Y6/SEL4/X07;1;X4Y6/E220;X4Y6/E220/E222;1;X5Y6/X05;X5Y6/X05/E221;1;X5Y6/SEL4;X5Y6/SEL4/X05;1;X4Y6/X05;X4Y6/X05/E222;1;X4Y6/SEL2;X4Y6/SEL2/X05;1;X2Y6/E220;X2Y6/E220/S222;1;X3Y6/X05;X3Y6/X05/E221;1;X3Y6/SEL2;X3Y6/SEL2/X05;1;X2Y5/E220;X2Y5/E220/S221;1;X3Y5/X05;X3Y5/X05/E221;1;X3Y5/SEL2;X3Y5/SEL2/X05;1;X2Y5/SEL4;X2Y5/SEL4/X07;1;X2Y4/F2;;1;X2Y4/S220;X2Y4/S220/F2;1;X2Y5/X07;X2Y5/X07/S221;1;X2Y5/SEL6;X2Y5/SEL6/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10033 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10032 ] ,
          "attributes": {
            "ROUTING": "X3Y6/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:158.41-158.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[5]": {
          "hide_name": 0,
          "bits": [ 10030 ] ,
          "attributes": {
            "ROUTING": "X2Y5/SEL5;X2Y5/SEL5/X02;1;X3Y4/E260;X3Y4/E260/E121;1;X4Y4/S260;X4Y4/S260/E261;1;X4Y6/SEL1;X4Y6/SEL1/S262;1;X3Y5/SEL5;X3Y5/SEL5/S261;1;X2Y4/EW20;X2Y4/EW20/F3;1;X3Y4/S260;X3Y4/S260/E121;1;X3Y5/SEL1;X3Y5/SEL1/S261;1;X5Y6/SEL1;X5Y6/SEL1/X03;1;X3Y6/SEL1;X3Y6/SEL1/X03;1;X2Y6/E230;X2Y6/E230/S232;1;X4Y6/E260;X4Y6/E260/E232;1;X5Y6/X03;X5Y6/X03/E261;1;X5Y6/SEL5;X5Y6/SEL5/X03;1;X4Y6/X03;X4Y6/X03/E262;1;X4Y6/SEL5;X4Y6/SEL5/X03;1;X2Y4/S230;X2Y4/S230/F3;1;X2Y5/X02;X2Y5/X02/S231;1;X2Y5/SEL1;X2Y5/SEL1/X02;1;X2Y6/E260;X2Y6/E260/S261;1;X3Y6/X03;X3Y6/X03/E261;1;X3Y6/SEL5;X3Y6/SEL5/X03;1;X2Y6/SEL5;X2Y6/SEL5/S261;1;X2Y4/F3;;1;X2Y4/SN20;X2Y4/SN20/F3;1;X2Y5/S260;X2Y5/S260/S121;1;X2Y6/SEL1;X2Y6/SEL1/S261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 10029 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 10028 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:164.41-164.66|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[6]": {
          "hide_name": 0,
          "bits": [ 10026 ] ,
          "attributes": {
            "ROUTING": "X3Y6/X04;X3Y6/X04/S232;1;X3Y6/SEL3;X3Y6/SEL3/X04;1;X1Y5/E240;X1Y5/E240/S241;1;X2Y5/SEL3;X2Y5/SEL3/E241;1;X1Y4/S240;X1Y4/S240/E824;1;X1Y6/E240;X1Y6/E240/S242;1;X2Y6/SEL3;X2Y6/SEL3/E241;1;X3Y6/E230;X3Y6/E230/S232;1;X4Y6/X02;X4Y6/X02/E231;1;X4Y6/SEL3;X4Y6/SEL3/X02;1;X2Y4/E130;X2Y4/E130/F4;1;X3Y4/S230;X3Y4/S230/E131;1;X3Y5/X02;X3Y5/X02/S231;1;X3Y5/SEL3;X3Y5/SEL3/X02;1;X2Y4/F4;;1;X2Y4/W820;X2Y4/W820/F4;1;X5Y4/S270;X5Y4/S270/E828;1;X5Y6/X02;X5Y6/X02/S272;1;X5Y6/SEL3;X5Y6/SEL3/X02;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 10025 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 10024 ] ,
          "attributes": {
            "ROUTING": "X3Y6/OF5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:170.42-170.67|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT3_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM[7]": {
          "hide_name": 0,
          "bits": [ 10022 ] ,
          "attributes": {
            "ROUTING": "X2Y5/E240;X2Y5/E240/S241;1;X4Y5/S240;X4Y5/S240/E242;1;X4Y6/SEL7;X4Y6/SEL7/S241;1;X2Y6/SEL7;X2Y6/SEL7/S242;1;X2Y4/F5;;1;X2Y4/N130;X2Y4/N130/F5;1;X2Y4/S240;X2Y4/S240/N130;1;X2Y5/SEL7;X2Y5/SEL7/S241;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 10021 ] ,
          "attributes": {
            "ROUTING": "X1Y6/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 10020 ] ,
          "attributes": {
            "ROUTING": "X2Y6/OF30;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "wb.master.addr_reg_DFFE_Q_29_D_MUX2_LUT5_O_I0_LUT3_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 10018 ] ,
          "attributes": {
            "ROUTING": "X2Y8/E130;X2Y8/E130/F4;1;X2Y8/N260;X2Y8/N260/E130;1;X2Y7/X03;X2Y7/X03/N261;1;X2Y7/B4;X2Y7/B4/X03;1;X0Y4/E230;X0Y4/E230/N231;1;X1Y4/X02;X1Y4/X02/E231;1;X1Y4/D7;X1Y4/D7/X02;1;X1Y7/N250;X1Y7/N250/E834;1;X1Y5/N200;X1Y5/N200/N252;1;X1Y4/C6;X1Y4/C6/N201;1;X2Y7/N230;X2Y7/N230/N131;1;X2Y5/W230;X2Y5/W230/N232;1;X1Y5/B6;X1Y5/B6/W231;1;X2Y7/W830;X2Y7/W830/N131;1;X0Y5/N230;X0Y5/N230/W232;1;X2Y8/F4;;1;X2Y8/N130;X2Y8/N130/F4;1;X2Y7/D5;X2Y7/D5/N131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10014 ] ,
          "attributes": {
            "ROUTING": "X3Y2/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_20_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 10013 ] ,
          "attributes": {
            "ROUTING": "X2Y2/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 10011 ] ,
          "attributes": {
            "ROUTING": "X2Y2/B6;X2Y2/B6/N250;1;X2Y2/F5;;1;X2Y2/N250;X2Y2/N250/F5;1;X2Y2/B7;X2Y2/B7/N250;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 10009 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 10008 ] ,
          "attributes": {
            "ROUTING": "X2Y2/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[12]": {
          "hide_name": 0,
          "bits": [ 9997 ] ,
          "attributes": {
            "ROUTING": "X2Y2/X06;X2Y2/X06/W211;1;X2Y2/A6;X2Y2/A6/X06;1;X3Y1/SN10;X3Y1/SN10/Q1;1;X3Y2/W210;X3Y2/W210/S111;1;X2Y2/B5;X2Y2/B5/W211;1;X3Y1/Q1;;1;X3Y1/EW20;X3Y1/EW20/Q1;1;X2Y1/D7;X2Y1/D7/W121;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 9996 ] ,
          "attributes": {
            "ROUTING": "X2Y2/OF6;;1;X2Y2/E130;X2Y2/E130/OF6;1;X3Y2/N270;X3Y2/N270/E131;1;X3Y1/A1;X3Y1/A1/N271;1;X3Y1/XD1;X3Y1/XD1/A1;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_19_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT_ALU_CIN_SUM[2]": {
          "hide_name": 0,
          "bits": [ 9993 ] ,
          "attributes": {
            "ROUTING": "X2Y3/B3;X2Y3/B3/X01;1;X3Y2/F0;;1;X3Y2/EW20;X3Y2/EW20/F0;1;X2Y2/S220;X2Y2/S220/W121;1;X2Y3/X01;X2Y3/X01/S221;1;X2Y3/B2;X2Y3/B2/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_18_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9991 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_18_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9990 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[13]": {
          "hide_name": 0,
          "bits": [ 9979 ] ,
          "attributes": {
            "ROUTING": "X3Y1/W250;X3Y1/W250/Q5;1;X2Y1/X08;X2Y1/X08/W251;1;X2Y1/C7;X2Y1/C7/X08;1;X3Y2/W200;X3Y2/W200/S101;1;X2Y2/S200;X2Y2/S200/W201;1;X2Y3/E200;X2Y3/E200/S201;1;X2Y3/A2;X2Y3/A2/E200;1;X3Y1/S100;X3Y1/S100/Q5;1;X3Y2/S240;X3Y2/S240/S101;1;X3Y2/B0;X3Y2/B0/S240;1;X3Y1/Q5;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 9978 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF2;;1;X2Y3/E220;X2Y3/E220/OF2;1;X3Y3/N220;X3Y3/N220/E221;1;X3Y1/C5;X3Y1/C5/N222;1;X3Y1/XD5;X3Y1/XD5/C5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9975 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9973 ] ,
          "attributes": {
            "ROUTING": "X2Y1/B0;X2Y1/B0/W231;1;X3Y2/F1;;1;X3Y2/N130;X3Y2/N130/F1;1;X3Y1/W230;X3Y1/W230/N131;1;X2Y1/B1;X2Y1/B1/W231;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9971 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9970 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[14]": {
          "hide_name": 0,
          "bits": [ 9959 ] ,
          "attributes": {
            "ROUTING": "X3Y1/S240;X3Y1/S240/Q4;1;X3Y2/X05;X3Y2/X05/S241;1;X3Y2/B1;X3Y2/B1/X05;1;X3Y1/W100;X3Y1/W100/Q4;1;X2Y1/N200;X2Y1/N200/W101;1;X2Y1/A0;X2Y1/A0/N200;1;X3Y1/Q4;;1;X3Y1/EW10;X3Y1/EW10/Q4;1;X2Y1/B7;X2Y1/B7/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 9958 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF0;;1;X2Y1/E100;X2Y1/E100/OF0;1;X3Y1/D4;X3Y1/D4/E101;1;X3Y1/XD4;X3Y1/XD4/D4;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_17_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9955 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9953 ] ,
          "attributes": {
            "ROUTING": "X1Y3/B4;X1Y3/B4/W232;1;X3Y2/F2;;1;X3Y2/S130;X3Y2/S130/F2;1;X3Y3/W230;X3Y3/W230/S131;1;X1Y3/B5;X1Y3/B5/W232;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0_LUT3_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 9945 ] ,
          "attributes": {
            "ROUTING": "X2Y1/W220;X2Y1/W220/N222;1;X1Y1/X05;X1Y1/X05/W221;1;X1Y1/SEL2;X1Y1/SEL2/X05;1;X2Y3/X05;X2Y3/X05/N222;1;X2Y3/SEL2;X2Y3/SEL2/X05;1;X1Y3/X08;X1Y3/X08/W271;1;X1Y3/SEL4;X1Y3/SEL4/X08;1;X2Y6/N270;X2Y6/N270/OF7;1;X2Y4/N270;X2Y4/N270/N272;1;X1Y3/SEL2;X1Y3/SEL2/X08;1;X2Y3/W270;X2Y3/W270/N271;1;X2Y1/X05;X2Y1/X05/N222;1;X2Y1/SEL0;X2Y1/SEL0/X05;1;X1Y4/N260;X1Y4/N260/N232;1;X1Y2/X07;X1Y2/X07/N262;1;X1Y2/SEL6;X1Y2/SEL6/X07;1;X2Y6/SN20;X2Y6/SN20/OF7;1;X2Y5/N220;X2Y5/N220/N121;1;X2Y3/N220;X2Y3/N220/N222;1;X2Y2/X07;X2Y2/X07/N221;1;X2Y2/SEL6;X2Y2/SEL6/X07;1;X2Y6/OF7;;1;X2Y6/W130;X2Y6/W130/OF7;1;X1Y6/N230;X1Y6/N230/W131;1;X1Y4/N230;X1Y4/N230/N232;1;X1Y2/N230;X1Y2/N230/N232;1;X1Y1/X08;X1Y1/X08/N231;1;X1Y1/SEL0;X1Y1/SEL0/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9943 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9942 ] ,
          "attributes": {
            "ROUTING": "X1Y3/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[15]": {
          "hide_name": 0,
          "bits": [ 9931 ] ,
          "attributes": {
            "ROUTING": "X2Y1/W830;X2Y1/W830/W131;1;X1Y1/S250;X1Y1/S250/E834;1;X1Y3/S200;X1Y3/S200/S252;1;X1Y3/A4;X1Y3/A4/S200;1;X3Y2/B2;X3Y2/B2/S231;1;X3Y1/S230;X3Y1/S230/Q3;1;X3Y1/Q3;;1;X3Y1/W130;X3Y1/W130/Q3;1;X2Y1/A7;X2Y1/A7/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 9930 ] ,
          "attributes": {
            "ROUTING": "X1Y3/OF4;;1;X1Y3/N130;X1Y3/N130/OF4;1;X1Y2/N830;X1Y2/N830/N131;1;X1Y1/E250;X1Y1/E250/S834;1;X3Y1/A3;X3Y1/A3/E252;1;X3Y1/XD3;X3Y1/XD3/A3;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_16_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9927 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9925 ] ,
          "attributes": {
            "ROUTING": "X2Y3/B4;X2Y3/B4/S271;1;X3Y2/F3;;1;X3Y2/W130;X3Y2/W130/F3;1;X2Y2/S270;X2Y2/S270/W131;1;X2Y3/B5;X2Y3/B5/S271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9923 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9922 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[16]": {
          "hide_name": 0,
          "bits": [ 9911 ] ,
          "attributes": {
            "ROUTING": "X3Y4/N250;X3Y4/N250/W111;1;X3Y3/W250;X3Y3/W250/N251;1;X2Y3/A4;X2Y3/A4/W251;1;X3Y2/B3;X3Y2/B3/N212;1;X4Y4/Q5;;1;X4Y3/D7;X4Y3/D7/N131;1;X4Y4/EW10;X4Y4/EW10/Q5;1;X4Y4/N130;X4Y4/N130/Q5;1;X3Y4/N210;X3Y4/N210/W111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 9910 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF4;;1;X2Y3/E240;X2Y3/E240/OF4;1;X4Y3/S240;X4Y3/S240/E242;1;X4Y4/D5;X4Y4/D5/S241;1;X4Y4/XD5;X4Y4/XD5/D5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_15_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9907 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9905 ] ,
          "attributes": {
            "ROUTING": "X2Y3/B6;X2Y3/B6/W211;1;X3Y2/F4;;1;X3Y2/SN10;X3Y2/SN10/F4;1;X3Y3/W210;X3Y3/W210/S111;1;X2Y3/B7;X2Y3/B7/W211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9903 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9902 ] ,
          "attributes": {
            "ROUTING": "X2Y3/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[17]": {
          "hide_name": 0,
          "bits": [ 9891 ] ,
          "attributes": {
            "ROUTING": "X5Y3/W100;X5Y3/W100/Q3;1;X4Y3/C7;X4Y3/C7/W101;1;X5Y3/W800;X5Y3/W800/Q3;1;X2Y3/W200;X2Y3/W200/E808;1;X2Y3/A6;X2Y3/A6/W200;1;X5Y3/Q3;;1;X5Y3/N100;X5Y3/N100/Q3;1;X5Y2/W240;X5Y2/W240/N101;1;X3Y2/X03;X3Y2/X03/W242;1;X3Y2/B4;X3Y2/B4/X03;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 9890 ] ,
          "attributes": {
            "ROUTING": "X2Y3/OF6;;1;X2Y3/E260;X2Y3/E260/OF6;1;X4Y3/E270;X4Y3/E270/E262;1;X5Y3/A3;X5Y3/A3/E271;1;X5Y3/XD3;X5Y3/XD3/A3;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_14_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9887 ] ,
          "attributes": {
            "ROUTING": "X3Y2/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9885 ] ,
          "attributes": {
            "ROUTING": "X3Y2/B7;X3Y2/B7/X08;1;X3Y2/F5;;1;X3Y2/X08;X3Y2/X08/F5;1;X3Y2/B6;X3Y2/B6/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9883 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F7;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9882 ] ,
          "attributes": {
            "ROUTING": "X3Y2/F6;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[18]": {
          "hide_name": 0,
          "bits": [ 9871 ] ,
          "attributes": {
            "ROUTING": "X4Y1/SN20;X4Y1/SN20/Q3;1;X4Y2/S260;X4Y2/S260/S121;1;X4Y3/X05;X4Y3/X05/S261;1;X4Y3/B7;X4Y3/B7/X05;1;X3Y2/X06;X3Y2/X06/S251;1;X3Y2/A6;X3Y2/A6/X06;1;X4Y1/Q3;;1;X4Y1/EW10;X4Y1/EW10/Q3;1;X3Y1/S250;X3Y1/S250/W111;1;X3Y2/B5;X3Y2/B5/S251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 9870 ] ,
          "attributes": {
            "ROUTING": "X3Y2/OF6;;1;X3Y2/E130;X3Y2/E130/OF6;1;X4Y2/N270;X4Y2/N270/E131;1;X4Y1/A3;X4Y1/A3/N271;1;X4Y1/XD3;X4Y1/XD3/A3;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_13_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9867 ] ,
          "attributes": {
            "ROUTING": "X4Y2/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9865 ] ,
          "attributes": {
            "ROUTING": "X4Y3/B4;X4Y3/B4/S271;1;X4Y2/F0;;1;X4Y2/W130;X4Y2/W130/F0;1;X4Y2/S270;X4Y2/S270/W130;1;X4Y3/B5;X4Y3/B5/S271;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9863 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9862 ] ,
          "attributes": {
            "ROUTING": "X4Y3/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[19]": {
          "hide_name": 0,
          "bits": [ 9851 ] ,
          "attributes": {
            "ROUTING": "X4Y3/A7;X4Y3/A7/W251;1;X4Y3/A4;X4Y3/A4/W251;1;X4Y3/N260;X4Y3/N260/W121;1;X4Y2/X05;X4Y2/X05/N261;1;X4Y2/B0;X4Y2/B0/X05;1;X5Y3/Q5;;1;X5Y3/EW20;X5Y3/EW20/Q5;1;X5Y3/W250;X5Y3/W250/Q5;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 9850 ] ,
          "attributes": {
            "ROUTING": "X4Y3/OF4;;1;X4Y3/E240;X4Y3/E240/OF4;1;X5Y3/C5;X5Y3/C5/E241;1;X5Y3/XD5;X5Y3/XD5/C5;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_12_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9847 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9845 ] ,
          "attributes": {
            "ROUTING": "X2Y1/B3;X2Y1/B3/W211;1;X4Y2/F1;;1;X4Y2/W210;X4Y2/W210/F1;1;X3Y2/N210;X3Y2/N210/W211;1;X3Y1/W210;X3Y1/W210/N211;1;X2Y1/B2;X2Y1/B2/W211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9843 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9842 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[20]": {
          "hide_name": 0,
          "bits": [ 9830 ] ,
          "attributes": {
            "ROUTING": "X4Y1/S220;X4Y1/S220/Q2;1;X4Y3/W220;X4Y3/W220/S222;1;X3Y3/D1;X3Y3/D1/W221;1;X4Y1/W130;X4Y1/W130/Q2;1;X3Y1/W270;X3Y1/W270/W131;1;X2Y1/A2;X2Y1/A2/W271;1;X4Y1/Q2;;1;X4Y1/SN10;X4Y1/SN10/Q2;1;X4Y2/B1;X4Y2/B1/S111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 9829 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF2;;1;X2Y1/E220;X2Y1/E220/OF2;1;X4Y1/D2;X4Y1/D2/E222;1;X4Y1/XD2;X4Y1/XD2/D2;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9826 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_11_D_MUX2_LUT5_O_I0_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9825 ] ,
          "attributes": {
            "ROUTING": "X4Y2/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:326.29-326.103|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT3_F_I1[3]": {
          "hide_name": 0,
          "bits": [ 9795 ] ,
          "attributes": {
            "ROUTING": "X2Y1/X01;X2Y1/X01/N202;1;X2Y1/C0;X2Y1/C0/X01;1;X1Y1/C0;X1Y1/C0/N261;1;X5Y5/N270;X5Y5/N270/E272;1;X5Y4/X04;X5Y4/X04/N271;1;X5Y4/B1;X5Y4/B1/X04;1;X1Y1/C2;X1Y1/C2/N261;1;X1Y5/X07;X1Y5/X07/F6;1;X1Y5/B1;X1Y5/B1/X07;1;X2Y3/C5;X2Y3/C5/X06;1;X1Y3/E260;X1Y3/E260/S261;1;X2Y3/SEL0;X2Y3/SEL0/E261;1;X1Y3/E240;X1Y3/E240/S101;1;X2Y3/C7;X2Y3/C7/E241;1;X2Y1/C5;X2Y1/C5/N202;1;X3Y2/C6;X3Y2/C6/E262;1;X1Y2/S260;X1Y2/S260/S838;1;X2Y3/C2;X2Y3/C2/S261;1;X3Y5/W830;X3Y5/W830/E262;1;X4Y5/N830;X4Y5/N830/E838;1;X4Y2/N130;X4Y2/N130/S838;1;X4Y2/C6;X4Y2/C6/N130;1;X5Y4/X07;X5Y4/X07/W261;1;X5Y4/B0;X5Y4/B0/X07;1;X4Y3/C4;X4Y3/C4/E261;1;X1Y2/S100;X1Y2/S100/S838;1;X2Y3/N200;X2Y3/N200/N252;1;X1Y5/E260;X1Y5/E260/F6;1;X3Y5/E270;X3Y5/E270/E262;1;X4Y5/A7;X4Y5/A7/E271;1;X4Y3/C0;X4Y3/C0/X04;1;X5Y3/C1;X5Y3/C1/E262;1;X4Y4/C0;X4Y4/C0/X04;1;X4Y3/C5;X4Y3/C5/E261;1;X1Y3/C2;X1Y3/C2/X04;1;X2Y1/C3;X2Y1/C3/N262;1;X1Y2/C6;X1Y2/C6/N130;1;X3Y3/E260;X3Y3/E260/S261;1;X4Y3/C1;X4Y3/C1/E261;1;X1Y2/N260;X1Y2/N260/S838;1;X1Y1/C3;X1Y1/C3/N261;1;X2Y2/C7;X2Y2/C7/E261;1;X1Y5/W100;X1Y5/W100/F6;1;X1Y5/D0;X1Y5/D0/W100;1;X5Y3/X04;X5Y3/X04/E252;1;X5Y3/C0;X5Y3/C0/X04;1;X1Y3/C4;X1Y3/C4/X06;1;X2Y3/X04;X2Y3/X04/N252;1;X2Y3/C3;X2Y3/C3/X04;1;X2Y4/B7;X2Y4/B7/N251;1;X3Y3/B7;X3Y3/B7/N250;1;X2Y1/C1;X2Y1/C1/E261;1;X3Y4/C5;X3Y4/C5/X08;1;X2Y3/N260;X2Y3/N260/N262;1;X2Y2/E260;X2Y2/E260/N261;1;X3Y2/C7;X3Y2/C7/E261;1;X4Y4/X04;X4Y4/X04/E252;1;X4Y4/C1;X4Y4/C1/X04;1;X2Y2/C6;X2Y2/C6/E261;1;X6Y3/W260;X6Y3/W260/N262;1;X4Y3/X03;X4Y3/X03/W262;1;X4Y3/B2;X4Y3/B2/X03;1;X1Y1/W230;X1Y1/W230/N131;1;X1Y1/C1;X1Y1/C1/W230;1;X1Y2/N130;X1Y2/N130/S838;1;X1Y2/C7;X1Y2/C7/N130;1;X1Y3/X04;X1Y3/X04/S251;1;X1Y3/C3;X1Y3/C3/X04;1;X3Y3/SEL4;X3Y3/SEL4/X08;1;X3Y3/X08;X3Y3/X08/E252;1;X2Y1/C4;X2Y1/C4/E261;1;X1Y1/E260;X1Y1/E260/N834;1;X2Y1/C2;X2Y1/C2/E261;1;X2Y3/E250;X2Y3/E250/N252;1;X3Y3/X04;X3Y3/X04/E251;1;X3Y3/C2;X3Y3/C2/X04;1;X2Y5/N250;X2Y5/N250/E834;1;X2Y4/E250;X2Y4/E250/N251;1;X3Y4/X08;X3Y4/X08/E251;1;X3Y4/C4;X3Y4/C4/X08;1;X4Y4/B3;X4Y4/B3/X03;1;X1Y3/SEL0;X1Y3/SEL0/X06;1;X6Y5/N260;X6Y5/N260/E838;1;X6Y4/W260;X6Y4/W260/N261;1;X4Y4/X03;X4Y4/X03/W262;1;X4Y4/B2;X4Y4/B2/X03;1;X1Y5/W830;X1Y5/W830/F6;1;X2Y5/N260;X2Y5/N260/E834;1;X2Y4/D6;X2Y4/D6/N261;1;X1Y3/E250;X1Y3/E250/S251;1;X3Y3/E250;X3Y3/E250/E252;1;X4Y3/X04;X4Y3/X04/E251;1;X4Y3/B3;X4Y3/B3/X04;1;X2Y3/C6;X2Y3/C6/X06;1;X1Y2/S250;X1Y2/S250/S838;1;X1Y3/X06;X1Y3/X06/S251;1;X1Y3/C5;X1Y3/C5/X06;1;X3Y4/N830;X3Y4/N830/S262;1;X3Y3/N250;X3Y3/N250/S838;1;X3Y3/B6;X3Y3/B6/N250;1;X2Y2/S260;X2Y2/S260/E261;1;X2Y3/X06;X2Y3/X06/N252;1;X2Y3/C4;X2Y3/C4/X06;1;X3Y2/S260;X3Y2/S260/E262;1;X3Y3/C3;X3Y3/C3/S261;1;X1Y5/F6;;1;X1Y5/N830;X1Y5/N830/F6;1;X1Y2/E260;X1Y2/E260/S838;1;X3Y2/E260;X3Y2/E260/E262;1;X4Y2/C7;X4Y2/C7/E261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT3_F_I1[2]": {
          "hide_name": 0,
          "bits": [ 9793 ] ,
          "attributes": {
            "ROUTING": "X2Y1/B4;X2Y1/B4/X03;1;X4Y2/F2;;1;X4Y2/SN20;X4Y2/SN20/F2;1;X4Y1/W260;X4Y1/W260/N121;1;X2Y1/X03;X2Y1/X03/W262;1;X2Y1/B5;X2Y1/B5/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0_LUT3_F_I1[4]": {
          "hide_name": 0,
          "bits": [ 9785 ] ,
          "attributes": {
            "ROUTING": "X2Y3/SEL4;X2Y3/SEL4/X08;1;X2Y5/N270;X2Y5/N270/OF7;1;X2Y3/X08;X2Y3/X08/N272;1;X2Y3/SEL6;X2Y3/SEL6/X08;1;X2Y3/E270;X2Y3/E270/S828;1;X4Y3/X08;X4Y3/X08/E272;1;X4Y3/SEL4;X4Y3/SEL4/X08;1;X4Y4/N260;X4Y4/N260/E262;1;X4Y2/X07;X4Y2/X07/N262;1;X4Y2/SEL6;X4Y2/SEL6/X07;1;X2Y1/SEL4;X2Y1/SEL4/X07;1;X2Y4/N820;X2Y4/N820/N121;1;X2Y3/N240;X2Y3/N240/S828;1;X2Y1/X07;X2Y1/X07/N242;1;X2Y1/SEL2;X2Y1/SEL2/X07;1;X3Y4/N260;X3Y4/N260/E261;1;X3Y2/X07;X3Y2/X07/N262;1;X3Y2/SEL6;X3Y2/SEL6/X07;1;X2Y5/OF7;;1;X2Y5/SN20;X2Y5/SN20/OF7;1;X2Y4/E260;X2Y4/E260/N121;1;X3Y4/SEL4;X3Y4/SEL4/E261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9783 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F5;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9782 ] ,
          "attributes": {
            "ROUTING": "X2Y1/F4;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "wb.led_wb_adr_o[21]": {
          "hide_name": 0,
          "bits": [ 9770 ] ,
          "attributes": {
            "ROUTING": "X4Y1/EW20;X4Y1/EW20/Q0;1;X3Y1/S260;X3Y1/S260/W121;1;X3Y3/C1;X3Y3/C1/S262;1;X4Y1/W200;X4Y1/W200/Q0;1;X2Y1/S200;X2Y1/S200/W202;1;X2Y1/A4;X2Y1/A4/S200;1;X4Y1/Q0;;1;X4Y1/S200;X4Y1/S200/Q0;1;X4Y2/X01;X4Y2/X01/S201;1;X4Y2/B2;X4Y2/B2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9769 ] ,
          "attributes": {
            "ROUTING": "X2Y1/OF4;;1;X2Y1/EW20;X2Y1/EW20/OF4;1;X3Y1/E220;X3Y1/E220/E121;1;X4Y1/D0;X4Y1/D0/E221;1;X4Y1/XD0;X4Y1/XD0/D0;1"
          }
        },
        "wb.led_wb_adr_o[30]": {
          "hide_name": 0,
          "bits": [ 9757 ] ,
          "attributes": {
            "ROUTING": "X6Y3/SN20;X6Y3/SN20/Q3;1;X6Y4/W220;X6Y4/W220/S121;1;X4Y4/W230;X4Y4/W230/W222;1;X3Y4/B1;X3Y4/B1/W231;1;X5Y3/N200;X5Y3/N200/W101;1;X5Y2/X01;X5Y2/X01/N201;1;X5Y2/B5;X5Y2/B5/X01;1;X6Y3/Q3;;1;X6Y3/W100;X6Y3/W100/Q3;1;X5Y3/W200;X5Y3/W200/W101;1;X3Y3/X01;X3Y3/X01/W202;1;X3Y3/A6;X3Y3/A6/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9756 ] ,
          "attributes": {
            "ROUTING": "X3Y3/OF6;;1;X3Y3/E130;X3Y3/E130/OF6;1;X4Y3/E230;X4Y3/E230/E131;1;X6Y3/B3;X6Y3/B3/E232;1;X6Y3/XD3;X6Y3/XD3/B3;1"
          }
        },
        "wb.led_wb_adr_o[31]": {
          "hide_name": 0,
          "bits": [ 9744 ] ,
          "attributes": {
            "ROUTING": "X6Y4/N250;X6Y4/N250/E111;1;X6Y2/X04;X6Y2/X04/N252;1;X6Y2/B0;X6Y2/B0/X04;1;X5Y4/N100;X5Y4/N100/Q3;1;X5Y4/A0;X5Y4/A0/N100;1;X5Y4/Q3;;1;X5Y4/EW10;X5Y4/EW10/Q3;1;X4Y4/W250;X4Y4/W250/W111;1;X3Y4/A1;X3Y4/A1/W251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "hdlname": "wb wb_adr_o"
          }
        },
        "wb.master.addr_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9743 ] ,
          "attributes": {
            "ROUTING": "X5Y4/OF0;;1;X5Y4/E200;X5Y4/E200/OF0;1;X5Y4/A3;X5Y4/A3/E200;1;X5Y4/XD3;X5Y4/XD3/A3;1"
          }
        },
        "wb.master.addr_reg_DFFE_Q_31_CE_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 9742 ] ,
          "attributes": {
            "ROUTING": "X4Y1/W220;X4Y1/W220/N222;1;X2Y1/W230;X2Y1/W230/W222;1;X1Y1/X06;X1Y1/X06/W231;1;X1Y1/CE2;X1Y1/CE2/X06;1;X3Y1/CE1;X3Y1/CE1/X05;1;X4Y1/X08;X4Y1/X08/N272;1;X4Y1/CE2;X4Y1/CE2/X08;1;X5Y4/CE2;X5Y4/CE2/N211;1;X4Y5/S100;X4Y5/S100/F7;1;X4Y5/N210;X4Y5/N210/S100;1;X4Y4/CE2;X4Y4/CE2/N211;1;X5Y3/E210;X5Y3/E210/N212;1;X6Y3/CE1;X6Y3/CE1/E211;1;X5Y4/CE1;X5Y4/CE1/E271;1;X4Y3/N270;X4Y3/N270/N272;1;X4Y1/W270;X4Y1/W270/N272;1;X3Y1/X08;X3Y1/X08/W271;1;X3Y1/CE0;X3Y1/CE0/X08;1;X5Y3/CE2;X5Y3/CE2/N212;1;X1Y5/CE1;X1Y5/CE1/W212;1;X4Y4/E270;X4Y4/E270/N271;1;X6Y4/N270;X6Y4/N270/E272;1;X6Y3/X06;X6Y3/X06/N271;1;X6Y3/CE0;X6Y3/CE0/X06;1;X3Y5/W210;X3Y5/W210/W111;1;X1Y5/CE2;X1Y5/CE2/W212;1;X4Y1/CE0;X4Y1/CE0/X05;1;X3Y5/N250;X3Y5/N250/W111;1;X3Y3/N200;X3Y3/N200/N252;1;X3Y1/X05;X3Y1/X05/N202;1;X3Y1/CE2;X3Y1/CE2/X05;1;X4Y5/N270;X4Y5/N270/F7;1;X4Y3/N220;X4Y3/N220/N272;1;X4Y1/X05;X4Y1/X05/N222;1;X4Y1/CE1;X4Y1/CE1/X05;1;X4Y5/F7;;1;X4Y5/EW10;X4Y5/EW10/F7;1;X5Y5/N210;X5Y5/N210/E111;1;X5Y3/CE1;X5Y3/CE1/N212;1"
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9732 ] ,
          "attributes": {
            "ROUTING": "X1Y12/S240;X1Y12/S240/W241;1;X1Y13/X03;X1Y13/X03/S241;1;X1Y13/D3;X1Y13/D3/X03;1;X1Y8/X04;X1Y8/X04/W272;1;X1Y8/C0;X1Y8/C0/X04;1;X2Y6/S270;X2Y6/S270/W271;1;X2Y8/S820;X2Y8/S820/S272;1;X2Y12/W240;X2Y12/W240/S824;1;X1Y12/C7;X1Y12/C7/W241;1;X1Y12/D3;X1Y12/D3/S222;1;X1Y10/S220;X1Y10/S220/W222;1;X1Y12/W220;X1Y12/W220/S222;1;X1Y12/C2;X1Y12/C2/W220;1;X3Y8/W270;X3Y8/W270/S272;1;X1Y8/X08;X1Y8/X08/W272;1;X1Y8/D1;X1Y8/D1/X08;1;X1Y13/C6;X1Y13/C6/N221;1;X1Y10/D1;X1Y10/D1/W222;1;X3Y6/W270;X3Y6/W270/S272;1;X1Y6/X04;X1Y6/X04/W272;1;X1Y6/C0;X1Y6/C0/X04;1;X3Y10/W220;X3Y10/W220/S222;1;X1Y10/X01;X1Y10/X01/W222;1;X1Y10/C0;X1Y10/C0/X01;1;X3Y4/F7;;1;X3Y4/S270;X3Y4/S270/F7;1;X3Y6/S270;X3Y6/S270/S272;1;X3Y8/S220;X3Y8/S220/S272;1;X3Y10/S810;X3Y10/S810/S222;1;X3Y14/W220;X3Y14/W220/S814;1;X1Y14/N220;X1Y14/N220/W222;1;X1Y13/W220;X1Y13/W220/N221;1;X1Y13/C2;X1Y13/C2/W220;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.data_reg_DFFE_Q_26_D_MUX2_LUT5_O_S0[1]": {
          "hide_name": 0,
          "bits": [ 9727 ] ,
          "attributes": {
            "ROUTING": "X1Y8/B0;X1Y8/B0/X05;1;X3Y12/EW20;X3Y12/EW20/F6;1;X2Y12/W820;X2Y12/W820/W121;1;X1Y12/S270;X1Y12/S270/E824;1;X1Y13/B6;X1Y13/B6/S271;1;X1Y13/B3;X1Y13/B3/W240;1;X0Y3/S270;X0Y3/S270/E824;1;X0Y5/E270;X0Y5/E270/S272;1;X1Y5/A6;X1Y5/A6/E271;1;X1Y10/B0;X1Y10/B0/X05;1;X1Y12/B2;X1Y12/B2/X03;1;X3Y12/SN20;X3Y12/SN20/F6;1;X3Y11/N260;X3Y11/N260/N121;1;X3Y9/N270;X3Y9/N270/N262;1;X3Y8/E270;X3Y8/E270/N271;1;X4Y8/X04;X4Y8/X04/E271;1;X4Y8/C2;X4Y8/C2/X04;1;X1Y8/X05;X1Y8/X05/N262;1;X1Y8/B1;X1Y8/B1/X05;1;X3Y12/S100;X3Y12/S100/F6;1;X1Y12/X07;X1Y12/X07/W262;1;X1Y12/B7;X1Y12/B7/X07;1;X1Y4/X07;X1Y4/X07/E261;1;X1Y4/B6;X1Y4/B6/X07;1;X1Y10/X05;X1Y10/X05/N262;1;X1Y10/B1;X1Y10/B1/X05;1;X1Y13/B2;X1Y13/B2/W240;1;X1Y13/W240;X1Y13/W240/W242;1;X3Y13/W240;X3Y13/W240/S101;1;X3Y7/N820;X3Y7/N820/N272;1;X3Y3/W820;X3Y3/W820/N824;1;X1Y12/X03;X1Y12/X03/W262;1;X1Y12/B3;X1Y12/B3/X03;1;X3Y12/F6;;1;X3Y12/W260;X3Y12/W260/F6;1;X1Y12/N260;X1Y12/N260/W262;1;X1Y10/N260;X1Y10/N260/N262;1;X1Y8/N830;X1Y8/N830/N262;1;X1Y4/W260;X1Y4/W260/N834;1;X0Y4/E260;X0Y4/E260/E262;1;X1Y4/C7;X1Y4/C7/E261;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I0_I2[4]": {
          "hide_name": 0,
          "bits": [ 9725 ] ,
          "attributes": {
            "ROUTING": "X1Y13/F6;;1;X1Y13/X07;X1Y13/X07/F6;1;X1Y13/SEL0;X1Y13/SEL0/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_adr_o[2]": {
          "hide_name": 0,
          "bits": [ 9714 ] ,
          "attributes": {
            "ROUTING": "X1Y3/N250;X1Y3/N250/N252;1;X1Y2/W250;X1Y2/W250/N251;1;X1Y2/B1;X1Y2/B1/W250;1;X1Y5/SN10;X1Y5/SN10/Q5;1;X1Y6/B3;X1Y6/B3/S111;1;X1Y4/B7;X1Y4/B7/N251;1;X1Y6/B5;X1Y6/B5/S251;1;X1Y5/S250;X1Y5/S250/Q5;1;X1Y6/B7;X1Y6/B7/S251;1;X1Y5/Q5;;1;X1Y5/N250;X1Y5/N250/Q5;1;X1Y4/X06;X1Y4/X06/N251;1;X1Y4/A6;X1Y4/A6/X06;1",
            "hdlname": "wb wb_adr_o",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_adr_o[3]": {
          "hide_name": 0,
          "bits": [ 9703 ] ,
          "attributes": {
            "ROUTING": "X1Y6/A5;X1Y6/A5/S101;1;X1Y2/B2;X1Y2/B2/N231;1;X1Y6/A7;X1Y6/A7/S101;1;X1Y5/A0;X1Y5/A0/X01;1;X1Y5/S100;X1Y5/S100/Q2;1;X1Y5/S130;X1Y5/S130/Q2;1;X1Y6/A3;X1Y6/A3/S131;1;X1Y5/Q2;;1;X1Y5/X01;X1Y5/X01/Q2;1;X1Y5/N220;X1Y5/N220/Q2;1;X1Y3/N230;X1Y3/N230/N222;1",
            "hdlname": "wb wb_adr_o",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:28.28-28.36",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_dat_i[0]": {
          "hide_name": 0,
          "bits": [ 9690 ] ,
          "attributes": {
            "ROUTING": "X1Y10/E240;X1Y10/E240/Q4;1;X1Y10/B7;X1Y10/B7/E240;1;X1Y11/B0;X1Y11/B0/S231;1;X1Y10/W100;X1Y10/W100/Q4;1;X1Y10/S230;X1Y10/S230/W100;1;X1Y10/Q4;;1;X1Y10/SN20;X1Y10/SN20/Q4;1;X1Y11/B7;X1Y11/B7/S121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.led_wb_dat_o[0]": {
          "hide_name": 0,
          "bits": [ 9686 ] ,
          "attributes": {
            "ROUTING": "X1Y8/A0;X1Y8/A0/X02;1;X1Y11/A0;X1Y11/A0/N200;1;X1Y11/S200;X1Y11/S200/Q0;1;X1Y13/S210;X1Y13/S210/S202;1;X1Y14/A6;X1Y14/A6/S211;1;X1Y11/Q0;;1;X1Y11/N200;X1Y11/N200/Q0;1;X1Y9/N210;X1Y9/N210/N202;1;X1Y8/X02;X1Y8/X02/N211;1;X1Y8/A1;X1Y8/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/gen_mux_wb.sv:60.36-60.46",
            "hdlname": "wb mux wbs0_dat_i"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9683 ] ,
          "attributes": {
            "ROUTING": "X1Y11/F0;;1;X1Y11/XD0;X1Y11/XD0/F0;1"
          }
        },
        "wb.led_wb_dat_i[1]": {
          "hide_name": 0,
          "bits": [ 9674 ] ,
          "attributes": {
            "ROUTING": "X1Y13/E240;X1Y13/E240/S242;1;X2Y13/X07;X2Y13/X07/E241;1;X2Y13/B6;X2Y13/B6/X07;1;X1Y15/B6;X1Y15/B6/S252;1;X1Y11/Q4;;1;X1Y11/N100;X1Y11/N100/Q4;1;X1Y10/B6;X1Y10/B6/N101;1;X1Y11/S240;X1Y11/S240/Q4;1;X1Y13/S250;X1Y13/S250/S242;1",
            "hdlname": "wb wb_dat_o",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_dat_o[1]": {
          "hide_name": 0,
          "bits": [ 9668 ] ,
          "attributes": {
            "ROUTING": "X1Y15/N100;X1Y15/N100/Q3;1;X1Y15/A0;X1Y15/A0/N100;1;X1Y10/A1;X1Y10/A1/E210;1;X1Y15/SN10;X1Y15/SN10/Q3;1;X1Y14/N810;X1Y14/N810/N111;1;X1Y10/E210;X1Y10/E210/N814;1;X1Y10/A0;X1Y10/A0/E210;1;X1Y15/Q3;;1;X1Y15/X06;X1Y15/X06/Q3;1;X1Y15/A6;X1Y15/A6/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/gen_mux_wb.sv:60.36-60.46",
            "hdlname": "wb mux wbs0_dat_i"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9664 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F6;;1;X1Y15/C3;X1Y15/C3/F6;1;X1Y15/XD3;X1Y15/XD3/C3;1"
          }
        },
        "wb.led_wb_dat_i[2]": {
          "hide_name": 0,
          "bits": [ 9653 ] ,
          "attributes": {
            "ROUTING": "X1Y14/S200;X1Y14/S200/Q0;1;X1Y15/X07;X1Y15/X07/S201;1;X1Y15/B7;X1Y15/B7/X07;1;X1Y13/E230;X1Y13/E230/N131;1;X3Y13/W800;X3Y13/W800/E232;1;X4Y13/N230;X4Y13/N230/E808;1;X4Y12/B0;X4Y12/B0/N231;1;X1Y14/Q0;;1;X1Y14/N130;X1Y14/N130/Q0;1;X1Y13/B0;X1Y13/B0/N131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.led_wb_dat_o[2]": {
          "hide_name": 0,
          "bits": [ 9650 ] ,
          "attributes": {
            "ROUTING": "X1Y15/N220;X1Y15/N220/Q2;1;X1Y13/X01;X1Y13/X01/N222;1;X1Y13/A6;X1Y13/A6/X01;1;X1Y15/S100;X1Y15/S100/Q2;1;X1Y16/A5;X1Y16/A5/S101;1;X1Y15/Q2;;1;X1Y15/E130;X1Y15/E130/Q2;1;X1Y15/A7;X1Y15/A7/E130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/gen_mux_wb.sv:60.36-60.46",
            "hdlname": "wb mux wbs0_dat_i"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9647 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F7;;1;X1Y15/A2;X1Y15/A2/F7;1;X1Y15/XD2;X1Y15/XD2/A2;1"
          }
        },
        "wb.led_wb_dat_i[3]": {
          "hide_name": 0,
          "bits": [ 9637 ] ,
          "attributes": {
            "ROUTING": "X1Y14/EW10;X1Y14/EW10/Q4;1;X2Y14/N210;X2Y14/N210/E111;1;X2Y13/E210;X2Y13/E210/N211;1;X3Y13/B7;X3Y13/B7/E211;1;X1Y14/Q4;;1;X1Y14/SN20;X1Y14/SN20/Q4;1;X1Y14/N100;X1Y14/N100/Q4;1;X1Y15/B4;X1Y15/B4/S121;1;X1Y13/B7;X1Y13/B7/N101;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.led_wb_dat_o[3]": {
          "hide_name": 0,
          "bits": [ 9633 ] ,
          "attributes": {
            "ROUTING": "X1Y13/A2;X1Y13/A2/X02;1;X1Y15/N210;X1Y15/N210/Q1;1;X1Y13/X02;X1Y13/X02/N212;1;X1Y13/A3;X1Y13/A3/X02;1;X1Y15/E100;X1Y15/E100/Q1;1;X1Y15/A4;X1Y15/A4/E100;1;X1Y15/Q1;;1;X1Y15/S130;X1Y15/S130/Q1;1;X1Y16/S230;X1Y16/S230/S131;1;X1Y18/S260;X1Y18/S260/S232;1;X1Y20/X05;X1Y20/X05/S262;1;X1Y20/A5;X1Y20/A5/X05;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/gen_mux_wb.sv:60.36-60.46",
            "hdlname": "wb mux wbs0_dat_i"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9630 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F4;;1;X1Y15/C1;X1Y15/C1/F4;1;X1Y15/XD1;X1Y15/XD1/C1;1"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_D_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9628 ] ,
          "attributes": {
            "ROUTING": "X1Y15/D7;X1Y15/D7/X02;1;X1Y15/D6;X1Y15/D6/X02;1;X1Y11/D0;X1Y11/D0/S201;1;X1Y14/S210;X1Y14/S210/S212;1;X1Y15/X02;X1Y15/X02/S211;1;X1Y15/D4;X1Y15/D4/X02;1;X1Y14/X04;X1Y14/X04/S212;1;X1Y14/D7;X1Y14/D7/X04;1;X1Y6/F5;;1;X1Y6/S250;X1Y6/S250/F5;1;X1Y8/S250;X1Y8/S250/S252;1;X1Y10/S200;X1Y10/S200/S252;1;X1Y12/S210;X1Y12/S210/S202;1;X1Y14/X08;X1Y14/X08/S212;1;X1Y14/D3;X1Y14/D3/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_D_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9627 ] ,
          "attributes": {
            "ROUTING": "X1Y14/W230;X1Y14/W230/S808;1;X0Y14/E260;X0Y14/E260/E232;1;X1Y14/C3;X1Y14/C3/E261;1;X0Y10/E210;X0Y10/E210/E202;1;X1Y10/S210;X1Y10/S210/E211;1;X1Y11/X02;X1Y11/X02/S211;1;X1Y11/C0;X1Y11/C0/X02;1;X1Y14/C7;X1Y14/C7/S230;1;X1Y15/C4;X1Y15/C4/S131;1;X1Y14/S230;X1Y14/S230/S808;1;X1Y10/W200;X1Y10/W200/S804;1;X1Y15/C7;X1Y15/C7/S131;1;X1Y6/F3;;1;X1Y6/S800;X1Y6/S800/F3;1;X1Y14/S130;X1Y14/S130/S808;1;X1Y15/C6;X1Y15/C6/S131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_dat_i[4]": {
          "hide_name": 0,
          "bits": [ 9617 ] ,
          "attributes": {
            "ROUTING": "X1Y14/N230;X1Y14/N230/W131;1;X1Y12/B0;X1Y12/B0/N232;1;X2Y14/SN10;X2Y14/SN10/Q2;1;X2Y13/N250;X2Y13/N250/N111;1;X2Y13/B7;X2Y13/B7/N250;1;X2Y14/Q2;;1;X2Y14/W130;X2Y14/W130/Q2;1;X1Y14/A7;X1Y14/A7/W131;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.led_wb_dat_o[4]": {
          "hide_name": 0,
          "bits": [ 9614 ] ,
          "attributes": {
            "ROUTING": "X1Y13/N210;X1Y13/N210/N111;1;X1Y12/A7;X1Y12/A7/N211;1;X1Y14/X05;X1Y14/X05/Q2;1;X1Y14/B7;X1Y14/B7/X05;1;X1Y14/Q2;;1;X1Y14/SN10;X1Y14/SN10/Q2;1;X1Y15/S810;X1Y15/S810/S111;1;X1Y23/N210;X1Y23/N210/S818;1;X1Y21/X02;X1Y21/X02/N212;1;X1Y21/A3;X1Y21/A3/X02;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/gen_mux_wb.sv:60.36-60.46",
            "hdlname": "wb mux wbs0_dat_i"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9611 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F7;;1;X1Y14/A2;X1Y14/A2/F7;1;X1Y14/XD2;X1Y14/XD2/A2;1"
          }
        },
        "wb.led_wb_dat_o[5]": {
          "hide_name": 0,
          "bits": [ 9607 ] ,
          "attributes": {
            "ROUTING": "X1Y14/X02;X1Y14/X02/Q3;1;X1Y14/A3;X1Y14/A3/X02;1;X1Y14/S800;X1Y14/S800/Q3;1;X1Y22/N200;X1Y22/N200/S808;1;X1Y21/X01;X1Y21/X01/N201;1;X1Y21/A0;X1Y21/A0/X01;1;X1Y12/A3;X1Y12/A3/N272;1;X1Y12/A2;X1Y12/A2/N272;1;X1Y14/W130;X1Y14/W130/Q3;1;X1Y14/N270;X1Y14/N270/W130;1;X1Y14/Q3;;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/gen_mux_wb.sv:60.36-60.46",
            "hdlname": "wb mux wbs0_dat_i"
          }
        },
        "wb.intLeds.led_reg_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9604 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F3;;1;X1Y14/XD3;X1Y14/XD3/F3;1"
          }
        },
        "wb.master.wb_we_o_reg_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 9603 ] ,
          "attributes": {
            "ROUTING": "X1Y14/W270;X1Y14/W270/S828;1;X0Y14/E270;X0Y14/E270/E272;1;X1Y14/CE1;X1Y14/CE1/E271;1;X1Y10/W270;X1Y10/W270/S824;1;X0Y10/S270;X0Y10/S270/W271;1;X0Y11/E270;X0Y11/E270/S271;1;X1Y11/CE0;X1Y11/CE0/E271;1;X1Y15/CE1;X1Y15/CE1/X05;1;X1Y6/F7;;1;X1Y6/S820;X1Y6/S820/F7;1;X1Y14/S240;X1Y14/S240/S828;1;X1Y15/X05;X1Y15/X05/S241;1;X1Y15/CE0;X1Y15/CE0/X05;1"
          }
        },
        "wb.led_wb_ack_o": {
          "hide_name": 0,
          "bits": [ 9600 ] ,
          "attributes": {
            "ROUTING": "X1Y6/X05;X1Y6/X05/Q2;1;X1Y6/LSR1;X1Y6/LSR1/X05;1;X1Y6/Q2;;1;X1Y6/N100;X1Y6/N100/Q2;1;X1Y6/A0;X1Y6/A0/N100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/gen_mux_wb.sv:65.36-65.46",
            "hdlname": "wb mux wbs0_ack_i"
          }
        },
        "wb.intLeds.ack_DFFR_Q_D[3]": {
          "hide_name": 0,
          "bits": [ 9597 ] ,
          "attributes": {
            "ROUTING": "X1Y6/D2;X1Y6/D2/F0;1;X1Y6/XD2;X1Y6/XD2/D2;1;X1Y6/F0;;1;X1Y6/D7;X1Y6/D7/F0;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.blk_wb_dat_0_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9594 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F0;;1;X9Y10/XD0;X9Y10/XD0/F0;1"
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_D_LUT4_F_I3[3]": {
          "hide_name": 0,
          "bits": [ 9588 ] ,
          "attributes": {
            "ROUTING": "X9Y10/D1;X9Y10/D1/E101;1;X9Y10/D5;X9Y10/D5/E101;1;X8Y10/F7;;1;X8Y10/E100;X8Y10/E100/F7;1;X9Y10/D4;X9Y10/D4/E101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.blinktinst.tvalid": {
          "hide_name": 0,
          "bits": [ 9585 ] ,
          "attributes": {
            "ROUTING": "X9Y10/Q4;;1;X9Y10/SN10;X9Y10/SN10/Q4;1;X9Y11/B0;X9Y11/B0/S111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:30.9-30.15",
            "hdlname": "wb blinktinst tvalid"
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9584 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F4;;1;X9Y10/XD4;X9Y10/XD4/F4;1"
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9583 ] ,
          "attributes": {
            "ROUTING": "X9Y10/F1;;1;X9Y10/X06;X9Y10/X06/F1;1;X9Y10/CE2;X9Y10/CE2/X06;1"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9581 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9579 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "wb.blk_wb_dat_0": {
          "hide_name": 0,
          "bits": [ 9578 ] ,
          "attributes": {
            "ROUTING": "X9Y10/S100;X9Y10/S100/Q0;1;X9Y10/B1;X9Y10/B1/S100;1;X9Y10/X01;X9Y10/X01/Q0;1;X9Y10/A0;X9Y10/A0/X01;1;X9Y10/B4;X9Y10/B4/W100;1;X9Y10/B5;X9Y10/B5/W100;1;X9Y10/Q0;;1;X9Y10/W100;X9Y10/W100/Q0;1;X8Y10/S240;X8Y10/S240/W101;1;X8Y10/B1;X8Y10/B1/S240;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:60.15-60.27",
            "hdlname": "wb blk_wb_dat_0"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9573 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.blinktinst.send_state[1]": {
          "hide_name": 0,
          "bits": [ 9571 ] ,
          "attributes": {
            "ROUTING": "X8Y10/E220;X8Y10/E220/Q2;1;X8Y10/C7;X8Y10/C7/E220;1;X8Y10/Q2;;1;X8Y10/X01;X8Y10/X01/Q2;1;X8Y10/B2;X8Y10/B2/X01;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:14.36-14.44",
            "hdlname": "wb blinktinst wb_dat_o"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9569 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F2;;1;X8Y10/XD2;X8Y10/XD2/F2;1"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9567 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.blinktinst.send_state[2]": {
          "hide_name": 0,
          "bits": [ 9565 ] ,
          "attributes": {
            "ROUTING": "X8Y10/B3;X8Y10/B3/Q3;1;X8Y10/Q3;;1;X8Y10/W130;X8Y10/W130/Q3;1;X8Y10/B7;X8Y10/B7/W130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:14.36-14.44",
            "hdlname": "wb blinktinst wb_dat_o"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9563 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F3;;1;X8Y10/XD3;X8Y10/XD3/F3;1"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9561 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9560 ] ,
          "attributes": {
            "ROUTING": "X8Y10/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:119.31-119.48|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "wb.blinktinst.send_state[3]": {
          "hide_name": 0,
          "bits": [ 9558 ] ,
          "attributes": {
            "ROUTING": "X8Y10/X03;X8Y10/X03/Q4;1;X8Y10/A7;X8Y10/A7/X03;1;X8Y10/Q4;;1;X8Y10/W100;X8Y10/W100/Q4;1;X8Y10/B4;X8Y10/B4/W100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:14.36-14.44",
            "hdlname": "wb blinktinst wb_dat_o"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9556 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F4;;1;X8Y10/XD4;X8Y10/XD4/F4;1"
          }
        },
        "wb.blinktinst.send_state[4]": {
          "hide_name": 0,
          "bits": [ 9553 ] ,
          "attributes": {
            "ROUTING": "X9Y10/A5;X9Y10/A5/E111;1;X9Y10/A1;X9Y10/A1/E111;1;X8Y10/E250;X8Y10/E250/Q5;1;X8Y10/B5;X8Y10/B5/E250;1;X8Y10/Q5;;1;X8Y10/EW10;X8Y10/EW10/Q5;1;X9Y10/A4;X9Y10/A4/E111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/blinktLEDBar/blinktLEDBar.sv:14.36-14.44",
            "hdlname": "wb blinktinst wb_dat_o"
          }
        },
        "wb.blinktinst.send_state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9551 ] ,
          "attributes": {
            "ROUTING": "X8Y10/F5;;1;X8Y10/XD5;X8Y10/XD5/F5;1"
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_D_LUT4_F_I3_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 9550 ] ,
          "attributes": {
            "ROUTING": "X8Y10/CE2;X8Y10/CE2/X08;1;X9Y10/X08;X9Y10/X08/F5;1;X9Y10/CE0;X9Y10/CE0/X08;1;X9Y10/F5;;1;X9Y10/W250;X9Y10/W250/F5;1;X8Y10/X08;X8Y10/X08/W251;1;X8Y10/CE1;X8Y10/CE1/X08;1"
          }
        },
        "wb.blinktinst.tvalid_DFFE_Q_D_LUT4_F_I3[2]": {
          "hide_name": 0,
          "bits": [ 9547 ] ,
          "attributes": {
            "ROUTING": "X9Y11/N100;X9Y11/N100/Q5;1;X9Y11/A0;X9Y11/A0/N100;1;X9Y11/SN20;X9Y11/SN20/Q5;1;X9Y10/C1;X9Y10/C1/N121;1;X9Y10/C5;X9Y10/C5/N111;1;X9Y11/Q5;;1;X9Y11/SN10;X9Y11/SN10/Q5;1;X9Y10/C4;X9Y10/C4/N111;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb blinktinst axis state"
          }
        },
        "wb.blinktinst.axis.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9546 ] ,
          "attributes": {
            "ROUTING": "X9Y11/F0;;1;X9Y11/X05;X9Y11/X05/F0;1;X9Y11/CE2;X9Y11/CE2/X05;1"
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9544 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9542 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9541 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:102.17-102.28|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9539 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9538 ] ,
          "attributes": {
            "ROUTING": "X2Y16/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:102.17-102.28|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 9536 ] ,
          "attributes": {
            "ROUTING": "X2Y16/F4;;1;X2Y16/E100;X2Y16/E100/F4;1;X3Y16/E240;X3Y16/E240/E101;1;X3Y16/B7;X3Y16/B7/E240;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:102.17-102.28|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.txd_reg_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 9534 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F7;;1;X3Y16/S100;X3Y16/S100/F7;1;X3Y17/S200;X3Y17/S200/S101;1;X3Y19/S210;X3Y19/S210/S202;1;X3Y20/B2;X3Y20/B2/S211;1;X3Y20/XD2;X3Y20/XD2/B2;1"
          }
        },
        "wb.led_wb_dat_i[5]": {
          "hide_name": 0,
          "bits": [ 9523 ] ,
          "attributes": {
            "ROUTING": "X1Y14/S250;X1Y14/S250/Q5;1;X1Y14/B3;X1Y14/B3/S250;1;X1Y12/B6;X1Y12/B6/N252;1;X1Y14/Q5;;1;X1Y14/N250;X1Y14/N250/Q5;1;X1Y12/E250;X1Y12/E250/N252;1;X2Y12/X08;X2Y12/X08/E251;1;X2Y12/B6;X2Y12/B6/X08;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "wb.led_wb_dat_i[13]": {
          "hide_name": 0,
          "bits": [ 9514 ] ,
          "attributes": {
            "ROUTING": "X3Y12/A1;X3Y12/A1/N100;1;X3Y12/N100;X3Y12/N100/Q4;1;X3Y12/A0;X3Y12/A0/N100;1;X3Y12/Q4;;1;X3Y12/W130;X3Y12/W130/Q4;1;X2Y12/A6;X2Y12/A6/W131;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "hdlname": "wb wb_dat_o"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0[3]": {
          "hide_name": 0,
          "bits": [ 9507 ] ,
          "attributes": {
            "ROUTING": "X1Y11/D5;X1Y11/D5/W202;1;X6Y12/D6;X6Y12/D6/X02;1;X6Y12/X02;X6Y12/X02/S211;1;X6Y7/W810;X6Y7/W810/W111;1;X1Y7/W130;X1Y7/W130/E818;1;X0Y7/W230;X0Y7/W230/W131;1;X1Y7/B1;X1Y7/B1/E232;1;X2Y8/X02;X2Y8/X02/N211;1;X2Y8/C1;X2Y8/C1/X02;1;X0Y12/E220;X0Y12/E220/E818;1;X2Y12/D2;X2Y12/D2/E222;1;X4Y5/W810;X4Y5/W810/W212;1;X3Y5/N220;X3Y5/N220/E818;1;X3Y4/D3;X3Y4/D3/N221;1;X0Y12/S220;X0Y12/S220/E818;1;X0Y13/E220;X0Y13/E220/S221;1;X2Y13/D6;X2Y13/D6/E222;1;X3Y13/X07;X3Y13/X07/S221;1;X3Y13/D7;X3Y13/D7/X07;1;X7Y7/X05;X7Y7/X05/Q2;1;X7Y7/B7;X7Y7/B7/X05;1;X7Y10/W250;X7Y10/W250/S252;1;X5Y10/W830;X5Y10/W830/W252;1;X2Y10/W100;X2Y10/W100/E838;1;X2Y10/S230;X2Y10/S230/W100;1;X2Y10/C6;X2Y10/C6/S230;1;X4Y5/S210;X4Y5/S210/W212;1;X4Y6/E210;X4Y6/E210/S211;1;X4Y6/A1;X4Y6/A1/E210;1;X2Y6/A1;X2Y6/A1/X02;1;X6Y9/S240;X6Y9/S240/S212;1;X6Y10/W240;X6Y10/W240/S241;1;X4Y10/C6;X4Y10/C6/W242;1;X7Y6/W210;X7Y6/W210/N111;1;X6Y6/B1;X6Y6/B1/W211;1;X6Y9/S210;X6Y9/S210/S212;1;X6Y11/S210;X6Y11/S210/S212;1;X6Y12/X08;X6Y12/X08/S211;1;X6Y12/D0;X6Y12/D0/X08;1;X3Y13/W210;X3Y13/W210/S212;1;X2Y13/X02;X2Y13/X02/W211;1;X2Y13/D7;X2Y13/D7/X02;1;X6Y5/W210;X6Y5/W210/N212;1;X4Y5/W240;X4Y5/W240/W212;1;X2Y5/X03;X2Y5/X03/W242;1;X2Y5/A1;X2Y5/A1/X03;1;X1Y11/D7;X1Y11/D7/W202;1;X3Y10/A6;X3Y10/A6/S211;1;X2Y12/C6;X2Y12/C6/W241;1;X3Y12/W240;X3Y12/W240/S241;1;X3Y10/A5;X3Y10/A5/S211;1;X5Y12/W210;X5Y12/W210/S211;1;X4Y12/X06;X4Y12/X06/W211;1;X4Y12/SEL0;X4Y12/SEL0/X06;1;X3Y10/A7;X3Y10/A7/S211;1;X7Y11/W200;X7Y11/W200/S201;1;X5Y11/W200;X5Y11/W200/W202;1;X3Y11/W200;X3Y11/W200/W202;1;X1Y11/D3;X1Y11/D3/W202;1;X3Y11/S240;X3Y11/S240/S212;1;X3Y13/D4;X3Y13/D4/S242;1;X5Y9/S210;X5Y9/S210/W211;1;X5Y11/S210;X5Y11/S210/S212;1;X5Y13/X02;X5Y13/X02/S212;1;X5Y13/D7;X5Y13/D7/X02;1;X3Y13/E210;X3Y13/E210/S212;1;X4Y13/B6;X4Y13/B6/E211;1;X5Y12/W220;X5Y12/W220/W222;1;X3Y12/W220;X3Y12/W220/W222;1;X2Y12/D3;X2Y12/D3/W221;1;X3Y11/S210;X3Y11/S210/S212;1;X2Y7/S210;X2Y7/S210/W814;1;X2Y9/N210;X2Y9/N210/W212;1;X2Y7/A7;X2Y7/A7/S210;1;X7Y12/W220;X7Y12/W220/S814;1;X6Y12/D1;X6Y12/D1/W221;1;X7Y8/S250;X7Y8/S250/S111;1;X7Y10/S200;X7Y10/S200/S252;1;X7Y12/C4;X7Y12/C4/S202;1;X6Y7/N210;X6Y7/N210/W111;1;X6Y6/W210;X6Y6/W210/N211;1;X4Y6/W210;X4Y6/W210/W212;1;X2Y6/X02;X2Y6/X02/W212;1;X6Y7/S210;X6Y7/S210/W111;1;X6Y9/W210;X6Y9/W210/S212;1;X4Y9/W210;X4Y9/W210/W212;1;X3Y9/S210;X3Y9/S210/W211;1;X3Y10/A4;X3Y10/A4/S211;1;X7Y8/S810;X7Y8/S810/S111;1;X7Y12/W810;X7Y12/W810/S814;1;X3Y12/S220;X3Y12/S220/W814;1;X3Y13/E220;X3Y13/E220/S221;1;X4Y13/D7;X4Y13/D7/E221;1;X7Y6/W250;X7Y6/W250/N111;1;X5Y6/W200;X5Y6/W200/W252;1;X3Y6/N200;X3Y6/N200/W202;1;X3Y4/W200;X3Y4/W200/N202;1;X1Y4/X01;X1Y4/X01/W202;1;X1Y4/B4;X1Y4/B4/X01;1;X7Y7/EW10;X7Y7/EW10/Q2;1;X6Y7/B6;X6Y7/B6/W111;1;X7Y7/Q2;;1;X7Y7/SN10;X7Y7/SN10/Q2;1;X7Y6/E250;X7Y6/E250/N111;1;X8Y6/A1;X8Y6/A1/E251;1",
            "hdlname": "wb master count_reg",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0[2]": {
          "hide_name": 0,
          "bits": [ 9503 ] ,
          "attributes": {
            "ROUTING": "X4Y11/N230;X4Y11/N230/W231;1;X4Y10/A6;X4Y10/A6/N231;1;X2Y12/X01;X2Y12/X01/S221;1;X2Y12/C3;X2Y12/C3/X01;1;X2Y12/E210;X2Y12/E210/S211;1;X3Y12/S210;X3Y12/S210/E211;1;X3Y13/X08;X3Y13/X08/S211;1;X3Y13/C4;X3Y13/C4/X08;1;X2Y13/C7;X2Y13/C7/S222;1;X6Y7/E220;X6Y7/E220/S222;1;X7Y7/X01;X7Y7/X01/E221;1;X7Y7/A7;X7Y7/A7/X01;1;X6Y11/W230;X6Y11/W230/S232;1;X4Y11/W260;X4Y11/W260/W232;1;X2Y11/W260;X2Y11/W260/W262;1;X1Y11/C3;X1Y11/C3/W261;1;X2Y7/S220;X2Y7/S220/W222;1;X2Y9/S220;X2Y9/S220/S222;1;X2Y11/S220;X2Y11/S220/S222;1;X4Y13/S230;X4Y13/S230/S232;1;X4Y13/C7;X4Y13/C7/S230;1;X6Y12/C0;X6Y12/C0/S261;1;X2Y10/A6;X2Y10/A6/S211;1;X6Y6/X01;X6Y6/X01/S221;1;X6Y6/B2;X6Y6/B2/X01;1;X6Y12/X05;X6Y12/X05/S261;1;X6Y12/C6;X6Y12/C6/X05;1;X1Y11/C5;X1Y11/C5/X08;1;X4Y13/W260;X4Y13/W260/W262;1;X3Y13/C7;X3Y13/C7/W261;1;X4Y13/N260;X4Y13/N260/W262;1;X4Y12/C0;X4Y12/C0/N261;1;X5Y7/W230;X5Y7/W230/S232;1;X3Y7/W230;X3Y7/W230/W232;1;X2Y7/S230;X2Y7/S230/W231;1;X2Y8/B1;X2Y8/B1/S231;1;X3Y11/W230;X3Y11/W230/W232;1;X2Y11/S230;X2Y11/S230/W231;1;X2Y12/X02;X2Y12/X02/S231;1;X2Y12/C2;X2Y12/C2/X02;1;X1Y5/S830;X1Y5/S830/W834;1;X1Y13/N250;X1Y13/N250/S838;1;X1Y11/X08;X1Y11/X08/N252;1;X1Y11/C7;X1Y11/C7/X08;1;X4Y12/B1;X4Y12/B1/S231;1;X2Y5/W250;X2Y5/W250/E838;1;X1Y5/A7;X1Y5/A7/W251;1;X6Y6/E220;X6Y6/E220/S221;1;X8Y6/X05;X8Y6/X05/E222;1;X8Y6/A2;X8Y6/A2/X05;1;X6Y7/W220;X6Y7/W220/S222;1;X4Y7/W220;X4Y7/W220/W222;1;X2Y7/W230;X2Y7/W230/W222;1;X1Y7/B2;X1Y7/B2/W231;1;X6Y13/W260;X6Y13/W260/S262;1;X4Y13/X03;X4Y13/X03/W262;1;X4Y13/A6;X4Y13/A6/X03;1;X5Y15/N200;X5Y15/N200/S808;1;X5Y13/C7;X5Y13/C7/N202;1;X2Y5/S250;X2Y5/S250/E838;1;X2Y7/S200;X2Y7/S200/S252;1;X2Y9/S210;X2Y9/S210/S202;1;X2Y11/S210;X2Y11/S210/S212;1;X2Y13/X08;X2Y13/X08/S212;1;X2Y13/C6;X2Y13/C6/X08;1;X6Y7/S230;X6Y7/S230/S222;1;X6Y9/S230;X6Y9/S230/S232;1;X6Y11/S260;X6Y11/S260/S232;1;X6Y12/C1;X6Y12/C1/S261;1;X6Y5/S220;X6Y5/S220/Q2;1;X6Y7/X01;X6Y7/X01/S222;1;X6Y7/A6;X6Y7/A6/X01;1;X5Y5/S230;X5Y5/S230/W131;1;X5Y7/S800;X5Y7/S800/S232;1;X5Y11/W230;X5Y11/W230/S804;1;X4Y11/S230;X4Y11/S230/W231;1;X4Y12/A7;X4Y12/A7/S231;1;X5Y5/W830;X5Y5/W830/W131;1;X2Y5/E260;X2Y5/E260/E838;1;X3Y5/N260;X3Y5/N260/E261;1;X3Y4/C3;X3Y4/C3/N261;1;X6Y5/Q2;;1;X6Y5/W130;X6Y5/W130/Q2;1;X5Y5/A1;X5Y5/A1/W131;1",
            "hdlname": "wb master count_reg",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_dat_i[21]": {
          "hide_name": 0,
          "bits": [ 9493 ] ,
          "attributes": {
            "ROUTING": "X2Y12/B3;X2Y12/B3/E231;1;X1Y9/S220;X1Y9/S220/S121;1;X1Y11/S230;X1Y11/S230/S222;1;X1Y12/E230;X1Y12/E230/S231;1;X2Y12/B2;X2Y12/B2/E231;1;X1Y8/Q5;;1;X1Y8/SN20;X1Y8/SN20/Q5;1;X1Y7/A6;X1Y7/A6/N121;1",
            "hdlname": "wb wb_dat_o",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.led_wb_dat_i[29]": {
          "hide_name": 0,
          "bits": [ 9483 ] ,
          "attributes": {
            "ROUTING": "X2Y12/A2;X2Y12/A2/W271;1;X3Y12/W270;X3Y12/W270/N131;1;X2Y12/A3;X2Y12/A3/W271;1;X3Y13/Q2;;1;X3Y13/N130;X3Y13/N130/Q2;1;X3Y13/A2;X3Y13/A2/N130;1",
            "hdlname": "wb wb_dat_o",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:30.28-30.36",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_S0[4]": {
          "hide_name": 0,
          "bits": [ 9479 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F6;;1;X2Y12/X07;X2Y12/X07/F6;1;X2Y12/SEL2;X2Y12/SEL2/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9478 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9477 ] ,
          "attributes": {
            "ROUTING": "X2Y12/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2[3]": {
          "hide_name": 0,
          "bits": [ 9468 ] ,
          "attributes": {
            "ROUTING": "X4Y11/N810;X4Y11/N810/N222;1;X4Y7/W810;X4Y7/W810/N814;1;X3Y7/S210;X3Y7/S210/E818;1;X3Y8/X08;X3Y8/X08/S211;1;X3Y8/B5;X3Y8/B5/X08;1;X2Y11/B4;X2Y11/B4/N272;1;X3Y13/N260;X3Y13/N260/W262;1;X3Y12/E260;X3Y12/E260/N261;1;X5Y12/SEL0;X5Y12/SEL0/E262;1;X5Y13/S260;X5Y13/S260/F6;1;X2Y12/B5;X2Y12/B5/N271;1;X5Y13/D0;X5Y13/D0/S260;1;X3Y13/W270;X3Y13/W270/W262;1;X2Y13/N270;X2Y13/N270/W271;1;X2Y12/B7;X2Y12/B7/N271;1;X5Y13/EW20;X5Y13/EW20/F6;1;X4Y13/N220;X4Y13/N220/W121;1;X4Y12/D2;X4Y12/D2/N221;1;X3Y13/SEL0;X3Y13/SEL0/W262;1;X5Y13/W260;X5Y13/W260/F6;1;X4Y13/SEL0;X4Y13/SEL0/W261;1;X5Y13/F6;;1;X5Y13/N100;X5Y13/N100/F6;1;X5Y12/N200;X5Y12/N200/N101;1;X5Y10/N200;X5Y10/N200/N202;1;X5Y8/W200;X5Y8/W200/N202;1;X4Y8/X05;X4Y8/X05/W201;1;X4Y8/C4;X4Y8/C4/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2[2]": {
          "hide_name": 0,
          "bits": [ 9466 ] ,
          "attributes": {
            "ROUTING": "X2Y12/OF2;;1;X2Y12/E220;X2Y12/E220/OF2;1;X4Y12/X01;X4Y12/X01/E222;1;X4Y12/C2;X4Y12/C2/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2[1]": {
          "hide_name": 0,
          "bits": [ 9458 ] ,
          "attributes": {
            "ROUTING": "X3Y13/X06;X3Y13/X06/S271;1;X3Y13/C5;X3Y13/C5/X06;1;X4Y13/D1;X4Y13/D1/X06;1;X3Y13/D1;X3Y13/D1/E270;1;X5Y13/B0;X5Y13/B0/X05;1;X2Y12/N270;X2Y12/N270/W272;1;X2Y10/A0;X2Y10/A0/N272;1;X3Y13/C0;X3Y13/C0/S261;1;X5Y12/EW10;X5Y12/EW10/F6;1;X4Y12/B2;X4Y12/B2/W111;1;X4Y12/S270;X4Y12/S270/W131;1;X4Y13/X06;X4Y13/X06/S271;1;X3Y12/D7;X3Y12/D7/X02;1;X5Y12/D1;X5Y12/D1/S260;1;X5Y12/W260;X5Y12/W260/F6;1;X3Y12/S270;X3Y12/S270/W271;1;X3Y13/E270;X3Y13/E270/S271;1;X5Y12/EW20;X5Y12/EW20/F6;1;X4Y12/S260;X4Y12/S260/W121;1;X4Y13/C0;X4Y13/C0/S261;1;X2Y12/C4;X2Y12/C4/X06;1;X5Y13/X05;X5Y13/X05/S261;1;X3Y12/S260;X3Y12/S260/W262;1;X5Y12/S260;X5Y12/S260/F6;1;X2Y12/X06;X2Y12/X06/W232;1;X3Y12/X02;X3Y12/X02/W231;1;X5Y12/C0;X5Y12/C0/F6;1;X4Y12/W270;X4Y12/W270/W131;1;X5Y12/F6;;1;X5Y12/W130;X5Y12/W130/F6;1;X4Y12/W230;X4Y12/W230/W131;1;X2Y12/W800;X2Y12/W800/W232;1;X1Y12/N200;X1Y12/N200/E804;1;X1Y11/C6;X1Y11/C6/N201;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0_LUT4_F_I2[4]": {
          "hide_name": 0,
          "bits": [ 9453 ] ,
          "attributes": {
            "ROUTING": "X4Y8/S220;X4Y8/S220/E222;1;X4Y10/D2;X4Y10/D2/S222;1;X3Y10/S220;X3Y10/S220/E221;1;X3Y12/S230;X3Y12/S230/S222;1;X3Y14/X06;X3Y14/X06/S232;1;X3Y14/SEL0;X3Y14/SEL0/X06;1;X4Y12/SEL2;X4Y12/SEL2/X07;1;X4Y12/S230;X4Y12/S230/S222;1;X4Y14/B3;X4Y14/B3/S232;1;X4Y8/E220;X4Y8/E220/E222;1;X6Y8/D6;X6Y8/D6/E222;1;X2Y8/E220;X2Y8/E220/F2;1;X4Y12/X07;X4Y12/X07/S222;1;X4Y10/S220;X4Y10/S220/E222;1;X4Y12/E220;X4Y12/E220/S222;1;X5Y12/S220;X5Y12/S220/E221;1;X5Y13/X07;X5Y13/X07/S221;1;X5Y13/SEL0;X5Y13/SEL0/X07;1;X2Y8/F2;;1;X2Y8/S220;X2Y8/S220/F2;1;X2Y10/E220;X2Y10/E220/S222;1;X4Y10/D3;X4Y10/D3/E222;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F[2]": {
          "hide_name": 0,
          "bits": [ 9451 ] ,
          "attributes": {
            "ROUTING": "X4Y14/S230;X4Y14/S230/S222;1;X4Y15/W230;X4Y15/W230/S231;1;X4Y15/C0;X4Y15/C0/W230;1;X4Y12/OF2;;1;X4Y12/S220;X4Y12/S220/OF2;1;X4Y14/S220;X4Y14/S220/S222;1;X4Y15/D2;X4Y15/D2/S221;1;X4Y15/XD2;X4Y15/XD2/D2;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9450 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F3;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9449 ] ,
          "attributes": {
            "ROUTING": "X4Y12/F2;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT3_I0_2_F[1]": {
          "hide_name": 0,
          "bits": [ 9441 ] ,
          "attributes": {
            "ROUTING": "X3Y14/EW20;X3Y14/EW20/F2;1;X4Y14/E260;X4Y14/E260/E121;1;X5Y14/X03;X5Y14/X03/E261;1;X5Y14/B3;X5Y14/B3/X03;1;X4Y15/E250;X4Y15/E250/S251;1;X5Y15/S250;X5Y15/S250/E251;1;X5Y15/B2;X5Y15/B2/S250;1;X3Y14/X01;X3Y14/X01/F2;1;X2Y14/B7;X2Y14/B7/W111;1;X2Y14/S250;X2Y14/S250/W111;1;X2Y15/B6;X2Y15/B6/S251;1;X4Y15/B0;X4Y15/B0/S211;1;X4Y14/S210;X4Y14/S210/E111;1;X4Y15/B1;X4Y15/B1/S211;1;X3Y14/B5;X3Y14/B5/X01;1;X4Y14/S250;X4Y14/S250/E111;1;X3Y14/F2;;1;X3Y14/EW10;X3Y14/EW10/F2;1;X2Y14/B3;X2Y14/B3/W111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT2_I0_F[1]": {
          "hide_name": 0,
          "bits": [ 9438 ] ,
          "attributes": {
            "ROUTING": "X4Y14/X04;X4Y14/X04/E271;1;X4Y14/B2;X4Y14/B2/X04;1;X3Y14/X08;X3Y14/X08/F7;1;X3Y14/CE1;X3Y14/CE1/X08;1;X5Y15/CE0;X5Y15/CE0/E212;1;X3Y15/W210;X3Y15/W210/S111;1;X2Y15/CE0;X2Y15/CE0/W211;1;X4Y15/CE2;X4Y15/CE2/E211;1;X3Y14/W270;X3Y14/W270/F7;1;X2Y14/X08;X2Y14/X08/W271;1;X2Y14/CE0;X2Y14/CE0/X08;1;X3Y14/E270;X3Y14/E270/F7;1;X5Y14/CE0;X5Y14/CE0/E272;1;X3Y14/F7;;1;X3Y14/SN10;X3Y14/SN10/F7;1;X3Y15/E210;X3Y15/E210/S111;1;X4Y15/CE1;X4Y15/CE1/E211;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.output_axis_tdata_reg_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9436 ] ,
          "attributes": {
            "ROUTING": "X3Y14/S260;X3Y14/S260/F6;1;X3Y15/X05;X3Y15/X05/S261;1;X3Y15/CE2;X3Y15/CE2/X05;1;X2Y15/CE2;X2Y15/CE2/X07;1;X3Y14/S130;X3Y14/S130/F6;1;X3Y14/E250;X3Y14/E250/S130;1;X4Y14/X08;X4Y14/X08/E251;1;X4Y14/CE0;X4Y14/CE0/X08;1;X3Y15/E260;X3Y15/E260/S121;1;X4Y15/X07;X4Y15/X07/E261;1;X4Y15/CE0;X4Y15/CE0/X07;1;X3Y15/E220;X3Y15/E220/S121;1;X5Y15/X05;X5Y15/X05/E222;1;X5Y15/CE1;X5Y15/CE1/X05;1;X3Y14/F6;;1;X3Y14/SN20;X3Y14/SN20/F6;1;X3Y15/W260;X3Y15/W260/S121;1;X2Y15/X07;X2Y15/X07/W261;1;X2Y15/CE1;X2Y15/CE1/X07;1"
          }
        },
        "wb.master.output_axis_tready_int_reg": {
          "hide_name": 0,
          "bits": [ 9433 ] ,
          "attributes": {
            "ROUTING": "X5Y8/X06;X5Y8/X06/E232;1;X5Y8/A5;X5Y8/A5/X06;1;X3Y8/E230;X3Y8/E230/N231;1;X4Y8/X02;X4Y8/X02/E231;1;X4Y8/A2;X4Y8/A2/X02;1;X4Y11/SEL2;X4Y11/SEL2/X06;1;X4Y11/SEL0;X4Y11/SEL0/X06;1;X4Y14/B0;X4Y14/B0/E131;1;X3Y11/SEL4;X3Y11/SEL4/X06;1;X3Y14/B7;X3Y14/B7/X07;1;X3Y11/SEL2;X3Y11/SEL2/X06;1;X4Y11/SEL6;X4Y11/SEL6/X06;1;X3Y11/N230;X3Y11/N230/N232;1;X3Y9/N230;X3Y9/N230/N232;1;X3Y8/X02;X3Y8/X02/N231;1;X3Y8/D6;X3Y8/D6/X02;1;X3Y14/X07;X3Y14/X07/Q4;1;X3Y14/B6;X3Y14/B6/X07;1;X3Y14/X03;X3Y14/X03/Q4;1;X3Y14/B2;X3Y14/B2/X03;1;X3Y11/SEL6;X3Y11/SEL6/X06;1;X3Y14/E130;X3Y14/E130/Q4;1;X4Y14/B6;X4Y14/B6/E131;1;X3Y11/E230;X3Y11/E230/N232;1;X4Y11/X06;X4Y11/X06/E231;1;X4Y11/SEL4;X4Y11/SEL4/X06;1;X3Y12/E230;X3Y12/E230/N231;1;X5Y12/X02;X5Y12/X02/E232;1;X5Y12/D6;X5Y12/D6/X02;1;X3Y14/Q4;;1;X3Y14/N130;X3Y14/N130/Q4;1;X3Y13/N230;X3Y13/N230/N131;1;X3Y11/X06;X3Y11/X06/N232;1;X3Y11/SEL0;X3Y11/SEL0/X06;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master output_axis_tready_int_reg"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_LUT2_I0_F[0]": {
          "hide_name": 0,
          "bits": [ 9431 ] ,
          "attributes": {
            "ROUTING": "X4Y14/A2;X4Y14/A2/X07;1;X4Y14/F6;;1;X4Y14/X07;X4Y14/X07/F6;1;X4Y14/LSR1;X4Y14/LSR1/X07;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9427 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F4;;1;X3Y16/X07;X3Y16/X07/F4;1;X3Y16/LSR2;X3Y16/LSR2/X07;1"
          }
        },
        "uart_tx_axis_tready": {
          "hide_name": 0,
          "bits": [ 9423 ] ,
          "attributes": {
            "ROUTING": "X3Y15/N250;X3Y15/N250/N111;1;X3Y14/A2;X3Y14/A2/N251;1;X3Y14/A0;X3Y14/A0/E210;1;X3Y14/A1;X3Y14/A1/E210;1;X3Y16/E130;X3Y16/E130/Q5;1;X3Y16/A6;X3Y16/A6/E130;1;X3Y14/A6;X3Y14/A6/N211;1;X3Y14/E210;X3Y14/E210/N211;1;X4Y14/X06;X4Y14/X06/E211;1;X4Y14/A6;X4Y14/A6/X06;1;X3Y16/Q5;;1;X3Y16/SN10;X3Y16/SN10/Q5;1;X3Y15/N210;X3Y15/N210/N111;1;X3Y14/A7;X3Y14/A7/N211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master output_axis_tready"
          }
        },
        "uart_inst.uart_tx_inst.s_axis_tready_reg_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9419 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F6;;1;X3Y16/C5;X3Y16/C5/F6;1;X3Y16/XD5;X3Y16/XD5/C5;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9417 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9414 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F4;;1;X3Y19/XD4;X3Y19/XD4/F4;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9412 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9410 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F5;;1;X3Y19/XD5;X3Y19/XD5/F5;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9408 ] ,
          "attributes": {
            "ROUTING": "X4Y19/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9406 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F0;;1;X4Y19/XD0;X4Y19/XD0/F0;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9404 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9402 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F1;;1;X4Y19/XD1;X4Y19/XD1/F1;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9400 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9398 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F2;;1;X4Y19/XD2;X4Y19/XD2/F2;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9396 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9394 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F3;;1;X4Y19/XD3;X4Y19/XD3/F3;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9392 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9390 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F4;;1;X4Y19/XD4;X4Y19/XD4/F4;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9388 ] ,
          "attributes": {
            "ROUTING": "X4Y19/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9386 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F5;;1;X4Y19/XD5;X4Y19/XD5/F5;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9384 ] ,
          "attributes": {
            "ROUTING": "X5Y19/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9383 ] ,
          "attributes": {
            "ROUTING": "X5Y19/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9381 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 9379 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F3;;1;X3Y19/XD3;X3Y19/XD3/F3;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9377 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F0;;1;X5Y19/D2;X5Y19/D2/F0;1;X5Y19/XD2;X5Y19/XD2/D2;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9375 ] ,
          "attributes": {
            "ROUTING": "X5Y19/F1;;1;X5Y19/B5;X5Y19/B5/F1;1;X5Y19/XD5;X5Y19/XD5/B5;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9372 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F5;;1;X2Y19/W130;X2Y19/W130/F5;1;X1Y19/A6;X1Y19/A6/W131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_7_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9370 ] ,
          "attributes": {
            "ROUTING": "X3Y19/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9368 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F0;;1;X3Y19/XD0;X3Y19/XD0/F0;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9366 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9364 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F1;;1;X3Y19/XD1;X3Y19/XD1/F1;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9362 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9361 ] ,
          "attributes": {
            "ROUTING": "X3Y19/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9359 ] ,
          "attributes": {
            "ROUTING": "X3Y19/F2;;1;X3Y19/S220;X3Y19/S220/F2;1;X3Y20/D1;X3Y20/D1/S221;1;X3Y20/XD1;X3Y20/XD1/D1;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9356 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F2;;1;X1Y16/D0;X1Y16/D0/F2;1;X1Y16/XD0;X1Y16/XD0/D0;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9354 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9352 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9351 ] ,
          "attributes": {
            "ROUTING": "X1Y17/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9349 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9348 ] ,
          "attributes": {
            "ROUTING": "X1Y17/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9346 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9345 ] ,
          "attributes": {
            "ROUTING": "X1Y17/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9343 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9342 ] ,
          "attributes": {
            "ROUTING": "X1Y17/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9340 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[5]": {
          "hide_name": 0,
          "bits": [ 9339 ] ,
          "attributes": {
            "ROUTING": "X3Y17/W200;X3Y17/W200/N202;1;X2Y17/X05;X2Y17/X05/W201;1;X2Y17/B0;X2Y17/B0/X05;1;X3Y19/Q0;;1;X3Y19/N200;X3Y19/N200/Q0;1;X3Y19/A0;X3Y19/A0/N200;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9338 ] ,
          "attributes": {
            "ROUTING": "X2Y17/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9336 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[6]": {
          "hide_name": 0,
          "bits": [ 9335 ] ,
          "attributes": {
            "ROUTING": "X3Y19/E210;X3Y19/E210/Q1;1;X3Y19/A1;X3Y19/A1/E210;1;X3Y19/Q1;;1;X3Y19/W130;X3Y19/W130/Q1;1;X2Y19/N230;X2Y19/N230/W131;1;X2Y17/B1;X2Y17/B1/N232;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9334 ] ,
          "attributes": {
            "ROUTING": "X2Y17/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9332 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[7]": {
          "hide_name": 0,
          "bits": [ 9331 ] ,
          "attributes": {
            "ROUTING": "X3Y20/SN10;X3Y20/SN10/Q1;1;X3Y19/A2;X3Y19/A2/N111;1;X3Y20/Q1;;1;X3Y20/N130;X3Y20/N130/Q1;1;X3Y19/N230;X3Y19/N230/N131;1;X3Y17/W230;X3Y17/W230/N232;1;X2Y17/B2;X2Y17/B2/W231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9330 ] ,
          "attributes": {
            "ROUTING": "X2Y17/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9328 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[8]": {
          "hide_name": 0,
          "bits": [ 9327 ] ,
          "attributes": {
            "ROUTING": "X3Y19/X02;X3Y19/X02/Q3;1;X3Y19/A3;X3Y19/A3/X02;1;X3Y19/Q3;;1;X3Y19/W100;X3Y19/W100/Q3;1;X2Y19/N240;X2Y19/N240/W101;1;X2Y17/X01;X2Y17/X01/N242;1;X2Y17/B3;X2Y17/B3/X01;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9326 ] ,
          "attributes": {
            "ROUTING": "X2Y17/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9324 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[9]": {
          "hide_name": 0,
          "bits": [ 9323 ] ,
          "attributes": {
            "ROUTING": "X3Y19/N130;X3Y19/N130/Q4;1;X3Y18/W270;X3Y18/W270/N131;1;X2Y18/N270;X2Y18/N270/W271;1;X2Y17/B4;X2Y17/B4/N271;1;X3Y19/Q4;;1;X3Y19/X07;X3Y19/X07/Q4;1;X3Y19/A4;X3Y19/A4/X07;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9322 ] ,
          "attributes": {
            "ROUTING": "X2Y17/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9320 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[10]": {
          "hide_name": 0,
          "bits": [ 9319 ] ,
          "attributes": {
            "ROUTING": "X3Y19/A5;X3Y19/A5/Q5;1;X3Y19/Q5;;1;X3Y19/N100;X3Y19/N100/Q5;1;X3Y18/N240;X3Y18/N240/N101;1;X3Y17/W240;X3Y17/W240/N241;1;X2Y17/X03;X2Y17/X03/W241;1;X2Y17/B5;X2Y17/B5/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9318 ] ,
          "attributes": {
            "ROUTING": "X2Y17/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9316 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[11]": {
          "hide_name": 0,
          "bits": [ 9315 ] ,
          "attributes": {
            "ROUTING": "X4Y19/W100;X4Y19/W100/Q0;1;X3Y19/N240;X3Y19/N240/W101;1;X3Y17/X05;X3Y17/X05/N242;1;X3Y17/B0;X3Y17/B0/X05;1;X4Y19/Q0;;1;X4Y19/X01;X4Y19/X01/Q0;1;X4Y19/A0;X4Y19/A0/X01;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9314 ] ,
          "attributes": {
            "ROUTING": "X3Y17/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9312 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[12]": {
          "hide_name": 0,
          "bits": [ 9311 ] ,
          "attributes": {
            "ROUTING": "X4Y19/N100;X4Y19/N100/Q1;1;X4Y19/A1;X4Y19/A1/N100;1;X4Y19/Q1;;1;X4Y19/EW20;X4Y19/EW20/Q1;1;X3Y19/N260;X3Y19/N260/W121;1;X3Y17/X07;X3Y17/X07/N262;1;X3Y17/B1;X3Y17/B1/X07;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9310 ] ,
          "attributes": {
            "ROUTING": "X3Y17/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9308 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[13]": {
          "hide_name": 0,
          "bits": [ 9307 ] ,
          "attributes": {
            "ROUTING": "X4Y19/N130;X4Y19/N130/Q2;1;X4Y18/W230;X4Y18/W230/N131;1;X3Y18/N230;X3Y18/N230/W231;1;X3Y17/B2;X3Y17/B2/N231;1;X4Y19/Q2;;1;X4Y19/X05;X4Y19/X05/Q2;1;X4Y19/A2;X4Y19/A2/X05;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9306 ] ,
          "attributes": {
            "ROUTING": "X3Y17/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9304 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[14]": {
          "hide_name": 0,
          "bits": [ 9303 ] ,
          "attributes": {
            "ROUTING": "X4Y19/X02;X4Y19/X02/Q3;1;X4Y19/A3;X4Y19/A3/X02;1;X4Y19/Q3;;1;X4Y19/EW10;X4Y19/EW10/Q3;1;X3Y19/N210;X3Y19/N210/W111;1;X3Y17/B3;X3Y17/B3/N212;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9302 ] ,
          "attributes": {
            "ROUTING": "X3Y17/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9300 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[15]": {
          "hide_name": 0,
          "bits": [ 9299 ] ,
          "attributes": {
            "ROUTING": "X4Y19/W820;X4Y19/W820/Q4;1;X3Y19/N270;X3Y19/N270/E828;1;X3Y17/B4;X3Y17/B4/N272;1;X4Y19/Q4;;1;X4Y19/E100;X4Y19/E100/Q4;1;X4Y19/A4;X4Y19/A4/E100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9298 ] ,
          "attributes": {
            "ROUTING": "X3Y17/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9296 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[16]": {
          "hide_name": 0,
          "bits": [ 9295 ] ,
          "attributes": {
            "ROUTING": "X4Y19/W250;X4Y19/W250/Q5;1;X3Y19/N250;X3Y19/N250/W251;1;X3Y17/B5;X3Y17/B5/N252;1;X4Y19/Q5;;1;X4Y19/A5;X4Y19/A5/Q5;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9294 ] ,
          "attributes": {
            "ROUTING": "X3Y17/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9292 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[17]": {
          "hide_name": 0,
          "bits": [ 9291 ] ,
          "attributes": {
            "ROUTING": "X5Y19/N220;X5Y19/N220/Q2;1;X5Y17/W220;X5Y17/W220/N222;1;X4Y17/X05;X4Y17/X05/W221;1;X4Y17/B0;X4Y17/B0/X05;1;X5Y19/Q2;;1;X5Y19/X01;X5Y19/X01/Q2;1;X5Y19/A0;X5Y19/A0/X01;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9290 ] ,
          "attributes": {
            "ROUTING": "X4Y17/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9288 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[18]": {
          "hide_name": 0,
          "bits": [ 9287 ] ,
          "attributes": {
            "ROUTING": "X5Y19/N100;X5Y19/N100/Q5;1;X5Y19/A1;X5Y19/A1/N100;1;X5Y19/Q5;;1;X5Y19/EW10;X5Y19/EW10/Q5;1;X4Y19/N210;X4Y19/N210/W111;1;X4Y17/B1;X4Y17/B1/N212;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9286 ] ,
          "attributes": {
            "ROUTING": "X4Y17/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:86.13-86.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9284 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[0]": {
          "hide_name": 0,
          "bits": [ 9283 ] ,
          "attributes": {
            "ROUTING": "X1Y17/S210;X1Y17/S210/S111;1;X1Y19/E210;X1Y19/E210/S212;1;X2Y19/X02;X2Y19/X02/E211;1;X2Y19/A1;X2Y19/A1/X02;1;X1Y16/SN10;X1Y16/SN10/Q0;1;X1Y17/B1;X1Y17/B1/S111;1;X1Y16/Q0;;1;X1Y16/E200;X1Y16/E200/Q0;1;X1Y16/A2;X1Y16/A2/E200;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9281 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9279 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F2;;1;X2Y19/E130;X2Y19/E130/F2;1;X2Y19/A7;X2Y19/A7/E130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[1]": {
          "hide_name": 0,
          "bits": [ 9277 ] ,
          "attributes": {
            "ROUTING": "X1Y19/W130;X1Y19/W130/Q3;1;X1Y19/E270;X1Y19/E270/W130;1;X2Y19/A2;X2Y19/A2/E271;1;X1Y19/Q3;;1;X1Y19/N230;X1Y19/N230/Q3;1;X1Y17/B2;X1Y17/B2/N232;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9276 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F7;;1;X2Y19/W270;X2Y19/W270/F7;1;X1Y19/A3;X1Y19/A3/W271;1;X1Y19/XD3;X1Y19/XD3/A3;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 9272 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 9271 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_tx_axis_tvalid": {
          "hide_name": 0,
          "bits": [ 9265 ] ,
          "attributes": {
            "ROUTING": "X3Y14/C7;X3Y14/C7/W101;1;X3Y16/A2;X3Y16/A2/S252;1;X4Y14/S200;X4Y14/S200/Q0;1;X4Y16/S200;X4Y16/S200/S202;1;X4Y18/S210;X4Y18/S210/S202;1;X4Y19/A7;X4Y19/A7/S211;1;X3Y14/C0;X3Y14/C0/W101;1;X4Y14/EW10;X4Y14/EW10/Q0;1;X3Y14/S250;X3Y14/S250/W111;1;X3Y16/B6;X3Y16/B6/S252;1;X3Y14/C2;X3Y14/C2/W101;1;X3Y16/S210;X3Y16/S210/S202;1;X3Y17/A7;X3Y17/A7/S211;1;X4Y14/Q0;;1;X4Y14/W100;X4Y14/W100/Q0;1;X3Y14/S200;X3Y14/S200/W101;1;X3Y14/C1;X3Y14/C1/W101;1;X3Y14/C6;X3Y14/C6/W101;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "wb master output_axis_tvalid_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9261 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9259 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9258 ] ,
          "attributes": {
            "ROUTING": "X2Y19/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:88.29-88.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 9256 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F3;;1;X2Y19/W100;X2Y19/W100/F3;1;X1Y19/S200;X1Y19/S200/W101;1;X1Y19/A4;X1Y19/A4/S200;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[2]": {
          "hide_name": 0,
          "bits": [ 9254 ] ,
          "attributes": {
            "ROUTING": "X1Y19/E240;X1Y19/E240/Q4;1;X2Y19/X07;X2Y19/X07/E241;1;X2Y19/A3;X2Y19/A3/X07;1;X1Y19/Q4;;1;X1Y19/N240;X1Y19/N240/Q4;1;X1Y17/X03;X1Y17/X03/N242;1;X1Y17/B3;X1Y17/B3/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9253 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F4;;1;X1Y19/XD4;X1Y19/XD4/F4;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 9249 ] ,
          "attributes": {
            "ROUTING": "X1Y19/W200;X1Y19/W200/OF0;1;X0Y19/E210;X0Y19/E210/E202;1;X1Y19/B6;X1Y19/B6/E211;1;X2Y19/C7;X2Y19/C7/X05;1;X1Y19/E200;X1Y19/E200/OF0;1;X2Y19/X05;X2Y19/X05/E201;1;X2Y19/C6;X2Y19/C6/X05;1;X2Y19/N200;X2Y19/N200/E101;1;X2Y17/N200;X2Y17/N200/N202;1;X2Y16/E200;X2Y16/E200/N201;1;X3Y16/X01;X3Y16/X01/E201;1;X3Y16/C2;X3Y16/C2/X01;1;X1Y19/N200;X1Y19/N200/OF0;1;X1Y17/N200;X1Y17/N200/N202;1;X1Y16/X01;X1Y16/X01/N201;1;X1Y16/C2;X1Y16/C2/X01;1;X1Y19/OF0;;1;X1Y19/E100;X1Y19/E100/OF0;1;X1Y19/S220;X1Y19/S220/E100;1;X1Y19/C4;X1Y19/C4/S220;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 9245 ] ,
          "attributes": {
            "ROUTING": "X0Y19/W230;X0Y19/W230/W222;1;X1Y19/B4;X1Y19/B4/E232;1;X4Y19/W220;X4Y19/W220/S222;1;X2Y19/W220;X2Y19/W220/W222;1;X1Y19/X05;X1Y19/X05/W221;1;X1Y19/SEL0;X1Y19/SEL0/X05;1;X2Y19/B6;X2Y19/B6/S272;1;X3Y17/N240;X3Y17/N240/W101;1;X3Y16/W240;X3Y16/W240/N241;1;X1Y16/W240;X1Y16/W240/W242;1;X1Y16/B2;X1Y16/B2/W240;1;X3Y17/W130;X3Y17/W130/E818;1;X2Y17/S270;X2Y17/S270/W131;1;X2Y19/B7;X2Y19/B7/S272;1;X4Y17/W810;X4Y17/W810/F2;1;X3Y17/N210;X3Y17/N210/E818;1;X3Y16/A4;X3Y16/A4/N211;1;X4Y17/S220;X4Y17/S220/F2;1;X4Y19/C7;X4Y19/C7/S222;1;X4Y17/F2;;1;X4Y17/W100;X4Y17/W100/F2;1;X3Y17/C7;X3Y17/C7/W101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT_ALU_CIN_SUM[0]": {
          "hide_name": 0,
          "bits": [ 9243 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F4;;1;X2Y19/X03;X2Y19/X03/F4;1;X2Y19/A6;X2Y19/A6/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[3]": {
          "hide_name": 0,
          "bits": [ 9241 ] ,
          "attributes": {
            "ROUTING": "X1Y19/N250;X1Y19/N250/Q5;1;X1Y17/B4;X1Y17/B4/N252;1;X1Y19/Q5;;1;X1Y19/EW10;X1Y19/EW10/Q5;1;X2Y19/A4;X2Y19/A4/E111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9240 ] ,
          "attributes": {
            "ROUTING": "X2Y19/F6;;1;X2Y19/W260;X2Y19/W260/F6;1;X1Y19/C5;X1Y19/C5/W261;1;X1Y19/XD5;X1Y19/XD5/C5;1"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg[4]": {
          "hide_name": 0,
          "bits": [ 9238 ] ,
          "attributes": {
            "ROUTING": "X1Y19/S130;X1Y19/S130/Q2;1;X1Y19/E250;X1Y19/E250/S130;1;X2Y19/A5;X2Y19/A5/E251;1;X1Y19/Q2;;1;X1Y19/N130;X1Y19/N130/Q2;1;X1Y18/N230;X1Y18/N230/N131;1;X1Y17/X08;X1Y17/X08/N231;1;X1Y17/B5;X1Y17/B5/X08;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:70.12-70.24",
            "hdlname": "uart_inst uart_tx_inst prescale_reg"
          }
        },
        "uart_inst.uart_tx_inst.prescale_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9237 ] ,
          "attributes": {
            "ROUTING": "X1Y19/F6;;1;X1Y19/C2;X1Y19/C2/F6;1;X1Y19/XD2;X1Y19/XD2/C2;1"
          }
        },
        "wb.master.output_axis_tvalid_reg_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 9236 ] ,
          "attributes": {
            "ROUTING": "X4Y19/CE1;X4Y19/CE1/X06;1;X4Y19/CE0;X4Y19/CE0/X06;1;X4Y19/X06;X4Y19/X06/S251;1;X4Y19/CE2;X4Y19/CE2/X06;1;X5Y18/S250;X5Y18/S250/E252;1;X5Y19/X06;X5Y19/X06/S251;1;X5Y19/CE2;X5Y19/CE2/X06;1;X1Y16/CE0;X1Y16/CE0/X08;1;X1Y19/CE1;X1Y19/CE1/W212;1;X4Y18/S250;X4Y18/S250/E251;1;X1Y16/X08;X1Y16/X08/W252;1;X3Y19/W210;X3Y19/W210/S211;1;X1Y19/CE2;X1Y19/CE2/W212;1;X3Y19/CE2;X3Y19/CE2/S211;1;X3Y20/CE0;X3Y20/CE0/S212;1;X5Y19/CE1;X5Y19/CE1/X06;1;X3Y19/CE0;X3Y19/CE0/S211;1;X3Y16/W250;X3Y16/W250/N111;1;X3Y18/E250;X3Y18/E250/S111;1;X3Y17/F7;;1;X3Y17/SN10;X3Y17/SN10/F7;1;X3Y18/S210;X3Y18/S210/S111;1;X3Y19/CE1;X3Y19/CE1/S211;1"
          }
        },
        "uart_tx_axis_tdata[0]": {
          "hide_name": 0,
          "bits": [ 9231 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q4;;1;X2Y15/S130;X2Y15/S130/Q4;1;X2Y16/E230;X2Y16/E230/S131;1;X3Y16/B3;X3Y16/B3/E231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[0]": {
          "hide_name": 0,
          "bits": [ 9227 ] ,
          "attributes": {
            "ROUTING": "X3Y16/Q3;;1;X3Y16/X06;X3Y16/X06/Q3;1;X3Y16/A7;X3Y16/A7/X06;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9226 ] ,
          "attributes": {
            "ROUTING": "X3Y16/F3;;1;X3Y16/XD3;X3Y16/XD3/F3;1"
          }
        },
        "uart_tx_axis_tdata[1]": {
          "hide_name": 0,
          "bits": [ 9221 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q2;;1;X2Y15/E130;X2Y15/E130/Q2;1;X3Y15/B1;X3Y15/B1/E131;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[1]": {
          "hide_name": 0,
          "bits": [ 9217 ] ,
          "attributes": {
            "ROUTING": "X3Y16/Q1;;1;X3Y16/X02;X3Y16/X02/Q1;1;X3Y16/A3;X3Y16/A3/X02;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9216 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F1;;1;X3Y15/S100;X3Y15/S100/F1;1;X3Y16/C1;X3Y16/C1/S101;1;X3Y16/XD1;X3Y16/XD1/C1;1"
          }
        },
        "uart_tx_axis_tdata[2]": {
          "hide_name": 0,
          "bits": [ 9211 ] ,
          "attributes": {
            "ROUTING": "X2Y15/Q3;;1;X2Y15/E230;X2Y15/E230/Q3;1;X3Y15/B7;X3Y15/B7/E231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[2]": {
          "hide_name": 0,
          "bits": [ 9207 ] ,
          "attributes": {
            "ROUTING": "X3Y15/Q2;;1;X3Y15/X01;X3Y15/X01/Q2;1;X3Y15/A1;X3Y15/A1/X01;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9206 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F7;;1;X3Y15/A2;X3Y15/A2/F7;1;X3Y15/XD2;X3Y15/XD2/A2;1"
          }
        },
        "uart_tx_axis_tdata[3]": {
          "hide_name": 0,
          "bits": [ 9201 ] ,
          "attributes": {
            "ROUTING": "X3Y15/Q4;;1;X3Y15/S240;X3Y15/S240/Q4;1;X3Y15/B0;X3Y15/B0/S240;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[3]": {
          "hide_name": 0,
          "bits": [ 9197 ] ,
          "attributes": {
            "ROUTING": "X3Y15/Q0;;1;X3Y15/W200;X3Y15/W200/Q0;1;X3Y15/A7;X3Y15/A7/W200;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9196 ] ,
          "attributes": {
            "ROUTING": "X3Y15/F0;;1;X3Y15/XD0;X3Y15/XD0/F0;1"
          }
        },
        "uart_tx_axis_tdata[4]": {
          "hide_name": 0,
          "bits": [ 9191 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q1;;1;X4Y15/W130;X4Y15/W130/Q1;1;X4Y15/B7;X4Y15/B7/W130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[4]": {
          "hide_name": 0,
          "bits": [ 9187 ] ,
          "attributes": {
            "ROUTING": "X3Y15/Q3;;1;X3Y15/X02;X3Y15/X02/Q3;1;X3Y15/A0;X3Y15/A0/X02;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9186 ] ,
          "attributes": {
            "ROUTING": "X4Y15/F7;;1;X4Y15/W270;X4Y15/W270/F7;1;X3Y15/A3;X3Y15/A3/W271;1;X3Y15/XD3;X3Y15/XD3/A3;1"
          }
        },
        "uart_tx_axis_tdata[5]": {
          "hide_name": 0,
          "bits": [ 9181 ] ,
          "attributes": {
            "ROUTING": "X4Y15/Q0;;1;X4Y15/SN10;X4Y15/SN10/Q0;1;X4Y16/B0;X4Y16/B0/S111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[5]": {
          "hide_name": 0,
          "bits": [ 9177 ] ,
          "attributes": {
            "ROUTING": "X4Y16/Q5;;1;X4Y16/SN20;X4Y16/SN20/Q5;1;X4Y15/A7;X4Y15/A7/N121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9176 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F0;;1;X4Y16/D5;X4Y16/D5/F0;1;X4Y16/XD5;X4Y16/XD5/D5;1"
          }
        },
        "uart_tx_axis_tdata[6]": {
          "hide_name": 0,
          "bits": [ 9171 ] ,
          "attributes": {
            "ROUTING": "X5Y15/Q3;;1;X5Y15/S100;X5Y15/S100/Q3;1;X5Y16/W240;X5Y16/W240/S101;1;X4Y16/X03;X4Y16/X03/W241;1;X4Y16/B4;X4Y16/B4/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[6]": {
          "hide_name": 0,
          "bits": [ 9167 ] ,
          "attributes": {
            "ROUTING": "X4Y16/Q2;;1;X4Y16/N100;X4Y16/N100/Q2;1;X4Y16/A0;X4Y16/A0/N100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9166 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F4;;1;X4Y16/C2;X4Y16/C2/F4;1;X4Y16/XD2;X4Y16/XD2/C2;1"
          }
        },
        "uart_tx_axis_tdata[7]": {
          "hide_name": 0,
          "bits": [ 9161 ] ,
          "attributes": {
            "ROUTING": "X5Y15/Q2;;1;X5Y15/SN20;X5Y15/SN20/Q2;1;X5Y16/W260;X5Y16/W260/S121;1;X4Y16/X07;X4Y16/X07/W261;1;X4Y16/B6;X4Y16/B6/X07;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-wishbone/rtl/axis_wb_master.v:476.27-476.48",
            "hdlname": "wb master output_axis_tdata_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[7]": {
          "hide_name": 0,
          "bits": [ 9156 ] ,
          "attributes": {
            "ROUTING": "X4Y16/Q3;;1;X4Y16/E100;X4Y16/E100/Q3;1;X4Y16/A4;X4Y16/A4/E100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:69.20-69.28",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9155 ] ,
          "attributes": {
            "ROUTING": "X4Y16/F6;;1;X4Y16/C3;X4Y16/C3/F6;1;X4Y16/XD3;X4Y16/XD3/C3;1"
          }
        },
        "uart_inst.uart_tx_inst.data_reg[8]": {
          "hide_name": 0,
          "bits": [ 9153 ] ,
          "attributes": {
            "ROUTING": "X4Y16/Q1;;1;X4Y16/S210;X4Y16/S210/Q1;1;X4Y16/A6;X4Y16/A6/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst uart_tx_inst data_reg"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 9151 ] ,
          "attributes": {
            "ROUTING": "X3Y16/CE1;X3Y16/CE1/X05;1;X3Y15/CE0;X3Y15/CE0/X07;1;X3Y16/N220;X3Y16/N220/F2;1;X3Y15/X07;X3Y15/X07/N221;1;X3Y15/CE1;X3Y15/CE1/X07;1;X4Y16/CE1;X4Y16/CE1/X05;1;X4Y16/CE2;X4Y16/CE2/X05;1;X3Y16/X05;X3Y16/X05/F2;1;X3Y16/CE0;X3Y16/CE0/X05;1;X3Y16/F2;;1;X3Y16/E220;X3Y16/E220/F2;1;X4Y16/X05;X4Y16/X05/E221;1;X4Y16/CE0;X4Y16/CE0/X05;1"
          }
        },
        "uart_inst.uart_tx_inst.data_reg_DFFE_Q_D[2]": {
          "hide_name": 0,
          "bits": [ 9148 ] ,
          "attributes": {
            "ROUTING": "X3Y15/X06;X3Y15/X06/N251;1;X3Y15/C7;X3Y15/C7/X06;1;X3Y16/C3;X3Y16/C3/X04;1;X3Y16/E250;X3Y16/E250/N252;1;X4Y16/X08;X4Y16/X08/E251;1;X4Y16/C6;X4Y16/C6/X08;1;X3Y17/B7;X3Y17/B7/N251;1;X4Y19/B7;X4Y19/B7/N250;1;X3Y16/CE2;X3Y16/CE2/X08;1;X4Y17/N270;X4Y17/N270/N262;1;X4Y16/X06;X4Y16/X06/N271;1;X4Y16/C4;X4Y16/C4/X06;1;X3Y15/C0;X3Y15/C0/X04;1;X3Y16/N250;X3Y16/N250/N252;1;X3Y15/X04;X3Y15/X04/N251;1;X3Y15/C1;X3Y15/C1/X04;1;X3Y16/X08;X3Y16/X08/N252;1;X3Y16/C7;X3Y16/C7/X08;1;X4Y16/X01;X4Y16/X01/N201;1;X4Y16/C0;X4Y16/C0/X01;1;X3Y19/SN10;X3Y19/SN10/F6;1;X3Y18/N250;X3Y18/N250/N111;1;X3Y16/X04;X3Y16/X04/N252;1;X3Y16/B2;X3Y16/B2/X04;1;X4Y19/N250;X4Y19/N250/E111;1;X4Y17/N200;X4Y17/N200/N252;1;X4Y16/D1;X4Y16/D1/N201;1;X4Y16/XD1;X4Y16/XD1/D1;1;X3Y19/EW10;X3Y19/EW10/F6;1;X4Y19/A6;X4Y19/A6/E111;1;X3Y19/F6;;1;X3Y19/EW20;X3Y19/EW20/F6;1;X4Y19/N260;X4Y19/N260/E121;1;X4Y17/N260;X4Y17/N260/N262;1;X4Y15/X05;X4Y15/X05/N262;1;X4Y15/C7;X4Y15/C7/X05;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9144 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9142 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 9141 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt[1]": {
          "hide_name": 0,
          "bits": [ 9139 ] ,
          "attributes": {
            "ROUTING": "X4Y20/N130;X4Y20/N130/Q2;1;X4Y20/A2;X4Y20/A2/N130;1;X3Y20/N220;X3Y20/N220/E818;1;X3Y19/C6;X3Y19/C6/N221;1;X3Y20/N810;X3Y20/N810/E818;1;X3Y16/W210;X3Y16/W210/N814;1;X2Y16/B1;X2Y16/B1/W211;1;X4Y20/Q2;;1;X4Y20/W810;X4Y20/W810/Q2;1;X0Y20/N220;X0Y20/N220/W814;1;X0Y19/E220;X0Y19/E220/N221;1;X1Y19/N220;X1Y19/N220/E221;1;X1Y19/C1;X1Y19/C1/N220;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst uart_tx_inst bit_cnt"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9137 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F2;;1;X4Y20/XD2;X4Y20/XD2/F2;1"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 9135 ] ,
          "attributes": {
            "ROUTING": "X4Y19/F6;;1;X4Y19/S260;X4Y19/S260/F6;1;X4Y20/X05;X4Y20/X05/S261;1;X4Y20/LSR1;X4Y20/LSR1/X05;1"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt[2]": {
          "hide_name": 0,
          "bits": [ 9134 ] ,
          "attributes": {
            "ROUTING": "X4Y20/X02;X4Y20/X02/Q3;1;X4Y20/A3;X4Y20/A3/X02;1;X2Y19/W230;X2Y19/W230/W232;1;X1Y19/B1;X1Y19/B1/W231;1;X4Y20/N230;X4Y20/N230/Q3;1;X4Y19/W230;X4Y19/W230/N231;1;X3Y19/B6;X3Y19/B6/W231;1;X4Y20/Q3;;1;X4Y20/N800;X4Y20/N800/Q3;1;X4Y16/W200;X4Y16/W200/N804;1;X2Y16/X01;X2Y16/X01/W202;1;X2Y16/B2;X2Y16/B2/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst uart_tx_inst bit_cnt"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 9132 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F3;;1;X4Y20/XD3;X4Y20/XD3/F3;1"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9130 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9129 ] ,
          "attributes": {
            "ROUTING": "X4Y20/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:103.28-103.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt[0]": {
          "hide_name": 0,
          "bits": [ 9126 ] ,
          "attributes": {
            "ROUTING": "X4Y20/N200;X4Y20/N200/E101;1;X4Y20/A1;X4Y20/A1/N200;1;X3Y20/E100;X3Y20/E100/Q4;1;X3Y20/A4;X3Y20/A4/E100;1;X3Y20/N240;X3Y20/N240/Q4;1;X3Y19/D6;X3Y19/D6/N241;1;X3Y20/Q4;;1;X3Y20/W100;X3Y20/W100/Q4;1;X2Y20/W200;X2Y20/W200/W101;1;X1Y20/N200;X1Y20/N200/W201;1;X1Y19/D1;X1Y19/D1/N201;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst uart_tx_inst bit_cnt"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 9124 ] ,
          "attributes": {
            "ROUTING": "X3Y20/F4;;1;X3Y20/XD4;X3Y20/XD4/F4;1"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt[3]": {
          "hide_name": 0,
          "bits": [ 9122 ] ,
          "attributes": {
            "ROUTING": "X4Y19/N200;X4Y19/N200/N101;1;X4Y17/N210;X4Y17/N210/N202;1;X4Y16/W210;X4Y16/W210/N211;1;X2Y16/B3;X2Y16/B3/W212;1;X4Y20/X07;X4Y20/X07/Q4;1;X4Y20/A4;X4Y20/A4/X07;1;X2Y19/W200;X2Y19/W200/W202;1;X1Y19/X01;X1Y19/X01/W201;1;X1Y19/A1;X1Y19/A1/X01;1;X4Y20/Q4;;1;X4Y20/N100;X4Y20/N100/Q4;1;X4Y19/W200;X4Y19/W200/N101;1;X3Y19/X01;X3Y19/X01/W201;1;X3Y19/A6;X3Y19/A6/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "hdlname": "uart_inst uart_tx_inst bit_cnt"
          }
        },
        "uart_inst.uart_tx_inst.bit_cnt_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 9120 ] ,
          "attributes": {
            "ROUTING": "X4Y20/F4;;1;X4Y20/XD4;X4Y20/XD4/F4;1"
          }
        },
        "wb.master.output_axis_tvalid_reg_LUT3_I0_1_F[1]": {
          "hide_name": 0,
          "bits": [ 9119 ] ,
          "attributes": {
            "ROUTING": "X4Y19/LSR2;X4Y19/LSR2/X08;1;X3Y20/CE2;X3Y20/CE2/X05;1;X4Y19/B6;X4Y19/B6/X08;1;X5Y19/LSR2;X5Y19/LSR2/E211;1;X4Y19/LSR1;X4Y19/LSR1/X08;1;X4Y19/E210;X4Y19/E210/S100;1;X5Y19/LSR1;X5Y19/LSR1/E211;1;X3Y19/LSR2;X3Y19/LSR2/X08;1;X4Y20/W200;X4Y20/W200/S101;1;X3Y20/X05;X3Y20/X05/W201;1;X3Y20/CE1;X3Y20/CE1/X05;1;X4Y20/CE2;X4Y20/CE2/S211;1;X4Y19/X08;X4Y19/X08/F7;1;X4Y19/LSR0;X4Y19/LSR0/X08;1;X4Y19/S100;X4Y19/S100/F7;1;X4Y19/S210;X4Y19/S210/S100;1;X4Y20/CE1;X4Y20/CE1/S211;1;X4Y19/F7;;1;X4Y19/W270;X4Y19/W270/F7;1;X3Y19/X08;X3Y19/X08/W271;1;X3Y19/LSR1;X3Y19/LSR1/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9116 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9114 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9113 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:116.26-116.37|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9111 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9110 ] ,
          "attributes": {
            "ROUTING": "X7Y15/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:116.26-116.37|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_CE[0]": {
          "hide_name": 0,
          "bits": [ 9108 ] ,
          "attributes": {
            "ROUTING": "X7Y15/SN20;X7Y15/SN20/F4;1;X7Y16/B7;X7Y16/B7/S121;1;X7Y15/F4;;1;X7Y15/E130;X7Y15/E130/F4;1;X7Y15/A6;X7Y15/A6/E130;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:116.26-116.37|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9105 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9103 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9102 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9100 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9099 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9097 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9096 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9094 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9093 ] ,
          "attributes": {
            "ROUTING": "X8Y17/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9091 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9090 ] ,
          "attributes": {
            "ROUTING": "X9Y17/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9088 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9087 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9085 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9084 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9082 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9081 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9079 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9078 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9076 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9075 ] ,
          "attributes": {
            "ROUTING": "X9Y17/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9073 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9072 ] ,
          "attributes": {
            "ROUTING": "X10Y17/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9070 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9069 ] ,
          "attributes": {
            "ROUTING": "X10Y17/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9067 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9066 ] ,
          "attributes": {
            "ROUTING": "X10Y17/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9064 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9063 ] ,
          "attributes": {
            "ROUTING": "X10Y17/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9061 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9060 ] ,
          "attributes": {
            "ROUTING": "X10Y17/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9058 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9057 ] ,
          "attributes": {
            "ROUTING": "X10Y17/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9055 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9054 ] ,
          "attributes": {
            "ROUTING": "X11Y17/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 9052 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 9051 ] ,
          "attributes": {
            "ROUTING": "X11Y17/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:105.13-105.29|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9046 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[9]": {
          "hide_name": 0,
          "bits": [ 9043 ] ,
          "attributes": {
            "ROUTING": "X8Y16/S240;X8Y16/S240/E101;1;X8Y17/E240;X8Y17/E240/S241;1;X9Y17/X03;X9Y17/X03/E241;1;X9Y17/B4;X9Y17/B4/X03;1;X7Y16/Q4;;1;X7Y16/E100;X7Y16/E100/Q4;1;X7Y16/A4;X7Y16/A4/E100;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 9042 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F4;;1;X7Y16/XD4;X7Y16/XD4/F4;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_9_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9040 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[10]": {
          "hide_name": 0,
          "bits": [ 9038 ] ,
          "attributes": {
            "ROUTING": "X7Y16/A5;X7Y16/A5/Q5;1;X7Y16/Q5;;1;X7Y16/EW10;X7Y16/EW10/Q5;1;X8Y16/S210;X8Y16/S210/E111;1;X8Y17/E210;X8Y17/E210/S211;1;X9Y17/B5;X9Y17/B5/E211;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 9037 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F5;;1;X7Y16/XD5;X7Y16/XD5/F5;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_8_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9035 ] ,
          "attributes": {
            "ROUTING": "X8Y16/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[11]": {
          "hide_name": 0,
          "bits": [ 9033 ] ,
          "attributes": {
            "ROUTING": "X8Y16/SN20;X8Y16/SN20/Q0;1;X8Y17/E260;X8Y17/E260/S121;1;X10Y17/X07;X10Y17/X07/E262;1;X10Y17/B0;X10Y17/B0/X07;1;X8Y16/Q0;;1;X8Y16/X01;X8Y16/X01/Q0;1;X8Y16/A0;X8Y16/A0/X01;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 9032 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F0;;1;X8Y16/XD0;X8Y16/XD0/F0;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_7_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9030 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[12]": {
          "hide_name": 0,
          "bits": [ 9028 ] ,
          "attributes": {
            "ROUTING": "X10Y16/S210;X10Y16/S210/E212;1;X10Y17/B1;X10Y17/B1/S211;1;X8Y16/Q1;;1;X8Y16/E210;X8Y16/E210/Q1;1;X8Y16/A1;X8Y16/A1/E210;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 9027 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F1;;1;X8Y16/XD1;X8Y16/XD1/F1;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_6_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9025 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[13]": {
          "hide_name": 0,
          "bits": [ 9023 ] ,
          "attributes": {
            "ROUTING": "X8Y16/N130;X8Y16/N130/Q2;1;X8Y16/A2;X8Y16/A2/N130;1;X8Y16/Q2;;1;X8Y16/E100;X8Y16/E100/Q2;1;X9Y16/E240;X9Y16/E240/E101;1;X10Y16/S240;X10Y16/S240/E241;1;X10Y17/X03;X10Y17/X03/S241;1;X10Y17/B2;X10Y17/B2/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 9022 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F2;;1;X8Y16/XD2;X8Y16/XD2/F2;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_5_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9020 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[14]": {
          "hide_name": 0,
          "bits": [ 9018 ] ,
          "attributes": {
            "ROUTING": "X8Y16/X02;X8Y16/X02/Q3;1;X8Y16/A3;X8Y16/A3/X02;1;X8Y16/Q3;;1;X8Y16/E230;X8Y16/E230/Q3;1;X10Y16/S230;X10Y16/S230/E232;1;X10Y17/B3;X10Y17/B3/S231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 9017 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F3;;1;X8Y16/XD3;X8Y16/XD3/F3;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_4_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9015 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[15]": {
          "hide_name": 0,
          "bits": [ 9013 ] ,
          "attributes": {
            "ROUTING": "X8Y16/N100;X8Y16/N100/Q4;1;X8Y16/S200;X8Y16/S200/N100;1;X8Y16/A4;X8Y16/A4/S200;1;X8Y16/Q4;;1;X8Y16/SN10;X8Y16/SN10/Q4;1;X8Y17/E250;X8Y17/E250/S111;1;X10Y17/X08;X10Y17/X08/E252;1;X10Y17/B4;X10Y17/B4/X08;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 9012 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F4;;1;X8Y16/XD4;X8Y16/XD4/F4;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_3_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9010 ] ,
          "attributes": {
            "ROUTING": "X8Y16/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[16]": {
          "hide_name": 0,
          "bits": [ 9008 ] ,
          "attributes": {
            "ROUTING": "X8Y16/A5;X8Y16/A5/Q5;1;X8Y16/Q5;;1;X8Y16/E250;X8Y16/E250/Q5;1;X10Y16/S250;X10Y16/S250/E252;1;X10Y17/B5;X10Y17/B5/S251;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 9007 ] ,
          "attributes": {
            "ROUTING": "X8Y16/F5;;1;X8Y16/XD5;X8Y16/XD5/F5;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_1_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9005 ] ,
          "attributes": {
            "ROUTING": "X9Y16/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_2_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 9004 ] ,
          "attributes": {
            "ROUTING": "X9Y16/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8998 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8997 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[8]": {
          "hide_name": 0,
          "bits": [ 8995 ] ,
          "attributes": {
            "ROUTING": "X7Y16/SN10;X7Y16/SN10/Q3;1;X7Y17/E210;X7Y17/E210/S111;1;X9Y17/B3;X9Y17/B3/E212;1;X7Y16/Q3;;1;X7Y16/N130;X7Y16/N130/Q3;1;X7Y16/A3;X7Y16/A3/N130;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 8994 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F3;;1;X7Y16/XD3;X7Y16/XD3/F3;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[17]": {
          "hide_name": 0,
          "bits": [ 8992 ] ,
          "attributes": {
            "ROUTING": "X9Y16/N100;X9Y16/N100/Q0;1;X9Y16/A0;X9Y16/A0/N100;1;X9Y16/Q0;;1;X9Y16/S200;X9Y16/S200/Q0;1;X9Y17/E200;X9Y17/E200/S201;1;X11Y17/X05;X11Y17/X05/E202;1;X11Y17/B0;X11Y17/B0/X05;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8991 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F0;;1;X9Y16/XD0;X9Y16/XD0/F0;1"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 8989 ] ,
          "attributes": {
            "ROUTING": "X7Y16/LSR1;X7Y16/LSR1/X05;1;X7Y15/S260;X7Y15/S260/F6;1;X7Y16/X05;X7Y16/X05/S261;1;X7Y16/LSR2;X7Y16/LSR2/X05;1;X9Y16/X07;X9Y16/X07/E242;1;X9Y16/LSR0;X9Y16/LSR0/X07;1;X8Y16/LSR1;X8Y16/LSR1/X07;1;X8Y16/LSR0;X8Y16/LSR0/X07;1;X7Y15/F6;;1;X7Y15/S100;X7Y15/S100/F6;1;X7Y16/E240;X7Y16/E240/S101;1;X8Y16/X07;X8Y16/X07/E241;1;X8Y16/LSR2;X8Y16/LSR2/X07;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[18]": {
          "hide_name": 0,
          "bits": [ 8988 ] ,
          "attributes": {
            "ROUTING": "X11Y16/S210;X11Y16/S210/E212;1;X11Y17/B1;X11Y17/B1/S211;1;X9Y16/Q1;;1;X9Y16/E210;X9Y16/E210/Q1;1;X9Y16/A1;X9Y16/A1/E210;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8987 ] ,
          "attributes": {
            "ROUTING": "X9Y16/F1;;1;X9Y16/XD1;X9Y16/XD1/F1;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8985 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8983 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8982 ] ,
          "attributes": {
            "ROUTING": "X6Y15/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:107.22-107.33|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8980 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8979 ] ,
          "attributes": {
            "ROUTING": "X6Y15/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:107.22-107.33|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8977 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D_LUT4_F_I0_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8976 ] ,
          "attributes": {
            "ROUTING": "X6Y15/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:107.22-107.33|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT_SUM[1]": {
          "hide_name": 0,
          "bits": [ 8974 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F2;;1;X7Y16/SN20;X7Y16/SN20/F2;1;X7Y17/B4;X7Y17/B4/S121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 8971 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F3;;1;X7Y17/XD3;X7Y17/XD3/F3;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8969 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[0]": {
          "hide_name": 0,
          "bits": [ 8968 ] ,
          "attributes": {
            "ROUTING": "X7Y17/W130;X7Y17/W130/Q3;1;X6Y17/N270;X6Y17/N270/W131;1;X6Y16/A1;X6Y16/A1/N271;1;X7Y17/X02;X7Y17/X02/Q3;1;X7Y17/A3;X7Y17/A3/X02;1;X7Y17/Q3;;1;X7Y17/E230;X7Y17/E230/Q3;1;X8Y17/B1;X8Y17/B1/E231;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8966 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8964 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F2;;1;X6Y16/S130;X6Y16/S130/F2;1;X6Y17/A2;X6Y17/A2/S131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[1]": {
          "hide_name": 0,
          "bits": [ 8962 ] ,
          "attributes": {
            "ROUTING": "X6Y17/SN10;X6Y17/SN10/Q2;1;X6Y16/A2;X6Y16/A2/N111;1;X6Y17/Q2;;1;X6Y17/E220;X6Y17/E220/Q2;1;X8Y17/X01;X8Y17/X01/E222;1;X8Y17/B2;X8Y17/B2/X01;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 8961 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F2;;1;X6Y17/XD2;X6Y17/XD2/F2;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_6_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8959 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_5_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8957 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F3;;1;X6Y16/S230;X6Y16/S230/F3;1;X6Y17/A4;X6Y17/A4/S231;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[2]": {
          "hide_name": 0,
          "bits": [ 8955 ] ,
          "attributes": {
            "ROUTING": "X6Y17/N250;X6Y17/N250/Q5;1;X6Y16/A3;X6Y16/A3/N251;1;X6Y17/Q5;;1;X6Y17/E100;X6Y17/E100/Q5;1;X7Y17/E240;X7Y17/E240/E101;1;X8Y17/X03;X8Y17/X03/E241;1;X8Y17/B3;X8Y17/B3/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 8954 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F4;;1;X6Y17/C5;X6Y17/C5/F4;1;X6Y17/XD5;X6Y17/XD5/C5;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_5_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8952 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_4_D_LUT4_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8950 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F4;;1;X6Y16/W130;X6Y16/W130/F4;1;X6Y16/B6;X6Y16/B6/W130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[3]": {
          "hide_name": 0,
          "bits": [ 8948 ] ,
          "attributes": {
            "ROUTING": "X6Y17/W100;X6Y17/W100/Q0;1;X6Y17/N230;X6Y17/N230/W100;1;X6Y16/A4;X6Y16/A4/N231;1;X6Y17/Q0;;1;X6Y17/EW10;X6Y17/EW10/Q0;1;X7Y17/E250;X7Y17/E250/E111;1;X8Y17/X08;X8Y17/X08/E251;1;X8Y17/B4;X8Y17/B4/X08;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 8947 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F6;;1;X6Y16/S260;X6Y16/S260/F6;1;X6Y17/C0;X6Y17/C0/S261;1;X6Y17/XD0;X6Y17/XD0/C0;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_4_D_LUT4_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8945 ] ,
          "attributes": {
            "ROUTING": "X6Y16/COUT4;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8943 ] ,
          "attributes": {
            "ROUTING": "X6Y16/F5;;1;X6Y16/SN20;X6Y16/SN20/F5;1;X6Y17/B6;X6Y17/B6/S121;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[4]": {
          "hide_name": 0,
          "bits": [ 8941 ] ,
          "attributes": {
            "ROUTING": "X6Y17/E210;X6Y17/E210/Q1;1;X8Y17/B5;X8Y17/B5/E212;1;X6Y17/Q1;;1;X6Y17/SN20;X6Y17/SN20/Q1;1;X6Y16/A5;X6Y16/A5/N121;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 8940 ] ,
          "attributes": {
            "ROUTING": "X6Y17/F6;;1;X6Y17/C1;X6Y17/C1/F6;1;X6Y17/XD1;X6Y17/XD1/C1;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_3_D_LUT3_F_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8938 ] ,
          "attributes": {
            "ROUTING": "X7Y16/CIN0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8936 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F0;;1;X7Y16/S100;X7Y16/S100/F0;1;X7Y17/A5;X7Y17/A5/S101;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[5]": {
          "hide_name": 0,
          "bits": [ 8934 ] ,
          "attributes": {
            "ROUTING": "X7Y17/E130;X7Y17/E130/Q5;1;X8Y17/E230;X8Y17/E230/E131;1;X9Y17/B0;X9Y17/B0/E231;1;X7Y17/Q5;;1;X7Y17/N250;X7Y17/N250/Q5;1;X7Y16/A0;X7Y16/A0/N251;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 8933 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F5;;1;X7Y17/XD5;X7Y17/XD5/F5;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8931 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_2_D_LUT3_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8930 ] ,
          "attributes": {
            "ROUTING": "X7Y16/COUT0;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:106.29-106.45|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1_D_LUT3_F_I0[2]": {
          "hide_name": 0,
          "bits": [ 8924 ] ,
          "attributes": {
            "ROUTING": "X6Y17/E240;X6Y17/E240/S101;1;X7Y17/C5;X7Y17/C5/E241;1;X7Y17/D3;X7Y17/D3/E201;1;X6Y16/N270;X6Y16/N270/F7;1;X6Y16/D6;X6Y16/D6/N270;1;X6Y16/S270;X6Y16/S270/F7;1;X6Y17/X06;X6Y17/X06/S271;1;X6Y17/C4;X6Y17/C4/X06;1;X7Y17/C0;X7Y17/C0/X01;1;X7Y17/D4;X7Y17/D4/E201;1;X6Y16/S100;X6Y16/S100/F7;1;X6Y17/C2;X6Y17/C2/S101;1;X6Y16/F7;;1;X6Y17/E200;X6Y17/E200/S101;1;X7Y17/X01;X7Y17/X01/E201;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1_D_LUT3_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8922 ] ,
          "attributes": {
            "ROUTING": "X7Y16/F1;;1;X7Y16/S130;X7Y16/S130/F1;1;X7Y17/A0;X7Y17/A0/S131;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[6]": {
          "hide_name": 0,
          "bits": [ 8920 ] ,
          "attributes": {
            "ROUTING": "X7Y17/N100;X7Y17/N100/Q0;1;X7Y16/N200;X7Y16/N200/N101;1;X7Y16/A1;X7Y16/A1/N200;1;X7Y17/Q0;;1;X7Y17/E200;X7Y17/E200/Q0;1;X9Y17/X05;X9Y17/X05/E202;1;X9Y17/B1;X9Y17/B1/X05;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8919 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F0;;1;X7Y17/XD0;X7Y17/XD0/F0;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg[7]": {
          "hide_name": 0,
          "bits": [ 8917 ] ,
          "attributes": {
            "ROUTING": "X7Y17/EW20;X7Y17/EW20/Q4;1;X8Y17/E220;X8Y17/E220/E121;1;X9Y17/X01;X9Y17/X01/E221;1;X9Y17/B2;X9Y17/B2/X01;1;X7Y17/Q4;;1;X7Y17/SN10;X7Y17/SN10/Q4;1;X7Y16/A2;X7Y16/A2/N111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:76.12-76.24",
            "hdlname": "uart_inst uart_rx_inst prescale_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8916 ] ,
          "attributes": {
            "ROUTING": "X7Y17/F4;;1;X7Y17/XD4;X7Y17/XD4/F4;1"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 8915 ] ,
          "attributes": {
            "ROUTING": "X7Y17/CE2;X7Y17/CE2/X06;1;X8Y16/CE1;X8Y16/CE1/E271;1;X6Y17/CE2;X6Y17/CE2/X08;1;X7Y16/CE1;X7Y16/CE1/X08;1;X7Y17/CE0;X7Y17/CE0/X06;1;X7Y16/X08;X7Y16/X08/F7;1;X7Y16/CE2;X7Y16/CE2/X08;1;X9Y16/CE0;X9Y16/CE0/E272;1;X6Y17/CE1;X6Y17/CE1/X08;1;X7Y17/W270;X7Y17/W270/S271;1;X6Y17/X08;X6Y17/X08/W271;1;X6Y17/CE0;X6Y17/CE0/X08;1;X7Y16/S270;X7Y16/S270/F7;1;X7Y17/X06;X7Y17/X06/S271;1;X7Y17/CE1;X7Y17/CE1/X06;1;X8Y16/CE0;X8Y16/CE0/E271;1;X7Y16/F7;;1;X7Y16/E270;X7Y16/E270/F7;1;X8Y16/CE2;X8Y16/CE2/E271;1"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFE_Q_1_D_LUT3_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8906 ] ,
          "attributes": {
            "ROUTING": "X7Y17/X03;X7Y17/X03/W241;1;X7Y17/B5;X7Y17/B5/X03;1;X10Y17/W240;X10Y17/W240/W101;1;X8Y17/W240;X8Y17/W240/W242;1;X7Y17/C3;X7Y17/C3/W241;1;X6Y16/C7;X6Y16/C7/N201;1;X8Y17/N200;X8Y17/N200/W202;1;X8Y15/N200;X8Y15/N200/N202;1;X8Y13/C6;X8Y13/C6/N202;1;X7Y16/X07;X7Y16/X07/N201;1;X7Y16/D7;X7Y16/D7/X07;1;X6Y16/C6;X6Y16/C6/N201;1;X7Y17/N200;X7Y17/N200/W201;1;X7Y15/C7;X7Y15/C7/N202;1;X7Y17/B0;X7Y17/B0/X05;1;X6Y17/N200;X6Y17/N200/W202;1;X6Y15/N200;X6Y15/N200/N202;1;X6Y13/X05;X6Y13/X05/N202;1;X6Y13/SEL0;X6Y13/SEL0/X05;1;X7Y17/X05;X7Y17/X05/W201;1;X7Y17/C4;X7Y17/C4/X05;1;X6Y17/B4;X6Y17/B4/X01;1;X6Y17/X05;X6Y17/X05/W202;1;X6Y17/C6;X6Y17/C6/X05;1;X11Y17/F2;;1;X11Y17/W100;X11Y17/W100/F2;1;X10Y17/W200;X10Y17/W200/W101;1;X8Y17/W200;X8Y17/W200/W202;1;X6Y17/X01;X6Y17/X01/W202;1;X6Y17/B2;X6Y17/B2/X01;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "wb.master.input_axis_tready_reg_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 8904 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F1;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "wb.master.input_axis_tready_reg_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 8903 ] ,
          "attributes": {
            "ROUTING": "X6Y13/F0;;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "uart_rx_axis_tvalid": {
          "hide_name": 0,
          "bits": [ 8899 ] ,
          "attributes": {
            "ROUTING": "X6Y13/E200;X6Y13/E200/N100;1;X6Y13/A2;X6Y13/A2/E200;1;X6Y13/A1;X6Y13/A1/N100;1;X6Y13/Q5;;1;X6Y13/N100;X6Y13/N100/Q5;1;X6Y13/A0;X6Y13/A0/N100;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:8.16-8.29",
            "hdlname": "wb s_axis_tvalid"
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tvalid_reg_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8894 ] ,
          "attributes": {
            "ROUTING": "X6Y13/OF0;;1;X6Y13/W100;X6Y13/W100/OF0;1;X6Y13/B5;X6Y13/B5/W100;1;X6Y13/XD5;X6Y13/XD5/B5;1"
          }
        },
        "uart_rx_axis_tdata[0]": {
          "hide_name": 0,
          "bits": [ 8884 ] ,
          "attributes": {
            "ROUTING": "X1Y12/N230;X1Y12/N230/W232;1;X1Y10/A7;X1Y10/A7/N232;1;X2Y10/X01;X2Y10/X01/N202;1;X2Y10/B3;X2Y10/B3/X01;1;X3Y9/E210;X3Y9/E210/N211;1;X4Y9/N210;X4Y9/N210/E211;1;X4Y7/X02;X4Y7/X02/N212;1;X4Y7/A1;X4Y7/A1/X02;1;X7Y12/A7;X7Y12/A7/W251;1;X0Y12/N230;X0Y12/N230/W804;1;X0Y10/N230;X0Y10/N230/N232;1;X0Y8/E230;X0Y8/E230/N232;1;X1Y8/B6;X1Y8/B6/E231;1;X4Y12/W800;X4Y12/W800/W202;1;X3Y12/W230;X3Y12/W230/E808;1;X2Y12/N230;X2Y12/N230/W231;1;X2Y11/A4;X2Y11/A4/N231;1;X2Y12/N200;X2Y12/N200/W202;1;X2Y10/N210;X2Y10/N210/N202;1;X2Y8/N810;X2Y8/N810/N212;1;X2Y0/S210;X2Y0/S210/N818;1;X2Y2/S210;X2Y2/S210/S212;1;X2Y3/A5;X2Y3/A5/S211;1;X3Y8/A7;X3Y8/A7/N212;1;X1Y10/N210;X1Y10/N210/N212;1;X1Y8/B3;X1Y8/B3/N212;1;X3Y12/N200;X3Y12/N200/W201;1;X3Y10/N210;X3Y10/N210/N202;1;X3Y8/N810;X3Y8/N810/N212;1;X3Y0/S210;X3Y0/S210/N818;1;X3Y2/S210;X3Y2/S210/S212;1;X3Y3/X02;X3Y3/X02/S211;1;X3Y3/A3;X3Y3/A3/X02;1;X1Y12/N210;X1Y12/N210/W211;1;X1Y10/N810;X1Y10/N810/N212;1;X1Y2/S210;X1Y2/S210/N818;1;X1Y2/A7;X1Y2/A7/S210;1;X8Y12/Q5;;1;X8Y12/W250;X8Y12/W250/Q5;1;X6Y12/W200;X6Y12/W200/W252;1;X4Y12/W200;X4Y12/W200/W202;1;X2Y12/W210;X2Y12/W210/W202;1;X1Y12/B5;X1Y12/B5/W211;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_rx_axis_tdata[1]": {
          "hide_name": 0,
          "bits": [ 8871 ] ,
          "attributes": {
            "ROUTING": "X2Y12/S250;X2Y12/S250/W252;1;X2Y13/X04;X2Y13/X04/S251;1;X2Y13/B1;X2Y13/B1/X04;1;X2Y4/N230;X2Y4/N230/W231;1;X3Y4/W230;X3Y4/W230/W222;1;X2Y3/A7;X2Y3/A7/N231;1;X1Y11/E250;X1Y11/E250/N251;1;X2Y11/A6;X2Y11/A6/E251;1;X1Y12/N250;X1Y12/N250/E834;1;X1Y11/X04;X1Y11/X04/N251;1;X1Y11/B2;X1Y11/B2/X04;1;X5Y4/W220;X5Y4/W220/W222;1;X4Y4/X01;X4Y4/X01/W221;1;X4Y4/A1;X4Y4/A1/X01;1;X1Y10/A6;X1Y10/A6/W252;1;X3Y10/W250;X3Y10/W250/N252;1;X7Y4/W220;X7Y4/W220/N818;1;X2Y12/W830;X2Y12/W830/W252;1;X5Y8/N220;X5Y8/N220/W222;1;X5Y7/X01;X5Y7/X01/N221;1;X5Y7/A1;X5Y7/A1/X01;1;X3Y12/N250;X3Y12/N250/W251;1;X6Y12/N200;X6Y12/N200/W101;1;X6Y11/W200;X6Y11/W200/N201;1;X6Y11/A7;X6Y11/A7/W200;1;X7Y12/W100;X7Y12/W100/Q2;1;X6Y12/W240;X6Y12/W240/W101;1;X4Y12/W250;X4Y12/W250/W242;1;X2Y12/A5;X2Y12/A5/W252;1;X1Y3/X05;X1Y3/X05/E222;1;X1Y3/A3;X1Y3/A3/X05;1;X1Y8/A3;X1Y8/A3/N210;1;X7Y4/W810;X7Y4/W810/N818;1;X0Y4/N810;X0Y4/N810/E818;1;X1Y8/N210;X1Y8/N210/W814;1;X0Y3/W220;X0Y3/W220/S818;1;X7Y12/Q2;;1;X7Y12/N810;X7Y12/N810/Q2;1;X7Y8/W220;X7Y8/W220/N814;1;X5Y8/W810;X5Y8/W810/W222;1;X1Y8/S210;X1Y8/S210/W814;1;X1Y8/A6;X1Y8/A6/S210;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_rx_axis_tdata[2]": {
          "hide_name": 0,
          "bits": [ 8857 ] ,
          "attributes": {
            "ROUTING": "X7Y9/N820;X7Y9/N820/N242;1;X7Y1/W270;X7Y1/W270/N828;1;X5Y1/W270;X5Y1/W270/W272;1;X3Y1/W220;X3Y1/W220/W272;1;X1Y1/X01;X1Y1/X01/W222;1;X1Y1/A1;X1Y1/A1/X01;1;X5Y12/S210;X5Y12/S210/W211;1;X5Y13/A5;X5Y13/A5/S211;1;X2Y12/S210;X2Y12/S210/W212;1;X2Y12/A7;X2Y12/A7/S210;1;X2Y12/W810;X2Y12/W810/W212;1;X1Y12/N810;X1Y12/N810/E814;1;X1Y4/S210;X1Y4/S210/N818;1;X1Y4/A7;X1Y4/A7/S210;1;X4Y12/W810;X4Y12/W810/W212;1;X3Y12/N220;X3Y12/N220/E818;1;X3Y10/N220;X3Y10/N220/N222;1;X3Y8/X01;X3Y8/X01/N222;1;X3Y8/A1;X3Y8/A1/X01;1;X3Y12/N830;X3Y12/N830/E838;1;X3Y4/N800;X3Y4/N800/N838;1;X3Y3/N230;X3Y3/N230/S808;1;X3Y2/A7;X3Y2/A7/N231;1;X0Y12/S250;X0Y12/S250/W834;1;X0Y13/W250;X0Y13/W250/S251;1;X1Y13/A0;X1Y13/A0/E252;1;X4Y12/W830;X4Y12/W830/W252;1;X0Y12/N250;X0Y12/N250/W834;1;X0Y10/N250;X0Y10/N250/N252;1;X0Y8/W250;X0Y8/W250/N252;1;X1Y8/E250;X1Y8/E250/E252;1;X1Y8/B4;X1Y8/B4/E250;1;X6Y12/W210;X6Y12/W210/W111;1;X4Y12/W210;X4Y12/W210/W212;1;X3Y12/B3;X3Y12/B3/W211;1;X5Y12/N250;X5Y12/N250/W251;1;X5Y10/N830;X5Y10/N830/N252;1;X5Y2/S250;X5Y2/S250/N838;1;X5Y3/A1;X5Y3/A1/S251;1;X7Y12/N100;X7Y12/N100/Q3;1;X7Y11/N240;X7Y11/N240/N101;1;X7Y10/X03;X7Y10/X03/N241;1;X7Y10/A7;X7Y10/A7/X03;1;X7Y12/Q3;;1;X7Y12/EW10;X7Y12/EW10/Q3;1;X6Y12/W250;X6Y12/W250/W111;1;X5Y12/S250;X5Y12/S250/W251;1;X5Y12/B3;X5Y12/B3/S250;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_rx_axis_tdata[3]": {
          "hide_name": 0,
          "bits": [ 8844 ] ,
          "attributes": {
            "ROUTING": "X7Y9/N270;X7Y9/N270/W271;1;X7Y7/W270;X7Y7/W270/N272;1;X6Y7/A7;X6Y7/A7/W271;1;X0Y13/E130;X0Y13/E130/W828;1;X1Y13/B5;X1Y13/B5/E131;1;X6Y9/N270;X6Y9/N270/W272;1;X6Y7/A1;X6Y7/A1/N272;1;X4Y3/A1;X4Y3/A1/E271;1;X1Y11/N820;X1Y11/N820/N272;1;X1Y3/N270;X1Y3/N270/N828;1;X1Y1/A3;X1Y1/A3/N272;1;X4Y13/N240;X4Y13/N240/W824;1;X4Y11/N820;X4Y11/N820/N242;1;X4Y3/W820;X4Y3/W820/N828;1;X3Y3/E270;X3Y3/E270/E828;1;X4Y3/A5;X4Y3/A5/E271;1;X3Y13/A1;X3Y13/A1/X01;1;X1Y13/A7;X1Y13/A7/E271;1;X1Y13/N270;X1Y13/N270/E271;1;X1Y11/A1;X1Y11/A1/N272;1;X8Y13/W820;X8Y13/W820/Q4;1;X0Y13/E270;X0Y13/E270/W828;1;X2Y13/E220;X2Y13/E220/E272;1;X3Y13/X01;X3Y13/X01/E221;1;X3Y13/B3;X3Y13/B3/X01;1;X8Y13/Q4;;1;X8Y13/N820;X8Y13/N820/Q4;1;X8Y9/W270;X8Y9/W270/N824;1;X6Y9/W220;X6Y9/W220/W272;1;X4Y9/W220;X4Y9/W220/W222;1;X2Y9/W230;X2Y9/W230/W222;1;X1Y9/N230;X1Y9/N230/W231;1;X1Y8/A4;X1Y8/A4/N231;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_rx_axis_tdata[4]": {
          "hide_name": 0,
          "bits": [ 8830 ] ,
          "attributes": {
            "ROUTING": "X2Y12/N830;X2Y12/N830/E838;1;X2Y4/N800;X2Y4/N800/N838;1;X2Y3/N230;X2Y3/N230/S808;1;X2Y1/X02;X2Y1/X02/N232;1;X2Y1/A3;X2Y1/A3/X02;1;X5Y9/N800;X5Y9/N800/N232;1;X5Y1/S230;X5Y1/S230/N808;1;X5Y3/W230;X5Y3/W230/S232;1;X4Y3/X02;X4Y3/X02/W231;1;X4Y3/A3;X4Y3/A3/X02;1;X5Y13/N220;X5Y13/N220/W222;1;X5Y12/W830;X5Y12/W830/W262;1;X2Y12/W250;X2Y12/W250/E838;1;X3Y8/W260;X3Y8/W260/N262;1;X1Y8/W260;X1Y8/W260/W262;1;X1Y8/D7;X1Y8/D7/W260;1;X5Y9/N230;X5Y9/N230/N232;1;X5Y7/A7;X5Y7/A7/N232;1;X5Y11/X01;X5Y11/X01/N222;1;X5Y11/A1;X5Y11/A1/X01;1;X1Y12/A0;X1Y12/A0/W251;1;X5Y11/N230;X5Y11/N230/N222;1;X5Y13/W220;X5Y13/W220/W222;1;X4Y13/X01;X4Y13/X01/W221;1;X4Y13/A1;X4Y13/A1/X01;1;X3Y13/W230;X3Y13/W230/W232;1;X2Y13/B3;X2Y13/B3/W231;1;X7Y13/W220;X7Y13/W220/Q2;1;X5Y13/W230;X5Y13/W230/W222;1;X4Y13/B2;X4Y13/B2/W231;1;X3Y4/W250;X3Y4/W250/N834;1;X2Y4/N250;X2Y4/N250/W251;1;X2Y3/A1;X2Y3/A1/N251;1;X7Y12/W260;X7Y12/W260/N121;1;X5Y12/N260;X5Y12/N260/W262;1;X5Y10/W260;X5Y10/W260/N262;1;X3Y10/N260;X3Y10/N260/W262;1;X3Y8/N830;X3Y8/N830/N262;1;X3Y0/N260;X3Y0/N260/N838;1;X3Y1/N830;X3Y1/N830/S262;1;X3Y2/W250;X3Y2/W250/S834;1;X2Y2/A7;X2Y2/A7/W251;1;X7Y13/Q2;;1;X7Y13/SN20;X7Y13/SN20/Q2;1;X7Y14/W260;X7Y14/W260/S121;1;X5Y14/W270;X5Y14/W270/W262;1;X4Y14/A5;X4Y14/A5/W271;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_rx_axis_tdata[5]": {
          "hide_name": 0,
          "bits": [ 8819 ] ,
          "attributes": {
            "ROUTING": "X2Y3/W220;X2Y3/W220/N818;1;X1Y3/X01;X1Y3/X01/W221;1;X1Y3/A6;X1Y3/A6/X01;1;X7Y13/W250;X7Y13/W250/Q5;1;X6Y13/N250;X6Y13/N250/W251;1;X6Y11/A1;X6Y11/A1/N252;1;X7Y13/N230;X7Y13/N230/W100;1;X7Y11/A6;X7Y11/A6/N232;1;X3Y13/B2;X3Y13/B2/W211;1;X4Y13/W200;X4Y13/W200/W202;1;X2Y13/W800;X2Y13/W800/W202;1;X1Y13/N230;X1Y13/N230/E804;1;X1Y12/A6;X1Y12/A6/N231;1;X2Y1/A5;X2Y1/A5/N212;1;X2Y3/A3;X2Y3/A3/W252;1;X4Y3/W250;X4Y3/W250/N252;1;X2Y3/N210;X2Y3/N210/N818;1;X2Y13/N210;X2Y13/N210/W212;1;X2Y11/N810;X2Y11/N810/N212;1;X2Y7/W810;X2Y7/W810/N814;1;X1Y7/S220;X1Y7/S220/E814;1;X1Y8/C7;X1Y8/C7/S221;1;X4Y13/W210;X4Y13/W210/W202;1;X3Y13/N210;X3Y13/N210/W211;1;X3Y12/B1;X3Y12/B1/N211;1;X4Y12/E200;X4Y12/E200/N201;1;X4Y12/A2;X4Y12/A2/E200;1;X7Y13/Q5;;1;X7Y13/W100;X7Y13/W100/Q5;1;X6Y13/W200;X6Y13/W200/W101;1;X4Y13/N200;X4Y13/N200/W202;1;X4Y11/N210;X4Y11/N210/N202;1;X4Y9/N240;X4Y9/N240/N212;1;X4Y7/N240;X4Y7/N240/N242;1;X4Y5/N250;X4Y5/N250/N242;1;X4Y4/A3;X4Y4/A3/N251;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_rx_axis_tdata[6]": {
          "hide_name": 0,
          "bits": [ 8805 ] ,
          "attributes": {
            "ROUTING": "X3Y12/W800;X3Y12/W800/W202;1;X0Y12/N800;X0Y12/N800/E804;1;X0Y4/N800;X0Y4/N800/N808;1;X0Y3/W200;X0Y3/W200/S808;1;X1Y3/E210;X1Y3/E210/E202;1;X1Y3/A1;X1Y3/A1/E210;1;X6Y11/W210;X6Y11/W210/N212;1;X4Y11/W210;X4Y11/W210/W212;1;X3Y11/N210;X3Y11/N210/W211;1;X3Y10/E210;X3Y10/E210/N211;1;X3Y10/A1;X3Y10/A1/E210;1;X6Y13/W230;X6Y13/W230/W131;1;X5Y13/B3;X5Y13/B3/W231;1;X7Y13/EW10;X7Y13/EW10/Q3;1;X6Y13/N210;X6Y13/N210/W111;1;X6Y11/A6;X6Y11/A6/N212;1;X1Y7/N230;X1Y7/N230/N222;1;X1Y5/N260;X1Y5/N260/N232;1;X1Y3/N830;X1Y3/N830/N262;1;X1Y0/W830;X1Y0/W830/S834;1;X2Y0/N250;X2Y0/N250/E834;1;X2Y1/A1;X2Y1/A1/S252;1;X5Y11/B7;X5Y11/B7/N272;1;X5Y13/N270;X5Y13/N270/W271;1;X5Y11/N270;X5Y11/N270/N272;1;X5Y9/N220;X5Y9/N220/N272;1;X5Y7/W220;X5Y7/W220/N222;1;X4Y7/N220;X4Y7/N220/W221;1;X4Y5/N220;X4Y5/N220/N222;1;X4Y3/N230;X4Y3/N230/N222;1;X4Y2/A7;X4Y2/A7/N231;1;X6Y13/W270;X6Y13/W270/W131;1;X4Y13/W270;X4Y13/W270/W272;1;X2Y13/W220;X2Y13/W220/W272;1;X1Y13/N220;X1Y13/N220/W221;1;X1Y11/N220;X1Y11/N220/N222;1;X1Y9/N220;X1Y9/N220/N222;1;X1Y8/X07;X1Y8/X07/N221;1;X1Y8/B7;X1Y8/B7/X07;1;X5Y12/W200;X5Y12/W200/W202;1;X4Y12/N200;X4Y12/N200/W201;1;X4Y10/N210;X4Y10/N210/N202;1;X4Y8/N210;X4Y8/N210/N212;1;X4Y6/N240;X4Y6/N240/N212;1;X4Y4/N820;X4Y4/N820/N242;1;X4Y3/W270;X4Y3/W270/S828;1;X3Y3/A7;X3Y3/A7/W271;1;X7Y13/W130;X7Y13/W130/Q3;1;X6Y13/A4;X6Y13/A4/W131;1;X7Y13/X06;X7Y13/X06/Q3;1;X7Y13/A7;X7Y13/A7/X06;1;X7Y13/Q3;;1;X7Y13/N100;X7Y13/N100/Q3;1;X7Y12/W200;X7Y12/W200/N101;1;X5Y12/X01;X5Y12/X01/W202;1;X5Y12/A1;X5Y12/A1/X01;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_rx_axis_tdata[7]": {
          "hide_name": 0,
          "bits": [ 8790 ] ,
          "attributes": {
            "ROUTING": "X4Y13/S210;X4Y13/S210/W212;1;X4Y14/A4;X4Y14/A4/S211;1;X4Y14/W820;X4Y14/W820/W242;1;X0Y14/N240;X0Y14/N240/W824;1;X0Y12/N820;X0Y12/N820/N242;1;X0Y4/N830;X0Y4/N830/N828;1;X0Y3/W250;X0Y3/W250/S838;1;X1Y3/A5;X1Y3/A5/E252;1;X6Y8/W210;X6Y8/W210/N814;1;X6Y8/A4;X6Y8/A4/W210;1;X6Y14/W240;X6Y14/W240/W212;1;X5Y14/N240;X5Y14/N240/W241;1;X5Y13/X03;X5Y13/X03/N241;1;X5Y13/A0;X5Y13/A0/X03;1;X3Y4/X07;X3Y4/X07/W241;1;X3Y4/A5;X3Y4/A5/X07;1;X5Y8/X01;X5Y8/X01/W221;1;X5Y8/A1;X5Y8/A1/X01;1;X6Y8/W220;X6Y8/W220/N814;1;X4Y8/W220;X4Y8/W220/W222;1;X2Y8/W220;X2Y8/W220/W222;1;X1Y8/X01;X1Y8/X01/W221;1;X1Y8/A7;X1Y8/A7/X01;1;X7Y14/N210;X7Y14/N210/W211;1;X7Y13/A6;X7Y13/A6/N211;1;X6Y12/B3;X6Y12/B3/N212;1;X6Y13/W210;X6Y13/W210/N211;1;X5Y13/B4;X5Y13/B4/W211;1;X4Y4/W240;X4Y4/W240/W212;1;X3Y4/N240;X3Y4/N240/W241;1;X3Y3/X05;X3Y3/X05/N241;1;X3Y3/A5;X3Y3/A5/X05;1;X8Y14/Q1;;1;X8Y14/W210;X8Y14/W210/Q1;1;X6Y14/N210;X6Y14/N210/W212;1;X6Y12/N810;X6Y12/N810/N212;1;X6Y4/W210;X6Y4/W210/N818;1;X5Y4/X02;X5Y4/X02/W211;1;X5Y4/A1;X5Y4/A1/X02;1",
            "force_downto": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:7.22-7.34",
            "hdlname": "wb s_axis_tdata"
          }
        },
        "uart_inst.uart_rx_inst.m_axis_tdata_reg_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 8786 ] ,
          "attributes": {
            "ROUTING": "X8Y13/N210;X8Y13/N210/S100;1;X8Y12/CE2;X8Y12/CE2/N211;1;X7Y13/CE2;X7Y13/CE2/X07;1;X8Y13/SN10;X8Y13/SN10/F6;1;X8Y12/W210;X8Y12/W210/N111;1;X7Y12/CE1;X7Y12/CE1/W211;1;X8Y13/S100;X8Y13/S100/F6;1;X8Y13/S210;X8Y13/S210/S100;1;X8Y14/CE0;X8Y14/CE0/S211;1;X8Y13/X07;X8Y13/X07/F6;1;X8Y13/CE2;X8Y13/CE2/X07;1;X8Y13/F6;;1;X8Y13/W260;X8Y13/W260/F6;1;X7Y13/X07;X7Y13/X07/W261;1;X7Y13/CE1;X7Y13/CE1/X07;1"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[0]": {
          "hide_name": 0,
          "bits": [ 8784 ] ,
          "attributes": {
            "ROUTING": "X8Y12/Q1;;1;X8Y12/X06;X8Y12/X06/Q1;1;X8Y12/C5;X8Y12/C5/X06;1;X8Y12/XD5;X8Y12/XD5/C5;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[1]": {
          "hide_name": 0,
          "bits": [ 8782 ] ,
          "attributes": {
            "ROUTING": "X8Y12/D1;X8Y12/D1/W100;1;X8Y12/XD1;X8Y12/XD1/D1;1;X8Y12/Q0;;1;X8Y12/W100;X8Y12/W100/Q0;1;X7Y12/C2;X7Y12/C2/W101;1;X7Y12/XD2;X7Y12/XD2/C2;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[2]": {
          "hide_name": 0,
          "bits": [ 8780 ] ,
          "attributes": {
            "ROUTING": "X8Y12/W230;X8Y12/W230/N131;1;X7Y12/B3;X7Y12/B3/W231;1;X7Y12/XD3;X7Y12/XD3/B3;1;X8Y13/Q0;;1;X8Y13/N130;X8Y13/N130/Q0;1;X8Y12/B0;X8Y12/B0/N131;1;X8Y12/XD0;X8Y12/XD0/B0;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[3]": {
          "hide_name": 0,
          "bits": [ 8778 ] ,
          "attributes": {
            "ROUTING": "X8Y13/D0;X8Y13/D0/X06;1;X8Y13/XD0;X8Y13/XD0/D0;1;X8Y13/Q1;;1;X8Y13/X06;X8Y13/X06/Q1;1;X8Y13/A4;X8Y13/A4/X06;1;X8Y13/XD4;X8Y13/XD4/A4;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[4]": {
          "hide_name": 0,
          "bits": [ 8776 ] ,
          "attributes": {
            "ROUTING": "X7Y13/C2;X7Y13/C2/W101;1;X7Y13/XD2;X7Y13/XD2/C2;1;X8Y13/Q2;;1;X8Y13/W100;X8Y13/W100/Q2;1;X8Y13/D1;X8Y13/D1/W100;1;X8Y13/XD1;X8Y13/XD1/D1;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[5]": {
          "hide_name": 0,
          "bits": [ 8774 ] ,
          "attributes": {
            "ROUTING": "X8Y13/EW10;X8Y13/EW10/Q3;1;X7Y13/B5;X7Y13/B5/W111;1;X7Y13/XD5;X7Y13/XD5/B5;1;X8Y13/Q3;;1;X8Y13/S130;X8Y13/S130/Q3;1;X8Y13/B2;X8Y13/B2/S130;1;X8Y13/XD2;X8Y13/XD2/B2;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[6]": {
          "hide_name": 0,
          "bits": [ 8772 ] ,
          "attributes": {
            "ROUTING": "X8Y13/W210;X8Y13/W210/N111;1;X7Y13/B3;X7Y13/B3/W211;1;X7Y13/XD3;X7Y13/XD3/B3;1;X8Y14/Q5;;1;X8Y14/SN10;X8Y14/SN10/Q5;1;X8Y13/A3;X8Y13/A3/N111;1;X8Y13/XD3;X8Y13/XD3/A3;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.data_reg[7]": {
          "hide_name": 0,
          "bits": [ 8770 ] ,
          "attributes": {
            "ROUTING": "X8Y14/C5;X8Y14/C5/N100;1;X8Y14/XD5;X8Y14/XD5/C5;1;X8Y14/Q4;;1;X8Y14/N100;X8Y14/N100/Q4;1;X8Y14/A1;X8Y14/A1/N100;1;X8Y14/XD1;X8Y14/XD1/A1;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:75.22-75.30",
            "hdlname": "uart_inst uart_rx_inst data_reg"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F_I1_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 8769 ] ,
          "attributes": {
            "ROUTING": "X8Y12/CE0;X8Y12/CE0/N212;1;X8Y14/X05;X8Y14/X05/F0;1;X8Y14/CE2;X8Y14/CE2/X05;1;X8Y13/CE1;X8Y13/CE1/N211;1;X8Y14/F0;;1;X8Y14/S100;X8Y14/S100/F0;1;X8Y14/N210;X8Y14/N210/S100;1;X8Y13/CE0;X8Y13/CE0/N211;1"
          }
        },
        "uart_inst.uart_rx_inst.rxd_reg_LUT3_I0_I2[3]": {
          "hide_name": 0,
          "bits": [ 8767 ] ,
          "attributes": {
            "ROUTING": "X6Y14/EW10;X6Y14/EW10/F7;1;X7Y14/E250;X7Y14/E250/E111;1;X8Y14/A0;X8Y14/A0/E251;1;X6Y13/D1;X6Y13/D1/N101;1;X6Y14/F7;;1;X6Y14/N100;X6Y14/N100/F7;1;X6Y13/E240;X6Y13/E240/N101;1;X8Y13/E240;X8Y13/E240/E242;1;X8Y13/B6;X8Y13/B6/E240;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F_I1[1]": {
          "hide_name": 0,
          "bits": [ 8765 ] ,
          "attributes": {
            "ROUTING": "X8Y14/B0;X8Y14/B0/E231;1;X6Y14/E130;X6Y14/E130/F6;1;X7Y14/E230;X7Y14/E230/E131;1;X8Y14/B7;X8Y14/B7/E231;1;X6Y14/F6;;1;X6Y14/S130;X6Y14/S130/F6;1;X6Y15/S230;X6Y15/S230/S131;1;X6Y16/X08;X6Y16/X08/S231;1;X6Y16/B7;X6Y16/B7/X08;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.prescale_reg_DFFRE_Q_10_D_ALU_SUM_CIN_ALU_COUT_SUM_LUT3_F_I1[0]": {
          "hide_name": 0,
          "bits": [ 8763 ] ,
          "attributes": {
            "ROUTING": "X6Y14/E210;X6Y14/E210/N212;1;X8Y14/B4;X8Y14/B4/E212;1;X8Y14/XD4;X8Y14/XD4/B4;1;X6Y16/N210;X6Y16/N210/N212;1;X6Y14/N240;X6Y14/N240/N212;1;X6Y13/C1;X6Y13/C1/N241;1;X7Y16/N250;X7Y16/N250/N252;1;X7Y15/X06;X7Y15/X06/N251;1;X7Y15/A7;X7Y15/A7/X06;1;X8Y14/N200;X8Y14/N200/N202;1;X8Y13/X01;X8Y13/X01/N201;1;X8Y13/A6;X8Y13/A6/X01;1;X7Y20/N240;X7Y20/N240/E241;1;X7Y18/N250;X7Y18/N250/N242;1;X7Y16/X06;X7Y16/X06/N252;1;X7Y16/A7;X7Y16/A7/X06;1;X6Y20/N200;X6Y20/N200/N101;1;X6Y18/N210;X6Y18/N210/N202;1;X6Y16/A7;X6Y16/A7/N212;1;X6Y21/Q1;;1;X6Y21/N100;X6Y21/N100/Q1;1;X6Y20/E240;X6Y20/E240/N101;1;X8Y20/N240;X8Y20/N240/E242;1;X8Y18/N250;X8Y18/N250/N242;1;X8Y16/N200;X8Y16/N200/N252;1;X8Y14/X01;X8Y14/X01/N202;1;X8Y14/A7;X8Y14/A7/X01;1",
            "hdlname": "uart_inst uart_rx_inst rxd_reg",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8760 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8758 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:108.17-108.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8756 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:108.17-108.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8755 ] ,
          "attributes": {
            "ROUTING": "X7Y14/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:108.17-108.39|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8753 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F3;;1;X7Y14/EW10;X7Y14/EW10/F3;1;X8Y14/A2;X8Y14/A2/E111;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8750 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F6;;1;X8Y14/C3;X8Y14/C3/F6;1;X8Y14/XD3;X8Y14/XD3/C3;1"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 8748 ] ,
          "attributes": {
            "ROUTING": "X8Y14/F2;;1;X8Y14/XD2;X8Y14/XD2/F2;1"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8746 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt[0]": {
          "hide_name": 0,
          "bits": [ 8745 ] ,
          "attributes": {
            "ROUTING": "X7Y14/X02;X7Y14/X02/W231;1;X7Y14/A1;X7Y14/A1/X02;1;X6Y14/D7;X6Y14/D7/X02;1;X6Y14/S230;X6Y14/S230/W232;1;X6Y15/B1;X6Y15/B1/S231;1;X8Y14/W230;X8Y14/W230/Q3;1;X6Y14/X02;X6Y14/X02/W232;1;X6Y14/A1;X6Y14/A1/X02;1;X8Y14/Q3;;1;X8Y14/X06;X8Y14/X06/Q3;1;X8Y14/A6;X8Y14/A6/X06;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:77.11-77.18",
            "hdlname": "uart_inst uart_rx_inst bit_cnt"
          }
        },
        "$PACKER_GND": {
          "hide_name": 1,
          "bits": [ 12461 ] ,
          "attributes": {
            "ROUTING": "X2Y4/D5;X2Y4/D5/W270;1;X38Y5/B1;X38Y5/B1/W250;1;X6Y10/B5;X6Y10/B5/E250;1;X6Y16/D2;X6Y16/D2/X06;1;X4Y19/D5;X4Y19/D5/S261;1;X7Y15/D3;X7Y15/D3/S270;1;X33Y5/A3;X33Y5/A3/N210;1;X11Y17/A0;X11Y17/A0/E210;1;X2Y19/B5;X2Y19/B5/E250;1;X46Y9/rPLLFDLY3C2;X44Y9/C2/W262;1;X5Y10/D5;X5Y10/D5/S261;1;X7Y15/S270;X7Y15/S270/VSS;1;X7Y15/D2;X7Y15/D2/S270;1;X6Y16/D4;X6Y16/D4/W270;1;X32Y6/A5;X32Y6/A5/W210;1;X3Y17/D3;X3Y17/D3/S270;1;X7Y15/A3;X7Y15/A3/N210;1;X5Y2/A2;X5Y2/A2/N210;1;X2Y7/A0;X2Y7/A0/E210;1;X2Y2/A0;X2Y2/A0/E210;1;X30Y28/S230;X30Y28/S230/VSS;1;X30Y28/C6;X30Y28/C6/S230;1;X33Y5/A5;X33Y5/A5/W210;1;X3Y20/LSR1;X3Y20/LSR1/S271;1;X2Y17/D1;X2Y17/D1/E270;1;X34Y6/A3;X34Y6/A3/N210;1;X37Y5/B2;X37Y5/B2/X04;1;X37Y5/B3;X37Y5/B3/X04;1;X8Y6/D2;X8Y6/D2/S270;1;X7Y10/D3;X7Y10/D3/S270;1;X10Y17/D0;X10Y17/D0/E270;1;X1Y4/D5;X1Y4/D5/W270;1;X5Y5/B4;X5Y5/B4/E250;1;X3Y19/D1;X3Y19/D1/E270;1;X37Y5/D1;X37Y5/D1/E270;1;X38Y5/W270;X38Y5/W270/VSS;1;X38Y5/D4;X38Y5/D4/W270;1;X3Y17/S270;X3Y17/S270/VSS;1;X3Y17/D2;X3Y17/D2/S270;1;X41Y0/N250;X41Y0/N250/VSS;1;X41Y0/A0;X41Y0/A0/S251;1;X7Y16/D0;X7Y16/D0/N222;1;X7Y16/B3;X7Y16/B3/S250;1;X9Y17/A0;X9Y17/A0/E210;1;X2Y4/D3;X2Y4/D3/S270;1;X7Y16/D2;X7Y16/D2/N222;1;X3Y2/A3;X3Y2/A3/E271;1;X6Y6/A2;X6Y6/A2/N210;1;X2Y17/A5;X2Y17/A5/W210;1;X2Y19/E250;X2Y19/E250/VSS;1;X2Y19/B4;X2Y19/B4/E250;1;X2Y17/W210;X2Y17/W210/VSS;1;X2Y17/A4;X2Y17/A4/W210;1;X1Y4/A1;X1Y4/A1/W271;1;X10Y17/A2;X10Y17/A2/N210;1;X1Y15/LSR1;X1Y15/LSR1/E271;1;X34Y6/N210;X34Y6/N210/VSS;1;X34Y6/A2;X34Y6/A2/N210;1;X1Y2/A3;X1Y2/A3/N210;1;X4Y20/D2;X4Y20/D2/S270;1;X2Y7/D1;X2Y7/D1/E270;1;X44Y9/S270;X44Y9/S270/VSS;1;X44Y9/D2;X44Y9/D2/S270;1;X35Y7/A3;X35Y7/A3/N210;1;X2Y17/D2;X2Y17/D2/X08;1;X2Y16/D3;X2Y16/D3/S270;1;X2Y2/A4;X2Y2/A4/W210;1;X1Y2/A5;X1Y2/A5/W210;1;X6Y10/D3;X6Y10/D3/X06;1;X8Y17/A4;X8Y17/A4/W210;1;X7Y10/B0;X7Y10/B0/W211;1;X2Y7/N210;X2Y7/N210/VSS;1;X2Y7/A2;X2Y7/A2/N210;1;X3Y19/B0;X3Y19/B0/W250;1;X37Y5/D5;X37Y5/D5/W270;1;X1Y17/E270;X1Y17/E270/VSS;1;X1Y17/D1;X1Y17/D1/E270;1;X2Y17/X08;X2Y17/X08/W271;1;X2Y17/D3;X2Y17/D3/X08;1;X46Y9/rPLLPSDA2C5;X44Y9/C5/W262;1;X7Y16/B4;X7Y16/B4/E250;1;X1Y7/D2;X1Y7/D2/S270;1;X11Y17/D0;X11Y17/D0/E270;1;X7Y10/W270;X7Y10/W270/VSS;1;X7Y10/D4;X7Y10/D4/W270;1;X2Y2/A2;X2Y2/A2/N210;1;X36Y5/D2;X36Y5/D2/X08;1;X46Y9/rPLLPSDA0C3;X44Y9/C3/W262;1;X2Y7/E270;X2Y7/E270/VSS;1;X9Y6/D1;X9Y6/D1/E270;1;X4Y19/D3;X4Y19/D3/S270;1;X8Y16/B4;X8Y16/B4/E231;1;X5Y10/B5;X5Y10/B5/E250;1;X44Y9/W260;X44Y9/W260/VSS;1;X44Y9/D7;X44Y9/D7/W260;1;X7Y16/B0;X7Y16/B0/W250;1;X2Y17/A3;X2Y17/A3/N210;1;X4Y17/A0;X4Y17/A0/E210;1;X8Y10/A3;X8Y10/A3/N210;1;X8Y17/E270;X8Y17/E270/VSS;1;X8Y17/D1;X8Y17/D1/E270;1;X2Y4/W270;X2Y4/W270/VSS;1;X2Y4/D4;X2Y4/D4/W270;1;X5Y9/S220;X5Y9/S220/VSS;1;X5Y10/D1;X5Y10/D1/S221;1;X6Y5/D1;X6Y5/D1/E270;1;X5Y2/A4;X5Y2/A4/W210;1;X34Y6/W210;X34Y6/W210/VSS;1;X34Y6/A4;X34Y6/A4/W210;1;X9Y6/E270;X9Y6/E270/VSS;1;X9Y6/D0;X9Y6/D0/E270;1;X38Y5/D1;X38Y5/D1/E270;1;X32Y6/W210;X32Y6/W210/VSS;1;X32Y6/A4;X32Y6/A4/W210;1;X33Y5/N210;X33Y5/N210/VSS;1;X33Y5/A2;X33Y5/A2/N210;1;X6Y10/B2;X6Y10/B2/S250;1;X5Y5/B2;X5Y5/B2/S250;1;X36Y5/D4;X36Y5/D4/W270;1;X46Y9/rPLLIDSEL3A6;X44Y9/A6/W252;1;X4Y20/S270;X4Y20/S270/VSS;1;X4Y20/D3;X4Y20/D3/S270;1;X6Y5/E270;X6Y5/E270/VSS;1;X6Y5/D0;X6Y5/D0/E270;1;X3Y17/D4;X3Y17/D4/W270;1;X7Y16/D3;X7Y16/D3/N222;1;X1Y4/W270;X1Y4/W270/VSS;1;X1Y4/D4;X1Y4/D4/W270;1;X1Y17/A2;X1Y17/A2/N210;1;X37Y5/B5;X37Y5/B5/E250;1;X4Y19/B1;X4Y19/B1/N211;1;X6Y14/D3;X6Y14/D3/S270;1;X5Y5/E270;X5Y5/E270/VSS;1;X5Y5/D1;X5Y5/D1/E270;1;X3Y2/A4;X3Y2/A4/E271;1;X37Y5/W270;X37Y5/W270/VSS;1;X37Y5/D4;X37Y5/D4/W270;1;X35Y7/A4;X35Y7/A4/W210;1;X2Y16/A3;X2Y16/A3/N210;1;X6Y6/N210;X6Y6/N210/VSS;1;X6Y6/A3;X6Y6/A3/N210;1;X3Y19/B2;X3Y19/B2/S250;1;X45Y9/W270;X45Y9/W270/VSS;1;X46Y9/rPLLRESETA2;X43Y9/A2/W272;1;X4Y20/N210;X4Y20/N210/VSS;1;X4Y19/B0;X4Y19/B0/N211;1;X10Y17/N210;X10Y17/N210/VSS;1;X10Y17/A3;X10Y17/A3/N210;1;X6Y16/B2;X6Y16/B2/N211;1;X32Y6/A2;X32Y6/A2/N210;1;X9Y6/S270;X9Y6/S270/VSS;1;X9Y6/D2;X9Y6/D2/S270;1;X5Y2/A0;X5Y2/A0/E210;1;X9Y17/D0;X9Y17/D0/E270;1;X2Y17/N210;X2Y17/N210/VSS;1;X2Y17/A2;X2Y17/A2/N210;1;X44Y9/N240;X44Y9/N240/VSS;1;X44Y9/B5;X44Y9/B5/N240;1;X46Y9/rPLLFBDSEL1B2;X44Y9/B2/W232;1;X1Y2/N210;X1Y2/N210/VSS;1;X1Y2/A2;X1Y2/A2/N210;1;X10Y17/D4;X10Y17/D4/W270;1;X46Y9/rPLLFDLY1C0;X44Y9/C0/W262;1;X4Y17/D0;X4Y17/D0/E270;1;X5Y19/B1;X5Y19/B1/W250;1;X5Y10/D3;X5Y10/D3/S270;1;X1Y7/A4;X1Y7/A4/W210;1;X9Y17/D5;X9Y17/D5/W270;1;X6Y15/A2;X6Y15/A2/N210;1;X3Y17/A2;X3Y17/A2/E271;1;X6Y10/D4;X6Y10/D4/W270;1;X2Y4/A0;X2Y4/A0/E210;1;X7Y10/B1;X7Y10/B1/W211;1;X6Y16/W270;X6Y16/W270/VSS;1;X6Y16/D5;X6Y16/D5/W270;1;X3Y19/S250;X3Y19/S250/VSS;1;X3Y19/B3;X3Y19/B3/S250;1;X10Y17/E270;X10Y17/E270/VSS;1;X10Y17/D1;X10Y17/D1/E270;1;X2Y19/E270;X2Y19/E270/VSS;1;X2Y19/D1;X2Y19/D1/E270;1;X46Y9/rPLLIDSEL4A7;X44Y9/A7/W252;1;X1Y4/A2;X1Y4/A2/N210;1;X8Y16/B2;X8Y16/B2/S250;1;X4Y18/S260;X4Y18/S260/VSS;1;X4Y19/D4;X4Y19/D4/S261;1;X38Y5/B2;X38Y5/B2/S250;1;X1Y7/D5;X1Y7/D5/W270;1;X44Y9/B6;X44Y9/B6/E240;1;X8Y17/A1;X8Y17/A1/S251;1;X3Y19/B4;X3Y19/B4/E250;1;X43Y9/E210;X43Y9/E210/VSS;1;X43Y9/A0;X43Y9/A0/E210;1;X1Y17/E210;X1Y17/E210/VSS;1;X1Y17/A1;X1Y17/A1/E210;1;X46Y9/rPLLODSEL1D4;X44Y9/D4/W222;1;X6Y15/N210;X6Y15/N210/VSS;1;X6Y15/A3;X6Y15/A3/N210;1;X6Y10/B0;X6Y10/B0/N231;1;X35Y7/W210;X35Y7/W210/VSS;1;X35Y7/A5;X35Y7/A5/W210;1;X33Y6/A1;X33Y6/A1/E210;1;X6Y14/S270;X6Y14/S270/VSS;1;X6Y14/D2;X6Y14/D2/S270;1;X4Y19/D1;X4Y19/D1/E270;1;X2Y16/N210;X2Y16/N210/VSS;1;X2Y16/A2;X2Y16/A2/N210;1;X8Y17/D5;X8Y17/D5/W270;1;X8Y17/A2;X8Y17/A2/N210;1;X3Y19/D2;X3Y19/D2/S270;1;X3Y19/E250;X3Y19/E250/VSS;1;X3Y19/B5;X3Y19/B5/E250;1;X6Y17/N210;X6Y17/N210/VSS;1;X6Y16/B3;X6Y16/B3/N211;1;X8Y6/B5;X8Y6/B5/E250;1;X3Y17/A5;X3Y17/A5/W210;1;X1Y4/B3;X1Y4/B3/S250;1;X2Y19/B3;X2Y19/B3/S250;1;X1Y17/D4;X1Y17/D4/W270;1;X8Y16/D3;X8Y16/D3/S270;1;X6Y15/W210;X6Y15/W210/VSS;1;X6Y15/A4;X6Y15/A4/W210;1;X6Y16/X06;X6Y16/X06/S271;1;X6Y16/D3;X6Y16/D3/X06;1;X36Y5/B3;X36Y5/B3/S250;1;X6Y10/D1;X6Y10/D1/X06;1;X9Y17/D2;X9Y17/D2/S270;1;X9Y16/D0;X9Y16/D0/E270;1;X1Y7/S270;X1Y7/S270/VSS;1;X1Y7/D3;X1Y7/D3/S270;1;X33Y6/A2;X33Y6/A2/N210;1;X37Y5/B0;X37Y5/B0/W250;1;X1Y7/E210;X1Y7/E210/VSS;1;X1Y7/A1;X1Y7/A1/E210;1;X2Y19/D3;X2Y19/D3/S270;1;X7Y18/N220;X7Y18/N220/VSS;1;X7Y16/D1;X7Y16/D1/N222;1;X44Y9/E200;X44Y9/E200/VSS;1;X44Y9/A3;X44Y9/A3/E200;1;X4Y17/E210;X4Y17/E210/VSS;1;X4Y17/A1;X4Y17/A1/E210;1;X7Y15/E210;X7Y15/E210/VSS;1;X7Y15/A1;X7Y15/A1/E210;1;X3Y2/A5;X3Y2/A5/E271;1;X44Y9/N260;X44Y9/N260/VSS;1;X44Y9/D5;X44Y9/D5/N260;1;X2Y19/D4;X2Y19/D4/X04;1;X4Y2/A5;X4Y2/A5/X06;1;X8Y16/D0;X8Y16/D0/E270;1;X2Y4/S270;X2Y4/S270/VSS;1;X2Y4/D2;X2Y4/D2/S270;1;X1Y4/A5;X1Y4/A5/W210;1;X6Y10/D0;X6Y10/D0/X06;1;X0Y7/W260;X0Y7/W260/VSS;1;X1Y7/X03;X1Y7/X03/E262;1;X1Y7/D1;X1Y7/D1/X03;1;X38Y5/E270;X38Y5/E270/VSS;1;X38Y5/D0;X38Y5/D0/E270;1;X5Y10/B2;X5Y10/B2/S250;1;X8Y6/D4;X8Y6/D4/W270;1;X7Y10/B2;X7Y10/B2/S250;1;X38Y5/E250;X38Y5/E250/VSS;1;X38Y5/B4;X38Y5/B4/E250;1;X4Y2/A0;X4Y2/A0/E210;1;X5Y2/E210;X5Y2/E210/VSS;1;X5Y2/A1;X5Y2/A1/E210;1;X4Y19/B2;X4Y19/B2/S250;1;X1Y17/A4;X1Y17/A4/W210;1;X3Y19/D5;X3Y19/D5/W270;1;X7Y14/B2;X7Y14/B2/S250;1;X34Y5/A0;X34Y5/A0/E210;1;X36Y5/B5;X36Y5/B5/E250;1;X4Y2/X06;X4Y2/X06/E211;1;X4Y2/A4;X4Y2/A4/X06;1;X5Y5/S250;X5Y5/S250/VSS;1;X5Y5/B3;X5Y5/B3/S250;1;X7Y10/D1;X7Y10/D1/E270;1;X4Y19/S250;X4Y19/S250/VSS;1;X4Y19/B3;X4Y19/B3/S250;1;X5Y19/D1;X5Y19/D1/E270;1;X8Y6/W270;X8Y6/W270/VSS;1;X8Y6/D5;X8Y6/D5/W270;1;X6Y10/S250;X6Y10/S250/VSS;1;X6Y10/B3;X6Y10/B3/S250;1;X8Y6/B3;X8Y6/B3/S250;1;X2Y17/A1;X2Y17/A1/E210;1;X3Y17/D0;X3Y17/D0/E270;1;X1Y4/S250;X1Y4/S250/VSS;1;X1Y4/B2;X1Y4/B2/S250;1;X9Y17/S270;X9Y17/S270/VSS;1;X9Y17/D3;X9Y17/D3/S270;1;X3Y17/E270;X3Y17/E270/VSS;1;X3Y17/D1;X3Y17/D1/E270;1;X1Y4/N210;X1Y4/N210/VSS;1;X1Y4/A3;X1Y4/A3/N210;1;X3Y19/W270;X3Y19/W270/VSS;1;X3Y19/D4;X3Y19/D4/W270;1;X5Y2/W210;X5Y2/W210/VSS;1;X5Y2/A5;X5Y2/A5/W210;1;X9Y17/A3;X9Y17/A3/N210;1;X10Y17/D2;X10Y17/D2/S270;1;X7Y16/E230;X7Y16/E230/VSS;1;X8Y16/B5;X8Y16/B5/E231;1;X46Y9/rPLLDUTYDA0C7;X44Y9/C7/W262;1;X43Y9/E200;X43Y9/E200/VSS;1;X43Y9/A3;X43Y9/A3/E200;1;X6Y15/W270;X6Y15/W270/VSS;1;X6Y15/D4;X6Y15/D4/W270;1;X6Y11/N250;X6Y11/N250/VSS;1;X6Y10/X06;X6Y10/X06/N251;1;X6Y10/D2;X6Y10/D2/X06;1;X1Y28/S230;X1Y28/S230/VSS;1;X1Y28/C6;X1Y28/C6/S230;1;X46Y9/rPLLFBDSEL2B3;X44Y9/B3/W232;1;X46Y9/rPLLODSEL0D3;X44Y9/D3/W222;1;X8Y16/D4;X8Y16/D4/W270;1;X10Y17/A0;X10Y17/A0/E210;1;X6Y15/D3;X6Y15/D3/S270;1;X38Y5/D2;X38Y5/D2/S270;1;X4Y20/B2;X4Y20/B2/S250;1;X4Y20/S250;X4Y20/S250/VSS;1;X4Y20/B3;X4Y20/B3/S250;1;X7Y14/S270;X7Y14/S270/VSS;1;X7Y14/D3;X7Y14/D3/S270;1;X8Y6/S250;X8Y6/S250/VSS;1;X8Y6/B2;X8Y6/B2/S250;1;X6Y22/N270;X6Y22/N270/VSS;1;X6Y21/LSR0;X6Y21/LSR0/N271;1;X7Y16/W250;X7Y16/W250/VSS;1;X7Y16/B1;X7Y16/B1/W250;1;X9Y6/B1;X9Y6/B1/W250;1;X34Y6/A0;X34Y6/A0/E210;1;X35Y7/N210;X35Y7/N210/VSS;1;X35Y7/A2;X35Y7/A2/N210;1;X8Y17/N210;X8Y17/N210/VSS;1;X8Y17/A3;X8Y17/A3/N210;1;X9Y6/W250;X9Y6/W250/VSS;1;X9Y6/B0;X9Y6/B0/W250;1;X2Y4/D0;X2Y4/D0/E270;1;X4Y2/E210;X4Y2/E210/VSS;1;X4Y2/A1;X4Y2/A1/E210;1;X3Y19/E270;X3Y19/E270/VSS;1;X3Y19/D0;X3Y19/D0/E270;1;X30Y28/D6;X30Y28/D6/N261;1;X36Y5/D3;X36Y5/D3/X08;1;X5Y2/N210;X5Y2/N210/VSS;1;X5Y2/A3;X5Y2/A3/N210;1;X33Y6/A4;X33Y6/A4/W210;1;X34Y5/E210;X34Y5/E210/VSS;1;X34Y5/A1;X34Y5/A1/E210;1;X6Y6/A5;X6Y6/A5/E251;1;X1Y4/D2;X1Y4/D2/S270;1;X34Y6/E210;X34Y6/E210/VSS;1;X34Y6/A1;X34Y6/A1/E210;1;X38Y5/S250;X38Y5/S250/VSS;1;X38Y5/B3;X38Y5/B3/S250;1;X6Y2/E210;X6Y2/E210/VSS;1;X6Y2/A0;X6Y2/A0/E210;1;X30Y28/S260;X30Y28/S260/VSS;1;X30Y28/D1;X30Y28/D1/S260;1;X2Y4/A5;X2Y4/A5/W210;1;X3Y2/A1;X3Y2/A1/E210;1;X7Y16/S250;X7Y16/S250/VSS;1;X7Y16/B2;X7Y16/B2/S250;1;X2Y17/E210;X2Y17/E210/VSS;1;X2Y17/A0;X2Y17/A0/E210;1;X2Y2/E270;X2Y2/E270/VSS;1;X3Y2/A2;X3Y2/A2/E271;1;X3Y17/A3;X3Y17/A3/E271;1;X5Y19/W250;X5Y19/W250/VSS;1;X5Y19/B0;X5Y19/B0/W250;1;X2Y4/W210;X2Y4/W210/VSS;1;X2Y4/A4;X2Y4/A4/W210;1;X2Y19/X04;X2Y19/X04/W251;1;X2Y19/D5;X2Y19/D5/X04;1;X8Y16/W270;X8Y16/W270/VSS;1;X8Y16/D5;X8Y16/D5/W270;1;X7Y10/S250;X7Y10/S250/VSS;1;X7Y10/B3;X7Y10/B3/S250;1;X10Y17/A4;X10Y17/A4/W210;1;X4Y19/B4;X4Y19/B4/E250;1;X3Y2/E210;X3Y2/E210/VSS;1;X3Y2/A0;X3Y2/A0/E210;1;X4Y19/E270;X4Y19/E270/VSS;1;X4Y19/D0;X4Y19/D0/E270;1;X6Y16/B5;X6Y16/B5/E250;1;X3Y19/S270;X3Y19/S270/VSS;1;X3Y19/D3;X3Y19/D3/S270;1;X2Y2/E210;X2Y2/E210/VSS;1;X2Y2/A1;X2Y2/A1/E210;1;X7Y15/N210;X7Y15/N210/VSS;1;X7Y15/A2;X7Y15/A2/N210;1;X6Y16/E250;X6Y16/E250/VSS;1;X6Y16/B4;X6Y16/B4/E250;1;X5Y5/E250;X5Y5/E250/VSS;1;X5Y5/B5;X5Y5/B5/E250;1;X10Y17/W210;X10Y17/W210/VSS;1;X10Y17/A5;X10Y17/A5/W210;1;X46Y9/rPLLIDSEL2A5;X44Y9/A5/W252;1;X9Y16/B1;X9Y16/B1/W250;1;X3Y17/W270;X3Y17/W270/VSS;1;X3Y17/D5;X3Y17/D5/W270;1;X2Y4/E270;X2Y4/E270/VSS;1;X2Y4/D1;X2Y4/D1/E270;1;X9Y17/N210;X9Y17/N210/VSS;1;X9Y17/A2;X9Y17/A2/N210;1;X36Y5/X08;X36Y5/X08/W251;1;X36Y5/D1;X36Y5/D1/X08;1;X8Y10/N210;X8Y10/N210/VSS;1;X8Y10/A2;X8Y10/A2/N210;1;X41Y0/S260;X41Y0/S260/VSS;1;X41Y0/D1;X41Y0/D1/S260;1;X9Y16/W250;X9Y16/W250/VSS;1;X9Y16/B0;X9Y16/B0/W250;1;X9Y17/E270;X9Y17/E270/VSS;1;X9Y17/D1;X9Y17/D1/E270;1;X5Y10/S250;X5Y10/S250/VSS;1;X5Y10/B3;X5Y10/B3/S250;1;X1Y4/W210;X1Y4/W210/VSS;1;X1Y4/A4;X1Y4/A4/W210;1;X5Y5/D3;X5Y5/D3/X06;1;X8Y16/S270;X8Y16/S270/VSS;1;X8Y16/D2;X8Y16/D2/S270;1;X5Y5/D4;X5Y5/D4/W270;1;X1Y17/D2;X1Y17/D2/S270;1;X7Y16/D4;X7Y16/D4/W270;1;X37Y5/E270;X37Y5/E270/VSS;1;X37Y5/D0;X37Y5/D0/E270;1;X32Y6/N210;X32Y6/N210/VSS;1;X32Y6/A3;X32Y6/A3/N210;1;X37Y5/X04;X37Y5/X04/W271;1;X7Y6/N210;X7Y6/N210/VSS;1;X7Y6/A2;X7Y6/A2/N210;1;X5Y19/E270;X5Y19/E270/VSS;1;X5Y19/D0;X5Y19/D0/E270;1;X8Y10/A5;X8Y10/A5/W210;1;X7Y10/E250;X7Y10/E250/VSS;1;X7Y10/B4;X7Y10/B4/E250;1;X4Y17/E270;X4Y17/E270/VSS;1;X4Y17/D1;X4Y17/D1/E270;1;X2Y17/E270;X2Y17/E270/VSS;1;X2Y17/D0;X2Y17/D0/E270;1;X2Y4/A2;X2Y4/A2/N210;1;X8Y16/S250;X8Y16/S250/VSS;1;X8Y16/B3;X8Y16/B3/S250;1;X6Y14/E270;X6Y14/E270/VSS;1;X6Y14/D1;X6Y14/D1/E270;1;X1Y2/W210;X1Y2/W210/VSS;1;X1Y2/A4;X1Y2/A4/W210;1;X46Y9/rPLLODSEL3D6;X44Y9/D6/W222;1;X2Y2/N210;X2Y2/N210/VSS;1;X2Y2/A3;X2Y2/A3/N210;1;X7Y14/D2;X7Y14/D2/S270;1;X2Y7/D0;X2Y7/D0/E270;1;X2Y17/D4;X2Y17/D4/W270;1;X6Y14/W270;X6Y14/W270/VSS;1;X6Y14/D4;X6Y14/D4/W270;1;X2Y4/E210;X2Y4/E210/VSS;1;X2Y4/A1;X2Y4/A1/E210;1;X34Y5/N210;X34Y5/N210/VSS;1;X34Y5/A2;X34Y5/A2/N210;1;X9Y17/W270;X9Y17/W270/VSS;1;X9Y17/D4;X9Y17/D4/W270;1;X2Y16/E210;X2Y16/E210/VSS;1;X2Y16/A1;X2Y16/A1/E210;1;X6Y14/E250;X6Y14/E250/VSS;1;X6Y14/B4;X6Y14/B4/E250;1;X3Y17/A0;X3Y17/A0/E210;1;X46Y9/W260;X46Y9/W260/VSS;1;X46Y9/rPLLPSDA1C4;X44Y9/C4/W262;1;X7Y6/A1;X7Y6/A1/E210;1;X6Y10/E250;X6Y10/E250/VSS;1;X6Y10/B4;X6Y10/B4/E250;1;X5Y6/E250;X5Y6/E250/VSS;1;X6Y6/A4;X6Y6/A4/E251;1;X10Y17/S270;X10Y17/S270/VSS;1;X10Y17/D3;X10Y17/D3/S270;1;X6Y5/B0;X6Y5/B0/W250;1;X46Y9/rPLLFBDSEL3B4;X44Y9/B4/W232;1;X4Y2/A2;X4Y2/A2/N210;1;X6Y15/E210;X6Y15/E210/VSS;1;X6Y15/A1;X6Y15/A1/E210;1;X1Y28/W260;X1Y28/W260/VSS;1;X1Y28/D6;X1Y28/D6/W260;1;X9Y16/E270;X9Y16/E270/VSS;1;X9Y16/D1;X9Y16/D1/E270;1;X7Y16/E250;X7Y16/E250/VSS;1;X7Y16/B5;X7Y16/B5/E250;1;X36Y5/S250;X36Y5/S250/VSS;1;X36Y5/B2;X36Y5/B2/S250;1;X33Y6/N210;X33Y6/N210/VSS;1;X33Y6/A3;X33Y6/A3/N210;1;X5Y5/W270;X5Y5/W270/VSS;1;X5Y5/D5;X5Y5/D5/W270;1;X0Y15/E270;X0Y15/E270/VSS;1;X1Y15/LSR0;X1Y15/LSR0/E271;1;X37Y5/E250;X37Y5/E250/VSS;1;X37Y5/B4;X37Y5/B4/E250;1;X33Y6/E210;X33Y6/E210/VSS;1;X33Y6/A0;X33Y6/A0/E210;1;X6Y16/E270;X6Y16/E270/VSS;1;X6Y16/D1;X6Y16/D1/E270;1;X1Y17/S270;X1Y17/S270/VSS;1;X1Y17/D3;X1Y17/D3/S270;1;X37Y5/W250;X37Y5/W250/VSS;1;X37Y5/B1;X37Y5/B1/W250;1;X33Y6/W210;X33Y6/W210/VSS;1;X33Y6/A5;X33Y6/A5/W210;1;X44Y9/W250;X44Y9/W250/VSS;1;X44Y9/B0;X44Y9/B0/W250;1;X7Y6/E210;X7Y6/E210/VSS;1;X7Y6/A0;X7Y6/A0/E210;1;X8Y6/E270;X8Y6/E270/VSS;1;X8Y6/D1;X8Y6/D1/E270;1;X46Y9/W220;X46Y9/W220/VSS;1;X46Y9/rPLLDUTYDA1D0;X44Y9/D0/W222;1;X5Y9/S260;X5Y9/S260/VSS;1;X5Y10/D4;X5Y10/D4/S261;1;X7Y10/E270;X7Y10/E270/VSS;1;X7Y10/D0;X7Y10/D0/E270;1;X44Y9/W230;X44Y9/W230/VSS;1;X44Y9/C1;X44Y9/C1/W230;1;X2Y7/E210;X2Y7/E210/VSS;1;X2Y7/A1;X2Y7/A1/E210;1;X8Y17/W210;X8Y17/W210/VSS;1;X8Y17/A5;X8Y17/A5/W210;1;X36Y5/E250;X36Y5/E250/VSS;1;X36Y5/B4;X36Y5/B4/E250;1;X43Y9/E240;X43Y9/E240/VSS;1;X44Y9/CLK2;X44Y9/CLK2/E241;1;X1Y17/W270;X1Y17/W270/VSS;1;X1Y17/D5;X1Y17/D5/W270;1;X4Y20/W270;X4Y20/W270/VSS;1;X4Y20/D4;X4Y20/D4/W270;1;X8Y17/W270;X8Y17/W270/VSS;1;X8Y17/D4;X8Y17/D4/W270;1;X7Y10/S270;X7Y10/S270/VSS;1;X7Y10/D2;X7Y10/D2/S270;1;X7Y15/E270;X7Y15/E270/VSS;1;X7Y15/D1;X7Y15/D1/E270;1;X10Y17/E210;X10Y17/E210/VSS;1;X10Y17/A1;X10Y17/A1/E210;1;X6Y14/B2;X6Y14/B2/S250;1;X38Y5/W250;X38Y5/W250/VSS;1;X38Y5/B0;X38Y5/B0/W250;1;X2Y19/S270;X2Y19/S270/VSS;1;X2Y19/D2;X2Y19/D2/S270;1;X44Y9/E240;X44Y9/E240/VSS;1;X44Y9/B7;X44Y9/B7/E240;1;X7Y14/E270;X7Y14/E270/VSS;1;X7Y14/D1;X7Y14/D1/E270;1;X2Y7/S270;X2Y7/S270/VSS;1;X2Y7/D2;X2Y7/D2/S270;1;X9Y17/A5;X9Y17/A5/W210;1;X6Y14/S250;X6Y14/S250/VSS;1;X6Y14/B3;X6Y14/B3/S250;1;X36Y5/W270;X36Y5/W270/VSS;1;X36Y5/D5;X36Y5/D5/W270;1;X8Y6/E250;X8Y6/E250/VSS;1;X8Y6/B4;X8Y6/B4/E250;1;X11Y17/E210;X11Y17/E210/VSS;1;X11Y17/A1;X11Y17/A1/E210;1;X1Y7/W270;X1Y7/W270/VSS;1;X1Y7/D4;X1Y7/D4/W270;1;X6Y11/N230;X6Y11/N230/VSS;1;X6Y10/B1;X6Y10/B1/N231;1;X8Y16/B1;X8Y16/B1/W250;1;X44Y9/S230;X44Y9/S230/VSS;1;X44Y9/C6;X44Y9/C6/S230;1;X1Y17/W210;X1Y17/W210/VSS;1;X1Y17/A5;X1Y17/A5/W210;1;X37Y5/D2;X37Y5/D2/S270;1;X8Y10/W210;X8Y10/W210/VSS;1;X8Y10/A4;X8Y10/A4/W210;1;X8Y16/E270;X8Y16/E270/VSS;1;X8Y16/D1;X8Y16/D1/E270;1;X30Y28/S270;X30Y28/S270/VSS;1;X30Y28/A0;X30Y28/A0/N271;1;X1Y4/S270;X1Y4/S270/VSS;1;X1Y4/D3;X1Y4/D3/S270;1;X46Y9/W230;X46Y9/W230/VSS;1;X46Y9/rPLLFBDSEL0B1;X44Y9/B1/W232;1;X8Y17/D3;X8Y17/D3/S270;1;X8Y6/S270;X8Y6/S270/VSS;1;X8Y6/D3;X8Y6/D3/S270;1;X46Y9/W250;X46Y9/W250/VSS;1;X46Y9/rPLLIDSEL1A4;X44Y9/A4/W252;1;X1Y10/S270;X1Y10/S270/VSS;1;X1Y11/LSR0;X1Y11/LSR0/S271;1;X8Y17/S270;X8Y17/S270/VSS;1;X8Y17/D2;X8Y17/D2/S270;1;X11Y17/E270;X11Y17/E270/VSS;1;X11Y17/D1;X11Y17/D1/E270;1;X10Y17/W270;X10Y17/W270/VSS;1;X10Y17/D5;X10Y17/D5/W270;1;X4Y19/E250;X4Y19/E250/VSS;1;X4Y19/B5;X4Y19/B5/E250;1;X1Y4/W250;X1Y4/W250/VSS;1;X1Y4/B1;X1Y4/B1/W250;1;X1Y17/N210;X1Y17/N210/VSS;1;X1Y17/A3;X1Y17/A3/N210;1;X2Y17/W270;X2Y17/W270/VSS;1;X2Y17/D5;X2Y17/D5/W270;1;X9Y6/S250;X9Y6/S250/VSS;1;X9Y6/B2;X9Y6/B2/S250;1;X2Y16/S270;X2Y16/S270/VSS;1;X2Y16/D2;X2Y16/D2/S270;1;X4Y19/S270;X4Y19/S270/VSS;1;X4Y19/D2;X4Y19/D2/S270;1;X9Y17/E210;X9Y17/E210/VSS;1;X9Y17/A1;X9Y17/A1/E210;1;X5Y10/S270;X5Y10/S270/VSS;1;X5Y10/D2;X5Y10/D2/S270;1;X0Y14/W270;X0Y14/W270/VSS;1;X1Y14/LSR1;X1Y14/LSR1/E272;1;X3Y19/W250;X3Y19/W250/VSS;1;X3Y19/B1;X3Y19/B1/W250;1;X1Y4/E270;X1Y4/E270/VSS;1;X1Y4/D1;X1Y4/D1/E270;1;X3Y17/W210;X3Y17/W210/VSS;1;X3Y17/A4;X3Y17/A4/W210;1;X4Y20/E250;X4Y20/E250/VSS;1;X4Y20/B4;X4Y20/B4/E250;1;X1Y7/N210;X1Y7/N210/VSS;1;X1Y7/A3;X1Y7/A3/N210;1;X7Y14/S250;X7Y14/S250/VSS;1;X7Y14/B3;X7Y14/B3/S250;1;X2Y19/S250;X2Y19/S250/VSS;1;X2Y19/B2;X2Y19/B2/S250;1;X37Y5/S270;X37Y5/S270/VSS;1;X37Y5/D3;X37Y5/D3/S270;1;X6Y5/W250;X6Y5/W250/VSS;1;X6Y5/B1;X6Y5/B1/W250;1;X6Y10/W270;X6Y10/W270/VSS;1;X6Y10/D5;X6Y10/D5/W270;1;X4Y2/N210;X4Y2/N210/VSS;1;X4Y2/A3;X4Y2/A3/N210;1;X3Y17/E210;X3Y17/E210/VSS;1;X3Y17/A1;X3Y17/A1/E210;1;X5Y10/E250;X5Y10/E250/VSS;1;X5Y10/B4;X5Y10/B4/E250;1;X5Y6/N270;X5Y6/N270/VSS;1;X5Y5/X06;X5Y5/X06/N271;1;X5Y5/D2;X5Y5/D2/X06;1;X4Y20/E270;X4Y20/E270/VSS;1;X4Y20/D1;X4Y20/D1/E270;1;X2Y2/W210;X2Y2/W210/VSS;1;X2Y2/A5;X2Y2/A5/W210;1;X33Y5/W210;X33Y5/W210/VSS;1;X33Y5/A4;X33Y5/A4/W210;1;X6Y15/E270;X6Y15/E270/VSS;1;X6Y15/D1;X6Y15/D1/E270;1;X44Y9/S260;X44Y9/S260/VSS;1;X44Y9/D1;X44Y9/D1/S260;1;X38Y5/S270;X38Y5/S270/VSS;1;X38Y5/D3;X38Y5/D3/S270;1;X2Y16/E270;X2Y16/E270/VSS;1;X2Y16/D1;X2Y16/D1/E270;1;X1Y7/W210;X1Y7/W210/VSS;1;X1Y7/A5;X1Y7/A5/W210;1;X2Y4/N210;X2Y4/N210/VSS;1;X2Y4/A3;X2Y4/A3/N210;1;X8Y16/W250;X8Y16/W250/VSS;1;X8Y16/B0;X8Y16/B0/W250;1;X7Y16/W270;X7Y16/W270/VSS;1;X7Y16/D5;X7Y16/D5/W270;1;X9Y17/W210;X9Y17/W210/VSS;1;X9Y17/A4;X9Y17/A4/W210;1;X0Y0/VSS;;1;X6Y15/S270;X6Y15/S270/VSS;1;X6Y15/D2;X6Y15/D2/S270;1"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8675 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8674 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT1;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 8672 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 "
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt[2]": {
          "hide_name": 0,
          "bits": [ 8671 ] ,
          "attributes": {
            "ROUTING": "X6Y14/B7;X6Y14/B7/X05;1;X6Y14/B6;X6Y14/B6/X05;1;X6Y14/X05;X6Y14/X05/W222;1;X6Y14/A3;X6Y14/A3/X05;1;X7Y15/W210;X7Y15/W210/S211;1;X6Y15/B3;X6Y15/B3/W211;1;X8Y14/W220;X8Y14/W220/Q2;1;X7Y14/X05;X7Y14/X05/W221;1;X7Y14/A3;X7Y14/A3/X05;1;X8Y14/Q2;;1;X8Y14/EW10;X8Y14/EW10/Q2;1;X7Y14/S210;X7Y14/S210/W111;1;X7Y15/B2;X7Y15/B2/S211;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:77.11-77.18",
            "hdlname": "uart_inst uart_rx_inst bit_cnt"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_CIN": {
          "hide_name": 0,
          "bits": [ 8670 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT2;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 8668 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0_ALU_SUM_CIN": {
          "hide_name": 0,
          "bits": [ 8667 ] ,
          "attributes": {
            "ROUTING": "X6Y14/COUT3;;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:110.32-110.43|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/arith_map.v:57.7-63.5|/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_sim.v:886.25-886.29",
            "abc9_carry": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0[0]": {
          "hide_name": 0,
          "bits": [ 8665 ] ,
          "attributes": {
            "ROUTING": "X6Y14/F4;;1;X6Y14/E240;X6Y14/E240/F4;1;X7Y14/X03;X7Y14/X03/E241;1;X7Y14/A6;X7Y14/A6/X03;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_CE[1]": {
          "hide_name": 0,
          "bits": [ 8660 ] ,
          "attributes": {
            "ROUTING": "X6Y17/A6;X6Y17/A6/S211;1;X6Y15/E100;X6Y15/E100/F5;1;X7Y15/S200;X7Y15/S200/E101;1;X7Y16/C7;X7Y16/C7/S201;1;X7Y17/S250;X7Y17/S250/E251;1;X7Y17/B3;X7Y17/B3/S250;1;X7Y15/E230;X7Y15/E230/E131;1;X8Y15/X02;X8Y15/X02/E231;1;X8Y15/A1;X8Y15/A1/X02;1;X7Y15/B6;X7Y15/B6/E131;1;X6Y15/E130;X6Y15/E130/F5;1;X7Y15/B7;X7Y15/B7/E131;1;X6Y16/S250;X6Y16/S250/S111;1;X6Y17/E250;X6Y17/E250/S251;1;X7Y17/A4;X7Y17/A4/E251;1;X6Y15/F5;;1;X6Y15/SN10;X6Y15/SN10/F5;1;X6Y16/S210;X6Y16/S210/S111;1;X6Y16/A6;X6Y16/A6/S210;1",
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_CE_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 8658 ] ,
          "attributes": {
            "ROUTING": "X8Y13/LSR1;X8Y13/LSR1/X08;1;X8Y13/N240;X8Y13/N240/N212;1;X8Y12/X05;X8Y12/X05/N241;1;X8Y12/LSR0;X8Y12/LSR0/X05;1;X8Y14/LSR1;X8Y14/LSR1/X08;1;X8Y14/X08;X8Y14/X08/N211;1;X8Y14/LSR2;X8Y14/LSR2/X08;1;X8Y15/F1;;1;X8Y15/N210;X8Y15/N210/F1;1;X8Y13/X08;X8Y13/X08/N212;1;X8Y13/LSR0;X8Y13/LSR0/X08;1"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D_LUT2_F_I0[1]": {
          "hide_name": 0,
          "bits": [ 8655 ] ,
          "attributes": {
            "ROUTING": "X8Y14/X04;X8Y14/X04/F7;1;X8Y14/B2;X8Y14/B2/X04;1;X8Y14/W270;X8Y14/W270/F7;1;X7Y14/X08;X7Y14/X08/W271;1;X7Y14/B6;X7Y14/B6/X08;1;X8Y14/W100;X8Y14/W100/F7;1;X7Y14/N240;X7Y14/N240/W101;1;X7Y14/B4;X7Y14/B4/N240;1;X8Y14/F7;;1;X8Y14/W130;X8Y14/W130/F7;1;X8Y14/B6;X8Y14/B6/W130;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFRE_Q_D_LUT2_F_I0_ALU_SUM_CIN_ALU_COUT_SUM[0]": {
          "hide_name": 0,
          "bits": [ 8653 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F2;;1;X7Y14/E100;X7Y14/E100/F2;1;X7Y14/A4;X7Y14/A4/E100;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt[1]": {
          "hide_name": 0,
          "bits": [ 8651 ] ,
          "attributes": {
            "ROUTING": "X7Y14/X07;X7Y14/X07/E242;1;X7Y14/A2;X7Y14/A2/X07;1;X6Y14/S210;X6Y14/S210/E111;1;X6Y15/B2;X6Y15/B2/S211;1;X7Y14/S240;X7Y14/S240/E242;1;X7Y15/X05;X7Y15/X05/S241;1;X7Y15/B1;X7Y15/B1/X05;1;X6Y14/C7;X6Y14/C7/E241;1;X5Y14/E240;X5Y14/E240/Q4;1;X6Y14/C6;X6Y14/C6/E241;1;X5Y14/Q4;;1;X5Y14/EW10;X5Y14/EW10/Q4;1;X6Y14/A2;X6Y14/A2/E111;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:77.11-77.18",
            "hdlname": "uart_inst uart_rx_inst bit_cnt"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 8650 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F4;;1;X7Y14/W240;X7Y14/W240/F4;1;X5Y14/C4;X5Y14/C4/W242;1;X5Y14/XD4;X5Y14/XD4/C4;1"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt[3]": {
          "hide_name": 0,
          "bits": [ 8648 ] ,
          "attributes": {
            "ROUTING": "X7Y15/W250;X7Y15/W250/S111;1;X6Y15/X08;X6Y15/X08/W251;1;X6Y15/B4;X6Y15/B4/X08;1;X6Y14/A6;X6Y14/A6/W251;1;X7Y14/SN10;X7Y14/SN10/Q5;1;X7Y15/B3;X7Y15/B3/S111;1;X6Y14/A7;X6Y14/A7/W251;1;X7Y14/Q5;;1;X7Y14/W250;X7Y14/W250/Q5;1;X6Y14/A4;X6Y14/A4/W251;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:77.11-77.18",
            "hdlname": "uart_inst uart_rx_inst bit_cnt"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 8647 ] ,
          "attributes": {
            "ROUTING": "X7Y14/F6;;1;X7Y14/C5;X7Y14/C5/F6;1;X7Y14/XD5;X7Y14/XD5/C5;1"
          }
        },
        "uart_inst.uart_rx_inst.bit_cnt_DFFE_Q_CE[2]": {
          "hide_name": 0,
          "bits": [ 8646 ] ,
          "attributes": {
            "ROUTING": "X7Y14/E210;X7Y14/E210/N111;1;X8Y14/CE1;X8Y14/CE1/E211;1;X7Y14/W210;X7Y14/W210/N111;1;X5Y14/CE2;X5Y14/CE2/W212;1;X7Y15/N270;X7Y15/N270/F7;1;X7Y14/X06;X7Y14/X06/N271;1;X7Y14/CE2;X7Y14/CE2/X06;1;X8Y15/S240;X8Y15/S240/E101;1;X8Y15/B1;X8Y15/B1/S240;1;X7Y15/X08;X7Y15/X08/F7;1;X7Y15/C6;X7Y15/C6/X08;1;X7Y15/F7;;1;X7Y15/E100;X7Y15/E100/F7;1;X8Y15/N240;X8Y15/N240/E101;1;X8Y14/C0;X8Y14/C0/N241;1;X7Y15/SN10;X7Y15/SN10/F7;1",
            "src": "/media/tcmichals/projects/oss-tools/oss-cad-suite/lib/../share/yosys/gowin/cells_map.v:130.20-130.21",
            "force_downto": "00000000000000000000000000000001"
          }
        },
        "uartTx": {
          "hide_name": 0,
          "bits": [ 7323 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:7.12-7.18"
          }
        },
        "uart_inst.txd": {
          "hide_name": 0,
          "bits": [ 8643 ] ,
          "attributes": {
            "ROUTING": "X3Y20/Q2;;1;X3Y20/W220;X3Y20/W220/Q2;1;X1Y20/S220;X1Y20/S220/W222;1;X1Y22/S220;X1Y22/S220/S222;1;X1Y24/S220;X1Y24/S220/S222;1;X1Y26/S220;X1Y26/S220/S222;1;X1Y28/X03;X1Y28/X03/S222;1;X1Y28/A0;X1Y28/A0/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_tx.v:65.5-65.12",
            "hdlname": "uart_inst uart_tx_inst txd_reg"
          }
        },
        "uartRx": {
          "hide_name": 0,
          "bits": [ 7322 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:6.11-6.17"
          }
        },
        "sync_rx_1": {
          "hide_name": 0,
          "bits": [ 8638 ] ,
          "attributes": {
            "ROUTING": "X5Y23/Q2;;1;X5Y23/N100;X5Y23/N100/Q2;1;X5Y22/E240;X5Y22/E240/N101;1;X6Y22/N240;X6Y22/N240/E241;1;X6Y21/C1;X6Y21/C1/N241;1;X6Y21/XD1;X6Y21/XD1/C1;1",
            "hdlname": "uart_inst uart_rx_inst rxd",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/verilog-uart/rtl/uart_rx.v:50.35-50.38"
          }
        },
        "sync_rx_0": {
          "hide_name": 0,
          "bits": [ 8635 ] ,
          "attributes": {
            "ROUTING": "X4Y25/Q2;;1;X4Y25/N220;X4Y25/N220/Q2;1;X4Y23/E220;X4Y23/E220/N222;1;X5Y23/D2;X5Y23/D2/E221;1;X5Y23/XD2;X5Y23/XD2/D2;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:33.5-33.14"
          }
        },
        "sync_rx_0_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 8634 ] ,
          "attributes": {
            "ROUTING": "X1Y28/Q6;;1;X1Y28/E260;X1Y28/E260/Q6;1;X3Y28/N260;X3Y28/N260/E262;1;X3Y26/N270;X3Y26/N270/N262;1;X3Y25/E270;X3Y25/E270/N271;1;X4Y25/A2;X4Y25/A2/E271;1;X4Y25/XD2;X4Y25/XD2/A2;1"
          }
        },
        "clk_lock": {
          "hide_name": 0,
          "bits": [ 8616 ] ,
          "attributes": {
            "ROUTING": " ",
            "unused_bits": "0 ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:31.15-31.23"
          }
        },
        "pll_clk": {
          "hide_name": 0,
          "bits": [ 8585 ] ,
          "attributes": {
            "ROUTING": "X35Y6/CLK1;X35Y6/CLK1/GB00;5;X36Y7/CLK1;X36Y7/CLK1/GB00;5;X35Y7/CLK1;X35Y7/CLK1/GB00;5;X36Y7/GB00;X35Y7/GBO0/GT00;5;X35Y7/CLK2;X35Y7/CLK2/GB00;5;X34Y4/CLK0;X34Y4/CLK0/GB00;5;X29Y4/GB00;X31Y4/GBO0/GT00;5;X33Y4/CLK2;X33Y4/CLK2/GB00;5;X33Y5/CLK1;X33Y5/CLK1/GB00;5;X33Y5/GB00;X31Y5/GBO0/GT00;5;X33Y5/CLK2;X33Y5/CLK2/GB00;5;X34Y4/CLK2;X34Y4/CLK2/GB00;5;X34Y5/CLK0;X34Y5/CLK0/GB00;5;X34Y5/CLK1;X34Y5/CLK1/GB00;5;X35Y5/CLK1;X35Y5/CLK1/GB00;5;X39Y6/CLK0;X39Y6/CLK0/GB00;5;X33Y6/CLK1;X33Y6/CLK1/GB00;5;X33Y6/CLK2;X33Y6/CLK2/GB00;5;X34Y6/CLK0;X34Y6/CLK0/GB00;5;X32Y7/GB00;X31Y7/GBO0/GT00;5;X32Y7/CLK1;X32Y7/CLK1/GB00;5;X32Y6/CLK1;X32Y6/CLK1/GB00;5;X32Y6/CLK2;X32Y6/CLK2/GB00;5;X31Y4/GT00;X31Y1/GT00/SPINE0;5;X32Y6/GB00;X31Y6/GBO0/GT00;5;X33Y6/CLK0;X33Y6/CLK0/GB00;5;X34Y6/CLK1;X34Y6/CLK1/GB00;5;X34Y6/CLK2;X34Y6/CLK2/GB00;5;X37Y4/CLK1;X37Y4/CLK1/GB00;5;X37Y6/CLK0;X37Y6/CLK0/GB00;5;X37Y6/CLK1;X37Y6/CLK1/GB00;5;X39Y5/CLK0;X39Y5/CLK0/GB00;5;X38Y5/GB00;X39Y5/GBO0/GT00;5;X39Y5/CLK1;X39Y5/CLK1/GB00;5;X38Y6/CLK0;X38Y6/CLK0/GB00;5;X35Y5/CLK0;X35Y5/CLK0/GB00;5;X35Y5/GBO0;X35Y5/GBO0/GT00;5;X35Y5/CLK2;X35Y5/CLK2/GB00;5;X36Y4/CLK1;X36Y4/CLK1/GB00;5;X36Y4/CLK0;X36Y4/CLK0/GB00;5;X36Y6/CLK0;X36Y6/CLK0/GB00;5;X35Y4/GB00;X35Y4/GBO0/GT00;5;X37Y4/CLK0;X37Y4/CLK0/GB00;5;X39Y6/GB00;X39Y6/GBO0/GT00;5;X38Y6/CLK1;X38Y6/CLK1/GB00;5;X39Y8/GT00;X39Y1/GT00/SPINE0;5;X40Y4/GB00;X39Y4/GBO0/GT00;5;X38Y4/CLK0;X38Y4/CLK0/GB00;5;X36Y6/CLK1;X36Y6/CLK1/GB00;5;X39Y1/SPINE0;X29Y9/SPINE0/TRPLL0CLK0;5;X35Y4/GT00;X35Y1/GT00/SPINE0;5;X35Y6/GB00;X35Y6/GBO0/GT00;5;X36Y6/CLK2;X36Y6/CLK2/GB00;5;X2Y8/CLK1;X2Y8/CLK1/GB00;5;X1Y8/CLK1;X1Y8/CLK1/GB00;5;X4Y14/CLK1;X4Y14/CLK1/GB00;5;X2Y15/CLK0;X2Y15/CLK0/GB00;5;X2Y14/CLK0;X2Y14/CLK0/GB00;5;X3Y14/CLK1;X3Y14/CLK1/GB00;5;X4Y15/CLK2;X4Y15/CLK2/GB00;5;X4Y15/CLK1;X4Y15/CLK1/GB00;5;X5Y14/CLK0;X5Y14/CLK0/GB00;5;X5Y15/CLK0;X5Y15/CLK0/GB00;5;X5Y8/CLK2;X5Y8/CLK2/GB00;5;X1Y6/CLK2;X1Y6/CLK2/GB00;5;X3Y8/CLK2;X3Y8/CLK2/GB00;5;X8Y11/CLK2;X8Y11/CLK2/GB00;5;X6Y8/CLK1;X6Y8/CLK1/GB00;5;X7Y7/CLK0;X7Y7/CLK0/GB00;5;X7Y11/CLK2;X7Y11/CLK2/GB00;5;X7Y12/CLK0;X7Y12/CLK0/GB00;5;X7Y8/CLK0;X7Y8/CLK0/GB00;5;X3Y7/GB00;X3Y7/GBO0/GT00;5;X5Y7/CLK2;X5Y7/CLK2/GB00;5;X6Y7/CLK2;X6Y7/CLK2/GB00;5;X7Y11/CLK1;X7Y11/CLK1/GB00;5;X7Y8/CLK1;X7Y8/CLK1/GB00;5;X7Y8/GB00;X7Y8/GBO0/GT00;5;X7Y8/CLK2;X7Y8/CLK2/GB00;5;X4Y14/CLK0;X4Y14/CLK0/GB00;5;X3Y14/CLK2;X3Y14/CLK2/GB00;5;X2Y15/CLK2;X2Y15/CLK2/GB00;5;X2Y15/CLK1;X2Y15/CLK1/GB00;5;X3Y15/CLK2;X3Y15/CLK2/GB00;5;X4Y15/CLK0;X4Y15/CLK0/GB00;5;X5Y15/CLK1;X5Y15/CLK1/GB00;5;X4Y13/CLK2;X4Y13/CLK2/GB00;5;X6Y13/CLK1;X6Y13/CLK1/GB00;5;X1Y12/CLK2;X1Y12/CLK2/GB00;5;X1Y11/CLK1;X1Y11/CLK1/GB00;5;X3Y12/CLK1;X3Y12/CLK1/GB00;5;X1Y11/CLK2;X1Y11/CLK2/GB00;5;X4Y13/CLK1;X4Y13/CLK1/GB00;5;X2Y14/CLK1;X2Y14/CLK1/GB00;5;X1Y14/CLK2;X1Y14/CLK2/GB00;5;X7Y13/CLK0;X7Y13/CLK0/GB00;5;X1Y10/CLK2;X1Y10/CLK2/GB00;5;X1Y14/CLK0;X1Y14/CLK0/GB00;5;X3Y13/CLK1;X3Y13/CLK1/GB00;5;X2Y13/CLK2;X2Y13/CLK2/GB00;5;X6Y12/CLK2;X6Y12/CLK2/GB00;5;X7Y12/CLK2;X7Y12/CLK2/GB00;5;X3Y10/GBO0;X3Y10/GBO0/GT00;5;X1Y10/CLK1;X1Y10/CLK1/GB00;5;X3Y12/CLK2;X3Y12/CLK2/GB00;5;X2Y14/CLK2;X2Y14/CLK2/GB00;5;X4Y14/CLK2;X4Y14/CLK2/GB00;5;X1Y8/CLK2;X1Y8/CLK2/GB00;5;X5Y13/CLK1;X5Y13/CLK1/GB00;5;X3Y13/GBO0;X3Y13/GBO0/GT00;5;X5Y13/CLK2;X5Y13/CLK2/GB00;5;X7Y7/CLK1;X7Y7/CLK1/GB00;5;X4Y5/CLK2;X4Y5/CLK2/GB00;5;X6Y5/CLK1;X6Y5/CLK1/GB00;5;X8Y7/GB00;X7Y7/GBO0/GT00;5;X7Y7/CLK2;X7Y7/CLK2/GB00;5;X6Y5/GB00;X7Y5/GBO0/GT00;5;X6Y5/CLK2;X6Y5/CLK2/GB00;5;X6Y3/CLK0;X6Y3/CLK0/GB00;5;X2Y8/GB00;X3Y8/GBO0/GT00;5;X4Y8/CLK1;X4Y8/CLK1/GB00;5;X2Y12/GB00;X3Y12/GBO0/GT00;5;X4Y12/CLK2;X4Y12/CLK2/GB00;5;X1Y5/CLK1;X1Y5/CLK1/GB00;5;X5Y5/GB00;X3Y5/GBO0/GT00;5;X1Y5/CLK2;X1Y5/CLK2/GB00;5;X1Y1/CLK2;X1Y1/CLK2/GB00;5;X4Y1/CLK2;X4Y1/CLK2/GB00;5;X5Y4/CLK2;X5Y4/CLK2/GB00;5;X3Y1/CLK0;X3Y1/CLK0/GB00;5;X3Y1/CLK2;X3Y1/CLK2/GB00;5;X3Y1/CLK1;X3Y1/CLK1/GB00;5;X4Y4/CLK2;X4Y4/CLK2/GB00;5;X5Y3/CLK1;X5Y3/CLK1/GB00;5;X3Y3/GBO0;X3Y3/GBO0/GT00;5;X5Y3/CLK2;X5Y3/CLK2/GB00;5;X4Y1/CLK1;X4Y1/CLK1/GB00;5;X3Y1/GB00;X3Y1/GBO0/GT00;5;X4Y1/CLK0;X4Y1/CLK0/GB00;5;X7Y7/GT00;X7Y1/GT00/SPINE8;5;X9Y3/GB00;X7Y3/GBO0/GT00;5;X6Y3/CLK1;X6Y3/CLK1/GB00;5;X2Y4/GB00;X3Y4/GBO0/GT00;5;X5Y4/CLK1;X5Y4/CLK1/GB00;5;X4Y11/GB00;X3Y11/GBO0/GT00;5;X1Y11/CLK0;X1Y11/CLK0/GB00;5;X1Y15/CLK1;X1Y15/CLK1/GB00;5;X1Y15/CLK0;X1Y15/CLK0/GB00;5;X1Y14/CLK1;X1Y14/CLK1/GB00;5;X23Y1/SPINE8;X26Y9/SPINE8/TRPLL0CLK0;5;X3Y7/GT00;X3Y1/GT00/SPINE8;5;X1Y6/GB00;X3Y6/GBO0/GT00;5;X1Y6/CLK1;X1Y6/CLK1/GB00;5;X9Y10/CLK0;X9Y10/CLK0/GB00;5;X9Y10/CLK2;X9Y10/CLK2/GB00;5;X8Y10/CLK1;X8Y10/CLK1/GB00;5;X7Y10/GB00;X7Y10/GBO0/GT00;5;X8Y10/CLK2;X8Y10/CLK2/GB00;5;X9Y11/GB00;X7Y11/GBO0/GT00;5;X9Y11/CLK2;X9Y11/CLK2/GB00;5;X3Y20/CLK1;X3Y20/CLK1/GB00;5;X3Y16/CLK2;X3Y16/CLK2/GB00;5;X3Y19/CLK2;X3Y19/CLK2/GB00;5;X4Y19/CLK0;X4Y19/CLK0/GB00;5;X4Y19/CLK1;X4Y19/CLK1/GB00;5;X4Y19/CLK2;X4Y19/CLK2/GB00;5;X3Y19/CLK1;X3Y19/CLK1/GB00;5;X5Y19/CLK1;X5Y19/CLK1/GB00;5;X5Y19/CLK2;X5Y19/CLK2/GB00;5;X3Y19/CLK0;X3Y19/CLK0/GB00;5;X3Y20/CLK0;X3Y20/CLK0/GB00;5;X1Y16/CLK0;X1Y16/CLK0/GB00;5;X1Y19/CLK2;X1Y19/CLK2/GB00;5;X2Y19/GB00;X3Y19/GBO0/GT00;5;X1Y19/CLK1;X1Y19/CLK1/GB00;5;X3Y16/CLK1;X3Y16/CLK1/GB00;5;X3Y16/CLK0;X3Y16/CLK0/GB00;5;X3Y15/CLK0;X3Y15/CLK0/GB00;5;X4Y15/GB00;X3Y15/GBO0/GT00;5;X3Y15/CLK1;X3Y15/CLK1/GB00;5;X4Y16/CLK2;X4Y16/CLK2/GB00;5;X4Y16/CLK1;X4Y16/CLK1/GB00;5;X2Y16/GB00;X3Y16/GBO0/GT00;5;X4Y16/CLK0;X4Y16/CLK0/GB00;5;X4Y20/CLK1;X4Y20/CLK1/GB00;5;X3Y20/CLK2;X3Y20/CLK2/GB00;5;X2Y20/GB00;X3Y20/GBO0/GT00;5;X4Y20/CLK2;X4Y20/CLK2/GB00;5;X7Y21/GB00;X7Y21/GBO0/GT00;5;X6Y21/CLK0;X6Y21/CLK0/GB00;5;X7Y16/CLK2;X7Y16/CLK2/GB00;5;X8Y16/CLK0;X8Y16/CLK0/GB00;5;X8Y16/CLK1;X8Y16/CLK1/GB00;5;X8Y16/CLK2;X8Y16/CLK2/GB00;5;X7Y16/CLK1;X7Y16/CLK1/GB00;5;X8Y16/GB00;X7Y16/GBO0/GT00;5;X9Y16/CLK0;X9Y16/CLK0/GB00;5;X7Y17/CLK1;X7Y17/CLK1/GB00;5;X6Y17/CLK1;X6Y17/CLK1/GB00;5;X6Y17/CLK2;X6Y17/CLK2/GB00;5;X6Y17/CLK0;X6Y17/CLK0/GB00;5;X7Y17/CLK0;X7Y17/CLK0/GB00;5;X9Y17/GB00;X7Y17/GBO0/GT00;5;X7Y17/CLK2;X7Y17/CLK2/GB00;5;X6Y13/CLK2;X6Y13/CLK2/GB00;5;X8Y12/CLK2;X8Y12/CLK2/GB00;5;X7Y12/CLK1;X7Y12/CLK1/GB00;5;X8Y13/CLK2;X8Y13/CLK2/GB00;5;X7Y13/CLK2;X7Y13/CLK2/GB00;5;X7Y13/CLK1;X7Y13/CLK1/GB00;5;X8Y14/CLK0;X8Y14/CLK0/GB00;5;X7Y12/GB00;X7Y12/GBO0/GT00;5;X8Y12/CLK0;X8Y12/CLK0/GB00;5;X8Y13/CLK0;X8Y13/CLK0/GB00;5;X6Y13/GB00;X7Y13/GBO0/GT00;5;X8Y13/CLK1;X8Y13/CLK1/GB00;5;X8Y14/CLK2;X8Y14/CLK2/GB00;5;X8Y14/CLK1;X8Y14/CLK1/GB00;5;X5Y14/GB00;X3Y14/GBO0/GT00;5;X5Y14/CLK2;X5Y14/CLK2/GB00;5;X7Y21/GT00;X7Y19/GT00/SPINE16;5;X7Y14/GB00;X7Y14/GBO0/GT00;5;X7Y14/CLK2;X7Y14/CLK2/GB00;5;X1Y23/GB00;X3Y23/GBO0/GT00;5;X5Y23/CLK1;X5Y23/CLK1/GB00;5;X27Y9/SPINE16;X27Y9/SPINE16/TRPLL0CLK0;5;X3Y23/GT00;X3Y19/GT00/SPINE16;5;X2Y25/GB00;X3Y25/GBO0/GT00;5;X4Y25/CLK1;X4Y25/CLK1/GB00;5;X0Y28/TRPLL0CLK0;;5",
            "hdlname": "wb neopixels i_clk",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/neoPXStrip/wb_neoPx.v:7.16-7.21"
          }
        },
        "o_led[0]": {
          "hide_name": 0,
          "bits": [ 8576 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23"
          }
        },
        "wb.o_led[0]": {
          "hide_name": 0,
          "bits": [ 8574 ] ,
          "attributes": {
            "ROUTING": "X1Y14/F6;;1;X1Y14/W100;X1Y14/W100/F6;1;X0Y14/N200;X0Y14/N200/W101;1;X0Y14/A0;X0Y14/A0/N200;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:16.24-16.29",
            "hdlname": "wb o_led"
          }
        },
        "o_led[1]": {
          "hide_name": 0,
          "bits": [ 8572 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23"
          }
        },
        "wb.o_led[1]": {
          "hide_name": 0,
          "bits": [ 8570 ] ,
          "attributes": {
            "ROUTING": "X1Y15/F0;;1;X1Y15/W200;X1Y15/W200/F0;1;X0Y15/D1;X0Y15/D1/W201;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:16.24-16.29",
            "hdlname": "wb o_led"
          }
        },
        "o_led[2]": {
          "hide_name": 0,
          "bits": [ 8568 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23"
          }
        },
        "wb.o_led[2]": {
          "hide_name": 0,
          "bits": [ 8566 ] ,
          "attributes": {
            "ROUTING": "X1Y16/F5;;1;X1Y16/S830;X1Y16/S830/F5;1;X1Y20/W260;X1Y20/W260/S834;1;X0Y20/X03;X0Y20/X03/W261;1;X0Y20/D1;X0Y20/D1/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:16.24-16.29",
            "hdlname": "wb o_led"
          }
        },
        "o_led[3]": {
          "hide_name": 0,
          "bits": [ 8564 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23"
          }
        },
        "wb.o_led[3]": {
          "hide_name": 0,
          "bits": [ 8562 ] ,
          "attributes": {
            "ROUTING": "X1Y20/F5;;1;X1Y20/W100;X1Y20/W100/F5;1;X0Y20/S240;X0Y20/S240/W101;1;X0Y21/X03;X0Y21/X03/S241;1;X0Y21/D1;X0Y21/D1/X03;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:16.24-16.29",
            "hdlname": "wb o_led"
          }
        },
        "o_led[4]": {
          "hide_name": 0,
          "bits": [ 8560 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23"
          }
        },
        "wb.o_led[4]": {
          "hide_name": 0,
          "bits": [ 8558 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F3;;1;X1Y21/S230;X1Y21/S230/F3;1;X1Y23/S260;X1Y23/S260/S232;1;X1Y24/W260;X1Y24/W260/S261;1;X0Y24/S260;X0Y24/S260/W261;1;X0Y24/D1;X0Y24/D1/S260;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:16.24-16.29",
            "hdlname": "wb o_led"
          }
        },
        "o_led[5]": {
          "hide_name": 0,
          "bits": [ 8556 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:4.18-4.23"
          }
        },
        "wb.o_led[5]": {
          "hide_name": 0,
          "bits": [ 8554 ] ,
          "attributes": {
            "ROUTING": "X1Y21/F0;;1;X1Y21/SN20;X1Y21/SN20/F0;1;X1Y22/S260;X1Y22/S260/S121;1;X1Y24/S260;X1Y24/S260/S262;1;X1Y25/W260;X1Y25/W260/S261;1;X0Y25/E270;X0Y25/E270/E262;1;X0Y25/D1;X0Y25/D1/E270;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:16.24-16.29",
            "hdlname": "wb o_led"
          }
        },
        "neoPxD": {
          "hide_name": 0,
          "bits": [ 7320 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:11.12-11.18"
          }
        },
        "wb.o_neoPx": {
          "hide_name": 0,
          "bits": [ 8551 ] ,
          "attributes": {
            "ROUTING": "X39Y6/F6;;1;X39Y6/E260;X39Y6/E260/F6;1;X41Y6/E830;X41Y6/E830/E262;1;X45Y6/S250;X45Y6/S250/E834;1;X45Y8/S830;X45Y8/S830/S252;1;X45Y12/E250;X45Y12/E250/S834;1;X46Y12/A0;X46Y12/A0/E251;1",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/middle.v:20.17-20.24",
            "hdlname": "wb o_neoPx"
          }
        },
        "led_data": {
          "hide_name": 0,
          "bits": [ 7319 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:10.12-10.20"
          }
        },
        "led_clk": {
          "hide_name": 0,
          "bits": [ 7318 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:9.12-9.19"
          }
        },
        "debug_1": {
          "hide_name": 0,
          "bits": [ 7317 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:13.12-13.19"
          }
        },
        "debug_0": {
          "hide_name": 0,
          "bits": [ 7316 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:12.12-12.19"
          }
        },
        "$PACKER_VCC": {
          "hide_name": 1,
          "bits": [ 12460 ] ,
          "attributes": {
            "ROUTING": "X34Y5/D2;X34Y5/D2/X08;1;X10Y17/C4;X10Y17/C4/S220;1;X2Y19/C5;X2Y19/C5/S220;1;X8Y16/C5;X8Y16/C5/X08;1;X1Y2/C4;X1Y2/C4/X08;1;X2Y2/C2;X2Y2/C2/W220;1;X7Y16/C1;X7Y16/C1/N220;1;X6Y16/C0;X6Y16/C0/X04;1;X34Y6/C3;X34Y6/C3/X04;1;X6Y14/C1;X6Y14/C1/X04;1;X36Y5/C4;X36Y5/C4/S220;1;X37Y5/C1;X37Y5/C1/N220;1;X33Y6/C5;X33Y6/C5/S220;1;X7Y14/C1;X7Y14/C1/X04;1;X7Y16/C2;X7Y16/C2/W220;1;X5Y2/D0;X5Y2/D0/S260;1;X6Y15/C3;X6Y15/C3/W220;1;X11Y17/C1;X11Y17/C1/N220;1;X35Y7/C2;X35Y7/C2/X04;1;X1Y2/C0;X1Y2/C0/X04;1;X2Y2/W220;X2Y2/W220/VCC;1;X2Y2/C3;X2Y2/C3/W220;1;X34Y6/D4;X34Y6/D4/X04;1;X35Y7/C1;X35Y7/C1/X04;1;X2Y17/C5;X2Y17/C5/S220;1;X7Y6/C1;X7Y6/C1/N220;1;X5Y5/C2;X5Y5/C2/X04;1;X2Y19/C3;X2Y19/C3/E261;1;X2Y19/C2;X2Y19/C2/E261;1;X10Y17/C5;X10Y17/C5/S220;1;X2Y17/C0;X2Y17/C0/X04;1;X3Y2/C3;X3Y2/C3/X04;1;X37Y5/C5;X37Y5/C5/S220;1;X2Y2/C5;X2Y2/C5/X08;1;X7Y15/S220;X7Y15/S220/VCC;1;X7Y15/C4;X7Y15/C4/S220;1;X34Y6/C4;X34Y6/C4/X08;1;X9Y6/C0;X9Y6/C0/N220;1;X7Y15/C0;X7Y15/C0/X04;1;X33Y5/N200;X33Y5/N200/VCC;1;X33Y5/A1;X33Y5/A1/N200;1;X5Y10/C5;X5Y10/C5/X08;1;X35Y7/C3;X35Y7/C3/X04;1;X38Y5/C1;X38Y5/C1/X04;1;X9Y16/C0;X9Y16/C0/X04;1;X3Y17/C2;X3Y17/C2/X04;1;X8Y17/C0;X8Y17/C0/X04;1;X2Y4/C0;X2Y4/C0/X04;1;X6Y16/C3;X6Y16/C3/W220;1;X7Y6/D0;X7Y6/D0/E270;1;X6Y14/B1;X6Y14/B1/X04;1;X33Y5/D1;X33Y5/D1/X08;1;X2Y2/D0;X2Y2/D0/X08;1;X2Y7/C2;X2Y7/C2/W220;1;X4Y2/C1;X4Y2/C1/X04;1;X8Y10/C4;X8Y10/C4/S220;1;X3Y17/C0;X3Y17/C0/X04;1;X8Y10/S220;X8Y10/S220/VCC;1;X8Y10/C5;X8Y10/C5/S220;1;X3Y2/D3;X3Y2/D3/S270;1;X7Y10/C2;X7Y10/C2/X04;1;X5Y19/C1;X5Y19/C1/X04;1;X5Y19/X04;X5Y19/X04/VCC;1;X5Y19/C0;X5Y19/C0/X04;1;X33Y6/S220;X33Y6/S220/VCC;1;X33Y6/C4;X33Y6/C4/S220;1;X33Y6/D1;X33Y6/D1/S260;1;X3Y2/D1;X3Y2/D1/E270;1;X32Y6/D4;X32Y6/D4/X04;1;X36Y5/C2;X36Y5/C2/X04;1;X2Y2/D5;X2Y2/D5/N260;1;X33Y6/C2;X33Y6/C2/X04;1;X9Y17/C0;X9Y17/C0/X04;1;X7Y14/C3;X7Y14/C3/X04;1;X2Y19/C0;X2Y19/C0/N220;1;X33Y6/D4;X33Y6/D4/X04;1;X6Y6/D4;X6Y6/D4/X04;1;X4Y19/C5;X4Y19/C5/S220;1;X8Y6/C5;X8Y6/C5/S220;1;X4Y2/D3;X4Y2/D3/X03;1;X8Y17/C4;X8Y17/C4/S220;1;X5Y10/C1;X5Y10/C1/X04;1;X3Y19/C4;X3Y19/C4/S201;1;X33Y6/D5;X33Y6/D5/X04;1;X7Y6/N220;X7Y6/N220/VCC;1;X7Y6/C0;X7Y6/C0/N220;1;X34Y5/D0;X34Y5/D0/X08;1;X3Y2/C5;X3Y2/C5/S220;1;X6Y5/C1;X6Y5/C1/N220;1;X6Y6/C3;X6Y6/C3/W220;1;X2Y7/C0;X2Y7/C0/N220;1;X4Y2/D1;X4Y2/D1/X03;1;X1Y7/C5;X1Y7/C5/E241;1;X7Y10/C4;X7Y10/C4/S220;1;X5Y2/C1;X5Y2/C1/X04;1;X6Y6/D3;X6Y6/D3/X03;1;X6Y10/C3;X6Y10/C3/X04;1;X3Y2/D5;X3Y2/D5/X04;1;X5Y5/C5;X5Y5/C5/S220;1;X2Y17/S220;X2Y17/S220/VCC;1;X2Y17/C4;X2Y17/C4/S220;1;X7Y10/C0;X7Y10/C0/X04;1;X7Y15/C2;X7Y15/C2/X04;1;X1Y2/D1;X1Y2/D1/X08;1;X4Y17/C0;X4Y17/C0/X04;1;X4Y19/C1;X4Y19/C1/X04;1;X5Y2/C3;X5Y2/C3/X04;1;X2Y2/N260;X2Y2/N260/VCC;1;X2Y2/D4;X2Y2/D4/N260;1;X6Y10/C4;X6Y10/C4/S220;1;X4Y17/X04;X4Y17/X04/VCC;1;X4Y17/C1;X4Y17/C1/X04;1;X6Y10/C1;X6Y10/C1/X04;1;X2Y17/C1;X2Y17/C1/X04;1;X1Y19/E260;X1Y19/E260/VCC;1;X2Y19/S240;X2Y19/S240/VCC;1;X2Y19/B1;X2Y19/B1/S240;1;X4Y20/C2;X4Y20/C2/X04;1;X1Y17/C5;X1Y17/C5/S220;1;X8Y10/C1;X8Y10/C1/X04;1;X6Y6/X04;X6Y6/X04/VCC;1;X6Y6/D5;X6Y6/D5/X04;1;X6Y2/N220;X6Y2/N220/VCC;1;X6Y2/C0;X6Y2/C0/N220;1;X33Y5/C5;X33Y5/C5/X08;1;X7Y10/C3;X7Y10/C3/X04;1;X4Y2/D0;X4Y2/D0/X03;1;X3Y2/C0;X3Y2/C0/X04;1;X5Y10/C0;X5Y10/C0/X04;1;X38Y5/S220;X38Y5/S220/VCC;1;X38Y5/C4;X38Y5/C4/S220;1;X7Y6/W220;X7Y6/W220/VCC;1;X7Y6/C2;X7Y6/C2/W220;1;X7Y16/C4;X7Y16/C4/S220;1;X6Y16/C5;X6Y16/C5/S220;1;X8Y17/C3;X8Y17/C3/W220;1;X1Y7/C0;X1Y7/C0/X04;1;X2Y4/C4;X2Y4/C4/X08;1;X36Y5/C3;X36Y5/C3/X04;1;X2Y2/D1;X2Y2/D1/X03;1;X6Y14/C2;X6Y14/C2/X04;1;X6Y6/C0;X6Y6/C0/N220;1;X33Y6/D2;X33Y6/D2/E260;1;X34Y5/C0;X34Y5/C0/X04;1;X38Y5/C0;X38Y5/C0/X04;1;X5Y5/B1;X5Y5/B1/X04;1;X5Y2/S260;X5Y2/S260/VCC;1;X5Y2/D1;X5Y2/D1/S260;1;X4Y2/C4;X4Y2/C4/S220;1;X2Y4/C2;X2Y4/C2/X04;1;X8Y10/D5;X8Y10/D5/X04;1;X4Y2/X04;X4Y2/X04/VCC;1;X4Y2/C0;X4Y2/C0/X04;1;X33Y5/C2;X33Y5/C2/W220;1;X4Y20/C0;X4Y20/C0/X04;1;X34Y6/D1;X34Y6/D1/X08;1;X6Y16/X04;X6Y16/X04/VCC;1;X6Y16/C1;X6Y16/C1/X04;1;X9Y6/N220;X9Y6/N220/VCC;1;X9Y6/C1;X9Y6/C1/N220;1;X11Y17/X04;X11Y17/X04/VCC;1;X11Y17/C2;X11Y17/C2/X04;1;X6Y10/C2;X6Y10/C2/X04;1;X5Y10/C2;X5Y10/C2/X04;1;X36Y5/B1;X36Y5/B1/X04;1;X2Y16/X08;X2Y16/X08/VCC;1;X2Y16/C4;X2Y16/C4/X08;1;X5Y2/D4;X5Y2/D4/X04;1;X1Y7/C3;X1Y7/C3/X04;1;X6Y15/C0;X6Y15/C0/N220;1;X33Y5/W220;X33Y5/W220/VCC;1;X33Y5/C3;X33Y5/C3/W220;1;X2Y7/N220;X2Y7/N220/VCC;1;X2Y7/C1;X2Y7/C1/N220;1;X33Y5/C0;X33Y5/C0/N220;1;X5Y5/S220;X5Y5/S220/VCC;1;X5Y5/C4;X5Y5/C4/S220;1;X7Y16/N220;X7Y16/N220/VCC;1;X7Y16/C0;X7Y16/C0/N220;1;X0Y7/E240;X0Y7/E240/VCC;1;X1Y7/C4;X1Y7/C4/E241;1;X3Y2/C4;X3Y2/C4/S220;1;X3Y19/C1;X3Y19/C1/X04;1;X4Y20/C1;X4Y20/C1/X04;1;X8Y10/D3;X8Y10/D3/E260;1;X35Y7/D1;X35Y7/D1/X08;1;X8Y10/C2;X8Y10/C2/X04;1;X37Y5/C3;X37Y5/C3/W220;1;X7Y14/C0;X7Y14/C0/X04;1;X8Y17/S220;X8Y17/S220/VCC;1;X8Y17/C5;X8Y17/C5/S220;1;X3Y2/C1;X3Y2/C1/X04;1;X7Y14/B1;X7Y14/B1/X04;1;X7Y16/S220;X7Y16/S220/VCC;1;X7Y16/C5;X7Y16/C5/S220;1;X3Y2/C2;X3Y2/C2/X04;1;X8Y16/X08;X8Y16/X08/VCC;1;X8Y16/C4;X8Y16/C4/X08;1;X2Y2/D2;X2Y2/D2/X08;1;X1Y17/S220;X1Y17/S220/VCC;1;X1Y17/C4;X1Y17/C4/S220;1;X34Y6/X08;X34Y6/X08/VCC;1;X34Y6/D0;X34Y6/D0/X08;1;X9Y17/C5;X9Y17/C5/S220;1;X35Y7/C5;X35Y7/C5/X08;1;X8Y17/X04;X8Y17/X04/VCC;1;X8Y17/C1;X8Y17/C1/X04;1;X4Y2/C3;X4Y2/C3/W220;1;X6Y15/N220;X6Y15/N220/VCC;1;X6Y15/C1;X6Y15/C1/N220;1;X35Y7/X08;X35Y7/X08/VCC;1;X35Y7/C4;X35Y7/C4/X08;1;X32Y6/D5;X32Y6/D5/X04;1;X4Y19/C2;X4Y19/C2/X04;1;X2Y16/C0;X2Y16/C0/N220;1;X4Y19/C3;X4Y19/C3/X04;1;X4Y19/S220;X4Y19/S220/VCC;1;X4Y19/C4;X4Y19/C4/S220;1;X7Y10/X04;X7Y10/X04/VCC;1;X7Y10/C1;X7Y10/C1/X04;1;X6Y15/C5;X6Y15/C5/S220;1;X5Y2/C2;X5Y2/C2/X04;1;X33Y5/D4;X33Y5/D4/X07;1;X32Y6/C2;X32Y6/C2/X04;1;X4Y2/W220;X4Y2/W220/VCC;1;X4Y2/C2;X4Y2/C2/W220;1;X4Y20/B1;X4Y20/B1/X04;1;X33Y5/C4;X33Y5/C4/X08;1;X6Y6/X03;X6Y6/X03/VCC;1;X6Y6/A1;X6Y6/A1/X03;1;X6Y14/S220;X6Y14/S220/VCC;1;X6Y14/C4;X6Y14/C4/S220;1;X1Y17/C1;X1Y17/C1/N220;1;X1Y17/C3;X1Y17/C3/W220;1;X1Y7/C2;X1Y7/C2/X04;1;X3Y2/S270;X3Y2/S270/VCC;1;X3Y2/D2;X3Y2/D2/S270;1;X8Y10/S260;X8Y10/S260/VCC;1;X8Y10/D1;X8Y10/D1/S260;1;X32Y6/C4;X32Y6/C4/X08;1;X6Y16/S240;X6Y16/S240/VCC;1;X6Y16/B1;X6Y16/B1/S240;1;X1Y4/C1;X1Y4/C1/X04;1;X32Y6/D1;X32Y6/D1/X08;1;X6Y6/C4;X6Y6/C4/S220;1;X1Y2/N200;X1Y2/N200/VCC;1;X1Y2/A1;X1Y2/A1/N200;1;X8Y16/C2;X8Y16/C2/X04;1;X34Y6/D2;X34Y6/D2/S270;1;X3Y19/C0;X3Y19/C0/X04;1;X2Y16/C2;X2Y16/C2/W220;1;X5Y2/C4;X5Y2/C4/S220;1;X7Y14/X04;X7Y14/X04/VCC;1;X7Y14/C2;X7Y14/C2/X04;1;X2Y17/C3;X2Y17/C3/X04;1;X3Y2/S220;X3Y2/S220/VCC;1;X4Y2/X03;X4Y2/X03/VCC;1;X4Y2/D2;X4Y2/D2/X03;1;X1Y2/C2;X1Y2/C2/X04;1;X35Y7/D4;X35Y7/D4/X04;1;X4Y2/S220;X4Y2/S220/VCC;1;X4Y2/C5;X4Y2/C5/S220;1;X5Y10/C3;X5Y10/C3/X04;1;X8Y6/B1;X8Y6/B1/X04;1;X32Y6/X03;X32Y6/X03/VCC;1;X32Y6/A1;X32Y6/A1/X03;1;X36Y5/C0;X36Y5/C0/X04;1;X10Y17/S220;X10Y17/S220/VCC;1;X6Y15/W220;X6Y15/W220/VCC;1;X6Y15/C2;X6Y15/C2/W220;1;X10Y17/C1;X10Y17/C1/X04;1;X8Y6/S220;X8Y6/S220/VCC;1;X8Y6/C4;X8Y6/C4/S220;1;X5Y5/X04;X5Y5/X04/VCC;1;X5Y5/C3;X5Y5/C3/X04;1;X6Y10/X04;X6Y10/X04/VCC;1;X6Y10/C0;X6Y10/C0/X04;1;X7Y15/C1;X7Y15/C1/X04;1;X1Y7/E200;X1Y7/E200/VCC;1;X1Y7/A2;X1Y7/A2/E200;1;X2Y2/C0;X2Y2/C0/N220;1;X2Y16/N220;X2Y16/N220/VCC;1;X2Y16/C1;X2Y16/C1/N220;1;X3Y17/C3;X3Y17/C3/X04;1;X8Y10/N200;X8Y10/N200/VCC;1;X8Y10/A1;X8Y10/A1/N200;1;X11Y17/N220;X11Y17/N220/VCC;1;X11Y17/C0;X11Y17/C0/N220;1;X2Y17/X04;X2Y17/X04/VCC;1;X2Y17/C2;X2Y17/C2/X04;1;X1Y17/W220;X1Y17/W220/VCC;1;X1Y17/C2;X1Y17/C2/W220;1;X6Y6/W220;X6Y6/W220/VCC;1;X6Y6/C2;X6Y6/C2/W220;1;X5Y2/D3;X5Y2/D3/S270;1;X6Y14/C3;X6Y14/C3/X04;1;X37Y5/N220;X37Y5/N220/VCC;1;X37Y5/C0;X37Y5/C0/N220;1;X8Y16/C3;X8Y16/C3/X04;1;X5Y2/C0;X5Y2/C0/X04;1;X6Y6/X08;X6Y6/X08/VCC;1;X6Y6/D2;X6Y6/D2/X08;1;X0Y0/W240;X0Y0/W240/VCC;1;X0Y0/C4;X0Y0/C4/E241;1;X8Y16/C1;X8Y16/C1/X04;1;X8Y10/E260;X8Y10/E260/VCC;1;X8Y10/D2;X8Y10/D2/E260;1;X38Y5/C3;X38Y5/C3/X04;1;X33Y6/C1;X33Y6/C1/X04;1;X1Y2/C1;X1Y2/C1/X04;1;X8Y6/C3;X8Y6/C3/X04;1;X2Y7/W220;X2Y7/W220/VCC;1;X2Y7/C3;X2Y7/C3/W220;1;X3Y2/E270;X3Y2/E270/VCC;1;X3Y2/D0;X3Y2/D0/E270;1;X1Y2/D5;X1Y2/D5/X04;1;X3Y19/C2;X3Y19/C2/X04;1;X32Y6/D2;X32Y6/D2/X08;1;X8Y6/X04;X8Y6/X04/VCC;1;X8Y6/C2;X8Y6/C2/X04;1;X2Y2/N220;X2Y2/N220/VCC;1;X2Y2/C1;X2Y2/C1/N220;1;X6Y16/S220;X6Y16/S220/VCC;1;X6Y16/C4;X6Y16/C4/S220;1;X7Y6/E270;X7Y6/E270/VCC;1;X7Y6/D1;X7Y6/D1/E270;1;X32Y6/D3;X32Y6/D3/X08;1;X35Y7/N200;X35Y7/N200/VCC;1;X35Y7/A1;X35Y7/A1/N200;1;X33Y6/C0;X33Y6/C0/X04;1;X6Y14/X04;X6Y14/X04/VCC;1;X6Y14/C0;X6Y14/C0/X04;1;X36Y5/X04;X36Y5/X04/VCC;1;X36Y5/C1;X36Y5/C1/X04;1;X2Y4/C3;X2Y4/C3/X04;1;X1Y2/D2;X1Y2/D2/X08;1;X34Y5/X08;X34Y5/X08/VCC;1;X34Y5/D1;X34Y5/D1/X08;1;X8Y10/D4;X8Y10/D4/X04;1;X8Y10/X04;X8Y10/X04/VCC;1;X8Y10/C3;X8Y10/C3/X04;1;X3Y17/X04;X3Y17/X04/VCC;1;X3Y17/C1;X3Y17/C1/X04;1;X1Y17/N220;X1Y17/N220/VCC;1;X1Y17/C0;X1Y17/C0/N220;1;X5Y5/C0;X5Y5/C0/N220;1;X1Y4/C2;X1Y4/C2/X04;1;X7Y10/S220;X7Y10/S220/VCC;1;X1Y4/C4;X1Y4/C4/S220;1;X37Y5/W220;X37Y5/W220/VCC;1;X37Y5/C2;X37Y5/C2/W220;1;X3Y19/X04;X3Y19/X04/VCC;1;X3Y19/C3;X3Y19/C3/X04;1;X34Y6/S270;X34Y6/S270/VCC;1;X34Y6/D3;X34Y6/D3/S270;1;X2Y2/X08;X2Y2/X08/VCC;1;X2Y2/C4;X2Y2/C4/X08;1;X10Y17/C3;X10Y17/C3/X04;1;X3Y18/S200;X3Y18/S200/VCC;1;X3Y19/C5;X3Y19/C5/S201;1;X10Y17/C2;X10Y17/C2/X04;1;X33Y5/D2;X33Y5/D2/X08;1;X36Y5/S220;X36Y5/S220/VCC;1;X36Y5/C5;X36Y5/C5/S220;1;X33Y5/X08;X33Y5/X08/VCC;1;X33Y5/D3;X33Y5/D3/X08;1;X33Y6/E260;X33Y6/E260/VCC;1;X33Y6/D3;X33Y6/D3/E260;1;X5Y2/S220;X5Y2/S220/VCC;1;X5Y2/C5;X5Y2/C5/S220;1;X2Y4/X04;X2Y4/X04/VCC;1;X2Y4/C1;X2Y4/C1/X04;1;X9Y17/C3;X9Y17/C3/X04;1;X6Y10/S220;X6Y10/S220/VCC;1;X6Y10/C5;X6Y10/C5/S220;1;X34Y6/C2;X34Y6/C2/X04;1;X33Y5/N220;X33Y5/N220/VCC;1;X33Y5/C1;X33Y5/C1/N220;1;X1Y4/X04;X1Y4/X04/VCC;1;X1Y4/C3;X1Y4/C3/X04;1;X9Y17/C2;X9Y17/C2/X04;1;X2Y19/N220;X2Y19/N220/VCC;1;X2Y19/C1;X2Y19/C1/N220;1;X4Y2/D4;X4Y2/D4/W270;1;X4Y2/W270;X4Y2/W270/VCC;1;X4Y2/D5;X4Y2/D5/W270;1;X4Y20/X08;X4Y20/X08/VCC;1;X4Y20/C4;X4Y20/C4/X08;1;X2Y16/W220;X2Y16/W220/VCC;1;X2Y16/C3;X2Y16/C3/W220;1;X6Y16/W220;X6Y16/W220/VCC;1;X6Y16/C2;X6Y16/C2/W220;1;X6Y5/N220;X6Y5/N220/VCC;1;X6Y5/C0;X6Y5/C0/N220;1;X9Y17/S220;X9Y17/S220/VCC;1;X9Y17/C4;X9Y17/C4/S220;1;X5Y10/X08;X5Y10/X08/VCC;1;X5Y10/C4;X5Y10/C4/X08;1;X8Y16/X04;X8Y16/X04/VCC;1;X8Y16/C0;X8Y16/C0/X04;1;X34Y6/C1;X34Y6/C1/X04;1;X1Y7/X04;X1Y7/X04/VCC;1;X1Y7/C1;X1Y7/C1/X04;1;X2Y19/S220;X2Y19/S220/VCC;1;X2Y19/C4;X2Y19/C4/S220;1;X4Y19/X04;X4Y19/X04/VCC;1;X4Y19/C0;X4Y19/C0/X04;1;X5Y2/S270;X5Y2/S270/VCC;1;X5Y2/D2;X5Y2/D2/S270;1;X6Y15/S220;X6Y15/S220/VCC;1;X6Y15/C4;X6Y15/C4/S220;1;X32Y6/X08;X32Y6/X08/VCC;1;X32Y6/C5;X32Y6/C5/X08;1;X3Y2/X04;X3Y2/X04/VCC;1;X3Y2/D4;X3Y2/D4/X04;1;X38Y5/X04;X38Y5/X04/VCC;1;X38Y5/C2;X38Y5/C2/X04;1;X37Y5/S220;X37Y5/S220/VCC;1;X37Y5/C4;X37Y5/C4/S220;1;X4Y17/W220;X4Y17/W220/VCC;1;X4Y17/C2;X4Y17/C2/W220;1;X35Y7/D5;X35Y7/D5/X04;1;X3Y17/C5;X3Y17/C5/S220;1;X32Y6/C3;X32Y6/C3/X04;1;X9Y16/X04;X9Y16/X04/VCC;1;X9Y16/C1;X9Y16/C1/X04;1;X1Y2/C5;X1Y2/C5/X08;1;X35Y7/D2;X35Y7/D2/S270;1;X1Y2/D4;X1Y2/D4/X04;1;X3Y17/S220;X3Y17/S220/VCC;1;X3Y17/C4;X3Y17/C4/S220;1;X7Y15/X04;X7Y15/X04/VCC;1;X7Y15/C3;X7Y15/C3/X04;1;X5Y10/X04;X5Y10/X04/VCC;1;X5Y10/B1;X5Y10/B1/X04;1;X9Y17/X04;X9Y17/X04/VCC;1;X9Y17/C1;X9Y17/C1/X04;1;X32Y6/C0;X32Y6/C0/X04;1;X4Y20/X04;X4Y20/X04/VCC;1;X4Y20/C3;X4Y20/C3/X04;1;X6Y6/S220;X6Y6/S220/VCC;1;X6Y6/C5;X6Y6/C5/S220;1;X6Y6/N220;X6Y6/N220/VCC;1;X6Y6/C1;X6Y6/C1/N220;1;X34Y5/X04;X34Y5/X04/VCC;1;X34Y5/C1;X34Y5/C1/X04;1;X1Y2/X04;X1Y2/X04/VCC;1;X1Y2/C3;X1Y2/C3/X04;1;X8Y17/W220;X8Y17/W220/VCC;1;X8Y17/C2;X8Y17/C2/W220;1;X35Y7/S270;X35Y7/S270/VCC;1;X35Y7/D3;X35Y7/D3/S270;1;X2Y2/X03;X2Y2/X03/VCC;1;X2Y2/D3;X2Y2/D3/X03;1;X8Y10/N220;X8Y10/N220/VCC;1;X8Y10/C0;X8Y10/C0/N220;1;X10Y17/X04;X10Y17/X04/VCC;1;X10Y17/C0;X10Y17/C0/X04;1;X33Y6/X04;X33Y6/X04/VCC;1;X33Y6/C3;X33Y6/C3/X04;1;X9Y6/W220;X9Y6/W220/VCC;1;X9Y6/C2;X9Y6/C2/W220;1;X33Y5/X07;X33Y5/X07/VCC;1;X33Y5/D5;X33Y5/D5/X07;1;X6Y6/S260;X6Y6/S260/VCC;1;X6Y6/D1;X6Y6/D1/S260;1;X7Y6/E260;X7Y6/E260/VCC;1;X7Y6/D2;X7Y6/D2/E260;1;X7Y16/W220;X7Y16/W220/VCC;1;X7Y16/C3;X7Y16/C3/W220;1;X34Y6/X04;X34Y6/X04/VCC;1;X34Y6/C0;X34Y6/C0/X04;1;X6Y2/E270;X6Y2/E270/VCC;1;X6Y2/D0;X6Y2/D0/E270;1;X1Y2/X08;X1Y2/X08/VCC;1;X1Y2/D3;X1Y2/D3/X08;1;X34Y5/W220;X34Y5/W220/VCC;1;X34Y5/C2;X34Y5/C2/W220;1;X5Y5/N220;X5Y5/N220/VCC;1;X5Y5/C1;X5Y5/C1/N220;1;X32Y6/X04;X32Y6/X04/VCC;1;X32Y6/C1;X32Y6/C1/X04;1;X33Y6/S260;X33Y6/S260/VCC;1;X33Y6/D0;X33Y6/D0/S260;1;X35Y7/X04;X35Y7/X04/VCC;1;X35Y7/C0;X35Y7/C0/X04;1;X1Y4/N220;X1Y4/N220/VCC;1;X1Y4/C0;X1Y4/C0/N220;1;X1Y4/S220;X1Y4/S220/VCC;1;X1Y4/C5;X1Y4/C5/S220;1;X2Y4/X08;X2Y4/X08/VCC;1;X2Y4/C5;X2Y4/C5/X08;1;X8Y6/C1;X8Y6/C1/N220;1;X5Y2/X04;X5Y2/X04/VCC;1;X5Y2/D5;X5Y2/D5/X04;1;X8Y6/N220;X8Y6/N220/VCC;1;X8Y6/C0;X8Y6/C0/N220;1;X0Y0/VCC;;1;X9Y11/S220;X9Y11/S220/VCC;1;X9Y11/C5;X9Y11/C5/S220;1;X9Y11/XD5;X9Y11/XD5/C5;1"
          }
        },
        "pll_CLKIN": {
          "hide_name": 0,
          "bits": [ 7327 ] ,
          "attributes": {
            "ROUTING": "X30Y1/SPINE1;X29Y9/SPINE1/PCLKR1;5;X42Y5/GT00;X42Y1/GT00/SPINE1;5;X45Y9/GB10;X42Y9/GBO0/GT00;5;X44Y9/CLK0;X44Y9/CLK0/GB10;5;X27Y9/PCLKR1;;5"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 7315 ] ,
          "attributes": {
            "ROUTING": " ",
            "src": "/media/tcmichals/projects/Tang9K/hacksterio/HacksterIO/SerialWishbone/src/top.v:3.11-3.14"
          }
        }
      }
    }
  }
}
