// Seed: 3340546248
module module_0 ();
  wire id_1;
  parameter id_2 = 1'b0, id_3 = -1;
  id_4 :
  assert property (@(posedge id_4 == id_3) 1 || 1 || 1)
  else $unsigned(48);
  ;
  wire id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_17;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
endmodule
