{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1587704580868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1587704580878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 24 01:03:00 2020 " "Processing started: Fri Apr 24 01:03:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1587704580878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704580878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704580878 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1587704582959 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1587704582959 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "lab8_soc.qsys " "Elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704607056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:36 Progress: Loading Project_Files/lab8_soc.qsys " "2020.04.24.01:03:36 Progress: Loading Project_Files/lab8_soc.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704616687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:38 Progress: Reading input file " "2020.04.24.01:03:38 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704618328 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:38 Progress: Adding accum_b \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:38 Progress: Adding accum_b \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704618578 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:38 Progress: Parameterizing module accum_b " "2020.04.24.01:03:38 Progress: Parameterizing module accum_b" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704618908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:38 Progress: Adding clk_0 \[clock_source 18.1\] " "2020.04.24.01:03:38 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704618916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:40 Progress: Parameterizing module clk_0 " "2020.04.24.01:03:40 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704620935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\] " "2020.04.24.01:03:40 Progress: Adding jtag_uart_0 \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704620937 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module jtag_uart_0 " "2020.04.24.01:03:41 Progress: Parameterizing module jtag_uart_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding keycode \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding keycode \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621012 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module keycode " "2020.04.24.01:03:41 Progress: Parameterizing module keycode" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\] " "2020.04.24.01:03:41 Progress: Adding nios2_gen2_0 \[altera_nios2_gen2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621013 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module nios2_gen2_0 " "2020.04.24.01:03:41 Progress: Parameterizing module nios2_gen2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621604 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\] " "2020.04.24.01:03:41 Progress: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module onchip_memory2_0 " "2020.04.24.01:03:41 Progress: Parameterizing module onchip_memory2_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding otg_hpi_address \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_address " "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_address" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621679 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding otg_hpi_cs \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_cs " "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_cs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding otg_hpi_data \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_data " "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_data" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding otg_hpi_r \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621709 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_r " "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_r" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding otg_hpi_reset \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_reset " "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_reset" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding otg_hpi_w \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_w " "2020.04.24.01:03:41 Progress: Parameterizing module otg_hpi_w" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding reset_b \[altera_avalon_pio 18.1\] " "2020.04.24.01:03:41 Progress: Adding reset_b \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module reset_b " "2020.04.24.01:03:41 Progress: Parameterizing module reset_b" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\] " "2020.04.24.01:03:41 Progress: Adding sdram \[altera_avalon_new_sdram_controller 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Parameterizing module sdram " "2020.04.24.01:03:41 Progress: Parameterizing module sdram" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:41 Progress: Adding sdram_pll \[altpll 18.1\] " "2020.04.24.01:03:41 Progress: Adding sdram_pll \[altpll 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704621858 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:43 Progress: Parameterizing module sdram_pll " "2020.04.24.01:03:43 Progress: Parameterizing module sdram_pll" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704623003 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:43 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\] " "2020.04.24.01:03:43 Progress: Adding sysid_qsys_0 \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704623007 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:43 Progress: Parameterizing module sysid_qsys_0 " "2020.04.24.01:03:43 Progress: Parameterizing module sysid_qsys_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704623055 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:43 Progress: Building connections " "2020.04.24.01:03:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704623056 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:43 Progress: Parameterizing connections " "2020.04.24.01:03:43 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704623176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:43 Progress: Validating " "2020.04.24.01:03:43 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704623186 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.04.24.01:03:45 Progress: Done reading input file " "2020.04.24.01:03:45 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704625422 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.accum_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.accum_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704628382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Lab8_soc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704628382 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.otg_hpi_data: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704628384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.reset_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Lab8_soc.reset_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704628384 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Lab8_soc.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704628385 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Lab8_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704628386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated. " "Lab8_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704628386 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH " "Lab8_soc: Generating lab8_soc \"lab8_soc\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704630907 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0 " "Inserting clock-crossing logic between cmd_demux.src4 and cmd_mux_004.sink0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704636558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_004.sink1 " "Inserting clock-crossing logic between cmd_demux_001.src3 and cmd_mux_004.sink1" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704636613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4 " "Inserting clock-crossing logic between rsp_demux_004.src0 and rsp_mux.sink4" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704636663 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink3 " "Inserting clock-crossing logic between rsp_demux_004.src1 and rsp_mux_001.sink3" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704636673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accum_b: Starting RTL generation for module 'lab8_soc_accum_b' " "Accum_b: Starting RTL generation for module 'lab8_soc_accum_b'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704645623 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accum_b:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_accum_b --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0002_accum_b_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0002_accum_b_gen//lab8_soc_accum_b_component_configuration.pl  --do_build_sim=0  \] " "Accum_b:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_accum_b --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0002_accum_b_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0002_accum_b_gen//lab8_soc_accum_b_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704645624 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accum_b: Done RTL generation for module 'lab8_soc_accum_b' " "Accum_b: Done RTL generation for module 'lab8_soc_accum_b'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646100 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Accum_b: \"lab8_soc\" instantiated altera_avalon_pio \"accum_b\" " "Accum_b: \"lab8_soc\" instantiated altera_avalon_pio \"accum_b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646113 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Starting RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0003_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=lab8_soc_jtag_uart_0 --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0003_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0003_jtag_uart_0_gen//lab8_soc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646121 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0' " "Jtag_uart_0: Done RTL generation for module 'lab8_soc_jtag_uart_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646744 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\" " "Jtag_uart_0: \"lab8_soc\" instantiated altera_avalon_jtag_uart \"jtag_uart_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646764 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Starting RTL generation for module 'lab8_soc_keycode' " "Keycode: Starting RTL generation for module 'lab8_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_keycode --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0004_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0004_keycode_gen//lab8_soc_keycode_component_configuration.pl  --do_build_sim=0  \] " "Keycode:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_keycode --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0004_keycode_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0004_keycode_gen//lab8_soc_keycode_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704646772 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: Done RTL generation for module 'lab8_soc_keycode' " "Keycode: Done RTL generation for module 'lab8_soc_keycode'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704647103 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"keycode\" " "Keycode: \"lab8_soc\" instantiated altera_avalon_pio \"keycode\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704647112 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\" " "Nios2_gen2_0: \"lab8_soc\" instantiated altera_nios2_gen2 \"nios2_gen2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704648745 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Starting RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704648758 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0005_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \] " "Onchip_memory2_0:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=lab8_soc_onchip_memory2_0 --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0005_onchip_memory2_0_gen//lab8_soc_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704648759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0' " "Onchip_memory2_0: Done RTL generation for module 'lab8_soc_onchip_memory2_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\" " "Onchip_memory2_0: \"lab8_soc\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Starting RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0006_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_address:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_address --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0006_otg_hpi_address_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0006_otg_hpi_address_gen//lab8_soc_otg_hpi_address_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address' " "Otg_hpi_address: Done RTL generation for module 'lab8_soc_otg_hpi_address'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649612 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\" " "Otg_hpi_address: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_address\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Starting RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0007_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_cs:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_cs --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0007_otg_hpi_cs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0007_otg_hpi_cs_gen//lab8_soc_otg_hpi_cs_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704649626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs' " "Otg_hpi_cs: Done RTL generation for module 'lab8_soc_otg_hpi_cs'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650158 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\" " "Otg_hpi_cs: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_cs\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650164 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Starting RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0008_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \] " "Otg_hpi_data:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=lab8_soc_otg_hpi_data --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0008_otg_hpi_data_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0008_otg_hpi_data_gen//lab8_soc_otg_hpi_data_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data' " "Otg_hpi_data: Done RTL generation for module 'lab8_soc_otg_hpi_data'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\" " "Otg_hpi_data: \"lab8_soc\" instantiated altera_avalon_pio \"otg_hpi_data\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650718 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Starting RTL generation for module 'lab8_soc_sdram' " "Sdram: Starting RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0009_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \] " "Sdram:   Generation command is \[exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=lab8_soc_sdram --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0009_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0009_sdram_gen//lab8_soc_sdram_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704650728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: Done RTL generation for module 'lab8_soc_sdram' " "Sdram: Done RTL generation for module 'lab8_soc_sdram'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704651676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\" " "Sdram: \"lab8_soc\" instantiated altera_avalon_new_sdram_controller \"sdram\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704651697 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\" " "Sdram_pll: \"lab8_soc\" instantiated altpll \"sdram_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704654343 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\" " "Sysid_qsys_0: \"lab8_soc\" instantiated altera_avalon_sysid_qsys \"sysid_qsys_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704654371 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704667712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704668383 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704668962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704669489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704670241 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704670806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704671308 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704671830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704672439 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704672962 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704673493 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704674066 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_012: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704674821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_013: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704675687 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_014: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704676558 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"lab8_soc\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704689756 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"lab8_soc\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704689780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"lab8_soc\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704689795 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Starting RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704689830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0015_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \] " "Cpu:   Generation command is \[exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=lab8_soc_nios2_gen2_0_cpu --dir=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0015_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/ben_x/AppData/Local/Temp/alt8376_5260618822430635665.dir/0015_cpu_gen//lab8_soc_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704689830 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:51 (*) Starting Nios II generation " "Cpu: # 2020.04.24 01:04:51 (*) Starting Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:51 (*)   Checking for plaintext license. " "Cpu: # 2020.04.24 01:04:51 (*)   Checking for plaintext license." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695579 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/ " "Cpu: # 2020.04.24 01:04:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable " "Cpu: # 2020.04.24 01:04:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:52 (*)   LM_LICENSE_FILE environment variable is empty " "Cpu: # 2020.04.24 01:04:52 (*)   LM_LICENSE_FILE environment variable is empty" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:52 (*)   Plaintext license not found. " "Cpu: # 2020.04.24 01:04:52 (*)   Plaintext license not found." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695580 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:52 (*)   No license required to generate encrypted Nios II/e. " "Cpu: # 2020.04.24 01:04:52 (*)   No license required to generate encrypted Nios II/e." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:52 (*)   Elaborating CPU configuration settings " "Cpu: # 2020.04.24 01:04:52 (*)   Elaborating CPU configuration settings" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:52 (*)   Creating all objects for CPU " "Cpu: # 2020.04.24 01:04:52 (*)   Creating all objects for CPU" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:54 (*)   Generating RTL from CPU objects " "Cpu: # 2020.04.24 01:04:54 (*)   Generating RTL from CPU objects" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:54 (*)   Creating plain-text RTL " "Cpu: # 2020.04.24 01:04:54 (*)   Creating plain-text RTL" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: # 2020.04.24 01:04:55 (*) Done Nios II generation " "Cpu: # 2020.04.24 01:04:55 (*) Done Nios II generation" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu' " "Cpu: Done RTL generation for module 'lab8_soc_nios2_gen2_0_cpu'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695582 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\" " "Cpu: \"nios2_gen2_0\" instantiated altera_nios2_gen2_unit \"cpu\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695602 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\" " "Nios2_gen2_0_data_master_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"nios2_gen2_0_data_master_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695613 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\" " "Jtag_uart_0_avalon_jtag_slave_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"jtag_uart_0_avalon_jtag_slave_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695617 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\" " "Nios2_gen2_0_data_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"nios2_gen2_0_data_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695621 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\" " "Jtag_uart_0_avalon_jtag_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"jtag_uart_0_avalon_jtag_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695626 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\" " "Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695632 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695675 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695717 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695761 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695774 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\" " "Cmd_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695888 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695903 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\" " "Rsp_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704695996 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704696004 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704696050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704696053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\" " "Crosser: \"mm_interconnect_0\" instantiated altera_avalon_st_handshake_clock_crosser \"crosser\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704696058 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704697487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704697498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Lab8_soc: Done \"lab8_soc\" with 36 modules, 53 files " "Lab8_soc: Done \"lab8_soc\" with 36 modules, 53 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704697499 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "lab8_soc.qsys " "Finished elaborating Platform Designer system entity \"lab8_soc.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704699201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "SVFiles/VGA_controller.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "SVFiles/vga_clk.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/tristate.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/tristate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tristate " "Found entity 1: tristate" {  } { { "SVFiles/tristate.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/tristate.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/trails.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/trails.sv" { { "Info" "ISGN_ENTITY_NAME" "1 trails " "Found entity 1: trails" {  } { { "SVFiles/trails.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/trails.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/score.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/score.sv" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "SVFiles/score.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/score.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/mem2io.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/mem2io.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mem2IO " "Found entity 1: Mem2IO" {  } { { "SVFiles/Mem2IO.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/Mem2IO.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/lab8.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/lab8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Found entity 1: lab8" {  } { { "SVFiles/lab8.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/lab8.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700774 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(48) " "Verilog HDL warning at hpi_io_intf.sv(48): extended using \"x\" or \"z\"" {  } { { "SVFiles/hpi_io_intf.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/hpi_io_intf.sv" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587704700785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "SVFiles/hpi_io_intf.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700805 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "SVFiles/HexDriver.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1587704700818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "SVFiles/HexDriver.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/gamestate.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/gamestate.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ISDU " "Found entity 1: ISDU" {  } { { "SVFiles/gamestate.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/gamestate.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file svfiles/color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "SVFiles/Color_Mapper.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/Color_Mapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700885 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"d\";  expecting \";\" arena.sv(100) " "Verilog HDL syntax error at arena.sv(100) near text: \"d\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "SVFiles/arena.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/arena.sv" 100 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1587704700895 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "arena arena.sv(34) " "Ignored design unit \"arena\" at arena.sv(34) due to previous errors" {  } { { "SVFiles/arena.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/SVFiles/arena.sv" 34 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1587704700897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "svfiles/arena.sv 0 0 " "Found 0 design units, including 0 entities, in source file svfiles/arena.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/lab8_soc.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/lab8_soc.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc " "Found entity 1: lab8_soc" {  } { { "lab8_soc/synthesis/lab8_soc.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/lab8_soc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lab8_soc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_irq_mapper " "Found entity 1: lab8_soc_irq_mapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704700960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704700960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0 " "Found entity 1: lab8_soc_mm_interconnect_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701148 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_mux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_rsp_demux " "Found entity 1: lab8_soc_mm_interconnect_0_rsp_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_mux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_mux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_cmd_demux " "Found entity 1: lab8_soc_mm_interconnect_0_cmd_demux" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701261 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701269 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_003_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_003_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701280 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_003 " "Found entity 2: lab8_soc_mm_interconnect_0_router_003" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701280 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701288 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_002_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_002_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701297 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_002 " "Found entity 2: lab8_soc_mm_interconnect_0_router_002" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701297 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_001_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_001_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701315 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router_001 " "Found entity 2: lab8_soc_mm_interconnect_0_router_001" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lab8_soc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701323 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lab8_soc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lab8_soc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1587704701324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_mm_interconnect_0_router_default_decode " "Found entity 1: lab8_soc_mm_interconnect_0_router_default_decode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701333 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_mm_interconnect_0_router " "Found entity 2: lab8_soc_mm_interconnect_0_router" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sysid_qsys_0 " "Found entity 1: lab8_soc_sysid_qsys_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_pll_dffpipe_l2c " "Found entity 1: lab8_soc_sdram_pll_dffpipe_l2c" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701480 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram_pll_stdsync_sv6 " "Found entity 2: lab8_soc_sdram_pll_stdsync_sv6" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701480 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_sdram_pll_altpll_lqa2 " "Found entity 3: lab8_soc_sdram_pll_altpll_lqa2" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701480 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_sdram_pll " "Found entity 4: lab8_soc_sdram_pll" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_sdram_input_efifo_module " "Found entity 1: lab8_soc_sdram_input_efifo_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701508 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_sdram " "Found entity 2: lab8_soc_sdram" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sdram.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_data " "Found entity 1: lab8_soc_otg_hpi_data" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_cs " "Found entity 1: lab8_soc_otg_hpi_cs" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_otg_hpi_address " "Found entity 1: lab8_soc_otg_hpi_address" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_onchip_memory2_0 " "Found entity 1: lab8_soc_onchip_memory2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0 " "Found entity 1: lab8_soc_nios2_gen2_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: lab8_soc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: lab8_soc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: lab8_soc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: lab8_soc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "6 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "7 lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: lab8_soc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "8 lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: lab8_soc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "9 lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: lab8_soc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "10 lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: lab8_soc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "11 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "12 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "13 lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: lab8_soc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "14 lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: lab8_soc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "15 lab8_soc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: lab8_soc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "16 lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: lab8_soc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "17 lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: lab8_soc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "18 lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: lab8_soc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "19 lab8_soc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: lab8_soc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "20 lab8_soc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: lab8_soc_nios2_gen2_0_cpu_nios2_oci" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""} { "Info" "ISGN_ENTITY_NAME" "21 lab8_soc_nios2_gen2_0_cpu " "Found entity 21: lab8_soc_nios2_gen2_0_cpu" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_nios2_gen2_0_cpu_test_bench " "Found entity 1: lab8_soc_nios2_gen2_0_cpu_test_bench" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_keycode " "Found entity 1: lab8_soc_keycode" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_keycode.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_jtag_uart_0_sim_scfifo_w " "Found entity 1: lab8_soc_jtag_uart_0_sim_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701883 ""} { "Info" "ISGN_ENTITY_NAME" "2 lab8_soc_jtag_uart_0_scfifo_w " "Found entity 2: lab8_soc_jtag_uart_0_scfifo_w" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701883 ""} { "Info" "ISGN_ENTITY_NAME" "3 lab8_soc_jtag_uart_0_sim_scfifo_r " "Found entity 3: lab8_soc_jtag_uart_0_sim_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701883 ""} { "Info" "ISGN_ENTITY_NAME" "4 lab8_soc_jtag_uart_0_scfifo_r " "Found entity 4: lab8_soc_jtag_uart_0_scfifo_r" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701883 ""} { "Info" "ISGN_ENTITY_NAME" "5 lab8_soc_jtag_uart_0 " "Found entity 5: lab8_soc_jtag_uart_0" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8_soc/synthesis/submodules/lab8_soc_accum_b.v 1 1 " "Found 1 design units, including 1 entities, in source file lab8_soc/synthesis/submodules/lab8_soc_accum_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8_soc_accum_b " "Found entity 1: lab8_soc_accum_b" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_accum_b.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_accum_b.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1587704701901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701901 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_clk.v " "Can't analyze file -- file vga_clk.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1587704701917 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/lab8_soc.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/lab8_soc.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/lab8_soc.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/lab8_soc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704701957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/lab8_soc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/lab8_soc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701958 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704701987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701989 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704701997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704701998 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_handshake_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702008 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702017 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702026 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702051 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702077 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702101 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702131 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702155 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_reset_controller.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_reset_controller.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702179 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702195 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/altera_std_synchronizer_nocut.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702203 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_accum_b.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_accum_b.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_accum_b.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_accum_b.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_accum_b.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_accum_b.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702213 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_irq_mapper lab8_soc_irq_mapper.sv(31) " "Verilog HDL error at lab8_soc_irq_mapper.sv(31): module \"lab8_soc_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702219 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_irq_mapper lab8_soc_irq_mapper.sv(31) " "HDL info at lab8_soc_irq_mapper.sv(31): see declaration for object \"lab8_soc_irq_mapper\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702220 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_jtag_uart_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_jtag_uart_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702248 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_keycode.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_keycode.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_keycode.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_keycode.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_keycode.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_keycode.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702259 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702335 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702346 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "Verilog HDL error at lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): module \"lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702357 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66) " "HDL info at lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv(66): see declaration for object \"lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702359 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_cmd_demux lab8_soc_mm_interconnect_0_cmd_demux.sv(43) " "Verilog HDL error at lab8_soc_mm_interconnect_0_cmd_demux.sv(43): module \"lab8_soc_mm_interconnect_0_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702380 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_cmd_demux lab8_soc_mm_interconnect_0_cmd_demux.sv(43) " "HDL info at lab8_soc_mm_interconnect_0_cmd_demux.sv(43): see declaration for object \"lab8_soc_mm_interconnect_0_cmd_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702382 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_cmd_demux_001 lab8_soc_mm_interconnect_0_cmd_demux_001.sv(43) " "Verilog HDL error at lab8_soc_mm_interconnect_0_cmd_demux_001.sv(43): module \"lab8_soc_mm_interconnect_0_cmd_demux_001\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702391 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_cmd_demux_001 lab8_soc_mm_interconnect_0_cmd_demux_001.sv(43) " "HDL info at lab8_soc_mm_interconnect_0_cmd_demux_001.sv(43): see declaration for object \"lab8_soc_mm_interconnect_0_cmd_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702394 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_cmd_mux lab8_soc_mm_interconnect_0_cmd_mux.sv(51) " "Verilog HDL error at lab8_soc_mm_interconnect_0_cmd_mux.sv(51): module \"lab8_soc_mm_interconnect_0_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702399 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_cmd_mux lab8_soc_mm_interconnect_0_cmd_mux.sv(51) " "HDL info at lab8_soc_mm_interconnect_0_cmd_mux.sv(51): see declaration for object \"lab8_soc_mm_interconnect_0_cmd_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702402 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_cmd_mux_001 lab8_soc_mm_interconnect_0_cmd_mux_001.sv(51) " "Verilog HDL error at lab8_soc_mm_interconnect_0_cmd_mux_001.sv(51): module \"lab8_soc_mm_interconnect_0_cmd_mux_001\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702424 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_cmd_mux_001 lab8_soc_mm_interconnect_0_cmd_mux_001.sv(51) " "HDL info at lab8_soc_mm_interconnect_0_cmd_mux_001.sv(51): see declaration for object \"lab8_soc_mm_interconnect_0_cmd_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_cmd_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702427 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702454 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702483 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702494 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_router_003.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_router_003.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702503 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_rsp_demux lab8_soc_mm_interconnect_0_rsp_demux.sv(43) " "Verilog HDL error at lab8_soc_mm_interconnect_0_rsp_demux.sv(43): module \"lab8_soc_mm_interconnect_0_rsp_demux\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702513 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_rsp_demux lab8_soc_mm_interconnect_0_rsp_demux.sv(43) " "HDL info at lab8_soc_mm_interconnect_0_rsp_demux.sv(43): see declaration for object \"lab8_soc_mm_interconnect_0_rsp_demux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702515 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_rsp_demux_001 lab8_soc_mm_interconnect_0_rsp_demux_001.sv(43) " "Verilog HDL error at lab8_soc_mm_interconnect_0_rsp_demux_001.sv(43): module \"lab8_soc_mm_interconnect_0_rsp_demux_001\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_rsp_demux_001 lab8_soc_mm_interconnect_0_rsp_demux_001.sv(43) " "HDL info at lab8_soc_mm_interconnect_0_rsp_demux_001.sv(43): see declaration for object \"lab8_soc_mm_interconnect_0_rsp_demux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702527 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_rsp_mux lab8_soc_mm_interconnect_0_rsp_mux.sv(51) " "Verilog HDL error at lab8_soc_mm_interconnect_0_rsp_mux.sv(51): module \"lab8_soc_mm_interconnect_0_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702565 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_rsp_mux lab8_soc_mm_interconnect_0_rsp_mux.sv(51) " "HDL info at lab8_soc_mm_interconnect_0_rsp_mux.sv(51): see declaration for object \"lab8_soc_mm_interconnect_0_rsp_mux\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702568 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_mm_interconnect_0_rsp_mux_001 lab8_soc_mm_interconnect_0_rsp_mux_001.sv(51) " "Verilog HDL error at lab8_soc_mm_interconnect_0_rsp_mux_001.sv(51): module \"lab8_soc_mm_interconnect_0_rsp_mux_001\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702595 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_mm_interconnect_0_rsp_mux_001 lab8_soc_mm_interconnect_0_rsp_mux_001.sv(51) " "HDL info at lab8_soc_mm_interconnect_0_rsp_mux_001.sv(51): see declaration for object \"lab8_soc_mm_interconnect_0_rsp_mux_001\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_mm_interconnect_0_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702598 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702618 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702640 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702649 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_tck.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702667 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702694 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_nios2_gen2_0_cpu_test_bench.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702723 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_onchip_memory2_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_onchip_memory2_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702731 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_address.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_address.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702743 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_cs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_cs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702750 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_otg_hpi_data.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_otg_hpi_data.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702760 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_sdram.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_sdram.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702796 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v " "File \"c:/users/ben_x/documents/ece385/ece-385/finalproject/project_files/db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v\" is a duplicate of already analyzed file \"C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sdram_pll.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1587704702823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sdram_pll.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702825 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(34) " "Verilog HDL error at lab8_soc_sysid_qsys_0.v(34): module \"lab8_soc_sysid_qsys_0\" cannot be declared more than once" {  } { { "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1587704702842 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lab8_soc_sysid_qsys_0 lab8_soc_sysid_qsys_0.v(34) " "HDL info at lab8_soc_sysid_qsys_0.v(34): see declaration for object \"lab8_soc_sysid_qsys_0\"" {  } { { "lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" "" { Text "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8_soc/synthesis/submodules/lab8_soc_sysid_qsys_0.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1587704702843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/lab8_soc/submodules/lab8_soc_sysid_qsys_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704702844 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8.map.smsg " "Generated suppressed messages file C:/Users/ben_x/Documents/ECE385/ECE-385/FinalProject/Project_Files/lab8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704703152 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 13 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 13 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1587704703669 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Apr 24 01:05:03 2020 " "Processing ended: Fri Apr 24 01:05:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1587704703669 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:02:03 " "Elapsed time: 00:02:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1587704703669 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:03:04 " "Total CPU time (on all processors): 00:03:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1587704703669 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1587704703669 ""}
