
STM32_FreeRTOS_TaskNotify.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005628  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  080057c8  080057c8  000157c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005878  08005878  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08005878  08005878  00015878  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005880  08005880  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005880  08005880  00015880  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005884  08005884  00015884  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08005888  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00012e90  20000074  080058fc  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012f04  080058fc  00022f04  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001296b  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000029db  00000000  00000000  00032a0f  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001058  00000000  00000000  000353f0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000f20  00000000  00000000  00036448  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00017ac4  00000000  00000000  00037368  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000c853  00000000  00000000  0004ee2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000940bb  00000000  00000000  0005b67f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000ef73a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046f0  00000000  00000000  000ef7b8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080057b0 	.word	0x080057b0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	080057b0 	.word	0x080057b0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b082      	sub	sp, #8
 8000594:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fb07 	bl	8000ba8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f82d 	bl	80005f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f8b3 	bl	8000708 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005a2:	f000 f887 	bl	80006b4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4); //4 bits for priority, 0 bits for subpriority
 80005a6:	2003      	movs	r0, #3
 80005a8:	f000 fbed 	bl	8000d86 <HAL_NVIC_SetPriorityGrouping>
	xTaskCreate((pdTASK_CODE) vButtonTask_handler, "Button Task", 500, NULL, 1,
 80005ac:	4b0c      	ldr	r3, [pc, #48]	; (80005e0 <main+0x50>)
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	2301      	movs	r3, #1
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	2300      	movs	r3, #0
 80005b6:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005ba:	490a      	ldr	r1, [pc, #40]	; (80005e4 <main+0x54>)
 80005bc:	480a      	ldr	r0, [pc, #40]	; (80005e8 <main+0x58>)
 80005be:	f002 fe89 	bl	80032d4 <xTaskCreate>
			&xTaskHandle_button);
	xTaskCreate((pdTASK_CODE) vLEDTask_handler, "LED Task", 500, NULL, 1,
 80005c2:	4b0a      	ldr	r3, [pc, #40]	; (80005ec <main+0x5c>)
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2301      	movs	r3, #1
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	2300      	movs	r3, #0
 80005cc:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 80005d0:	4907      	ldr	r1, [pc, #28]	; (80005f0 <main+0x60>)
 80005d2:	4808      	ldr	r0, [pc, #32]	; (80005f4 <main+0x64>)
 80005d4:	f002 fe7e 	bl	80032d4 <xTaskCreate>
			&xTaskHandle_led);

	vTaskStartScheduler();
 80005d8:	f002 ffbe 	bl	8003558 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 80005dc:	e7fe      	b.n	80005dc <main+0x4c>
 80005de:	bf00      	nop
 80005e0:	20000090 	.word	0x20000090
 80005e4:	080057c8 	.word	0x080057c8
 80005e8:	08000801 	.word	0x08000801
 80005ec:	20000094 	.word	0x20000094
 80005f0:	080057d4 	.word	0x080057d4
 80005f4:	080007c1 	.word	0x080007c1

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	; 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 0320 	add.w	r3, r7, #32
 8000602:	2230      	movs	r2, #48	; 0x30
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f004 fccd 	bl	8004fa6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	4b22      	ldr	r3, [pc, #136]	; (80006ac <SystemClock_Config+0xb4>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000624:	4a21      	ldr	r2, [pc, #132]	; (80006ac <SystemClock_Config+0xb4>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	; 0x40
 800062c:	4b1f      	ldr	r3, [pc, #124]	; (80006ac <SystemClock_Config+0xb4>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000638:	2300      	movs	r3, #0
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	4b1c      	ldr	r3, [pc, #112]	; (80006b0 <SystemClock_Config+0xb8>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a1b      	ldr	r2, [pc, #108]	; (80006b0 <SystemClock_Config+0xb8>)
 8000642:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4b19      	ldr	r3, [pc, #100]	; (80006b0 <SystemClock_Config+0xb8>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000654:	2302      	movs	r3, #2
 8000656:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065c:	2310      	movs	r3, #16
 800065e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000660:	2300      	movs	r3, #0
 8000662:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000664:	f107 0320 	add.w	r3, r7, #32
 8000668:	4618      	mov	r0, r3
 800066a:	f000 fd8d 	bl	8001188 <HAL_RCC_OscConfig>
 800066e:	4603      	mov	r3, r0
 8000670:	2b00      	cmp	r3, #0
 8000672:	d001      	beq.n	8000678 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000674:	f000 f931 	bl	80008da <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000678:	230f      	movs	r3, #15
 800067a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800067c:	2300      	movs	r3, #0
 800067e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000680:	2300      	movs	r3, #0
 8000682:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000684:	2300      	movs	r3, #0
 8000686:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000688:	2300      	movs	r3, #0
 800068a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	2100      	movs	r1, #0
 8000692:	4618      	mov	r0, r3
 8000694:	f000 ffe8 	bl	8001668 <HAL_RCC_ClockConfig>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d001      	beq.n	80006a2 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800069e:	f000 f91c 	bl	80008da <Error_Handler>
  }
}
 80006a2:	bf00      	nop
 80006a4:	3750      	adds	r7, #80	; 0x50
 80006a6:	46bd      	mov	sp, r7
 80006a8:	bd80      	pop	{r7, pc}
 80006aa:	bf00      	nop
 80006ac:	40023800 	.word	0x40023800
 80006b0:	40007000 	.word	0x40007000

080006b4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80006b8:	4b11      	ldr	r3, [pc, #68]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ba:	4a12      	ldr	r2, [pc, #72]	; (8000704 <MX_USART2_UART_Init+0x50>)
 80006bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006be:	4b10      	ldr	r3, [pc, #64]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006c6:	4b0e      	ldr	r3, [pc, #56]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006cc:	4b0c      	ldr	r3, [pc, #48]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006d2:	4b0b      	ldr	r3, [pc, #44]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006d8:	4b09      	ldr	r3, [pc, #36]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006da:	220c      	movs	r2, #12
 80006dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006de:	4b08      	ldr	r3, [pc, #32]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006e4:	4b06      	ldr	r3, [pc, #24]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ea:	4805      	ldr	r0, [pc, #20]	; (8000700 <MX_USART2_UART_Init+0x4c>)
 80006ec:	f001 fbd8 	bl	8001ea0 <HAL_UART_Init>
 80006f0:	4603      	mov	r3, r0
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d001      	beq.n	80006fa <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006f6:	f000 f8f0 	bl	80008da <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006fa:	bf00      	nop
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	20012e3c 	.word	0x20012e3c
 8000704:	40004400 	.word	0x40004400

08000708 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000708:	b580      	push	{r7, lr}
 800070a:	b088      	sub	sp, #32
 800070c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800070e:	f107 030c 	add.w	r3, r7, #12
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
 8000722:	4b23      	ldr	r3, [pc, #140]	; (80007b0 <MX_GPIO_Init+0xa8>)
 8000724:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000726:	4a22      	ldr	r2, [pc, #136]	; (80007b0 <MX_GPIO_Init+0xa8>)
 8000728:	f043 0304 	orr.w	r3, r3, #4
 800072c:	6313      	str	r3, [r2, #48]	; 0x30
 800072e:	4b20      	ldr	r3, [pc, #128]	; (80007b0 <MX_GPIO_Init+0xa8>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	f003 0304 	and.w	r3, r3, #4
 8000736:	60bb      	str	r3, [r7, #8]
 8000738:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800073a:	2300      	movs	r3, #0
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <MX_GPIO_Init+0xa8>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	4a1b      	ldr	r2, [pc, #108]	; (80007b0 <MX_GPIO_Init+0xa8>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6313      	str	r3, [r2, #48]	; 0x30
 800074a:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <MX_GPIO_Init+0xa8>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000756:	2200      	movs	r2, #0
 8000758:	2120      	movs	r1, #32
 800075a:	4816      	ldr	r0, [pc, #88]	; (80007b4 <MX_GPIO_Init+0xac>)
 800075c:	f000 fce2 	bl	8001124 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000760:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000764:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000766:	4b14      	ldr	r3, [pc, #80]	; (80007b8 <MX_GPIO_Init+0xb0>)
 8000768:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800076e:	f107 030c 	add.w	r3, r7, #12
 8000772:	4619      	mov	r1, r3
 8000774:	4811      	ldr	r0, [pc, #68]	; (80007bc <MX_GPIO_Init+0xb4>)
 8000776:	f000 fb3b 	bl	8000df0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800077a:	2320      	movs	r3, #32
 800077c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800077e:	2301      	movs	r3, #1
 8000780:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000782:	2300      	movs	r3, #0
 8000784:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000786:	2300      	movs	r3, #0
 8000788:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800078a:	f107 030c 	add.w	r3, r7, #12
 800078e:	4619      	mov	r1, r3
 8000790:	4808      	ldr	r0, [pc, #32]	; (80007b4 <MX_GPIO_Init+0xac>)
 8000792:	f000 fb2d 	bl	8000df0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 6, 0);
 8000796:	2200      	movs	r2, #0
 8000798:	2106      	movs	r1, #6
 800079a:	2028      	movs	r0, #40	; 0x28
 800079c:	f000 fafe 	bl	8000d9c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80007a0:	2028      	movs	r0, #40	; 0x28
 80007a2:	f000 fb17 	bl	8000dd4 <HAL_NVIC_EnableIRQ>

}
 80007a6:	bf00      	nop
 80007a8:	3720      	adds	r7, #32
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40020000 	.word	0x40020000
 80007b8:	10110000 	.word	0x10110000
 80007bc:	40020800 	.word	0x40020800

080007c0 <vLEDTask_handler>:

/* USER CODE BEGIN 4 */
void vLEDTask_handler(void) {
 80007c0:	b580      	push	{r7, lr}
 80007c2:	b082      	sub	sp, #8
 80007c4:	af00      	add	r7, sp, #0
	uint32_t current_notification_value = 0;
 80007c6:	2300      	movs	r3, #0
 80007c8:	607b      	str	r3, [r7, #4]
	while (1) {
		//wait until we receive any notification event from button task
		if (xTaskNotifyWait((uint32_t) 0, (uint32_t) 0, &current_notification_value,
 80007ca:	1d3a      	adds	r2, r7, #4
 80007cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80007d0:	2100      	movs	r1, #0
 80007d2:	2000      	movs	r0, #0
 80007d4:	f003 fb60 	bl	8003e98 <xTaskNotifyWait>
 80007d8:	4603      	mov	r3, r0
 80007da:	2b01      	cmp	r3, #1
 80007dc:	d1f5      	bne.n	80007ca <vLEDTask_handler+0xa>
				portMAX_DELAY) == pdTRUE) {
			toggle_LED();
 80007de:	f000 f825 	bl	800082c <toggle_LED>
			sprintf(usr_msg, "Notification received - Button Press Count = %lu\r\n", current_notification_value);
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	461a      	mov	r2, r3
 80007e6:	4904      	ldr	r1, [pc, #16]	; (80007f8 <vLEDTask_handler+0x38>)
 80007e8:	4804      	ldr	r0, [pc, #16]	; (80007fc <vLEDTask_handler+0x3c>)
 80007ea:	f004 fbe5 	bl	8004fb8 <siprintf>
			printmsg(usr_msg);
 80007ee:	4803      	ldr	r0, [pc, #12]	; (80007fc <vLEDTask_handler+0x3c>)
 80007f0:	f000 f848 	bl	8000884 <printmsg>
		if (xTaskNotifyWait((uint32_t) 0, (uint32_t) 0, &current_notification_value,
 80007f4:	e7e9      	b.n	80007ca <vLEDTask_handler+0xa>
 80007f6:	bf00      	nop
 80007f8:	080057e0 	.word	0x080057e0
 80007fc:	20012e08 	.word	0x20012e08

08000800 <vButtonTask_handler>:
		}
	}
}

void vButtonTask_handler(void) {
 8000800:	b580      	push	{r7, lr}
 8000802:	af00      	add	r7, sp, #0
	while (1) {
		if(button_status == PRESSED)
 8000804:	4b07      	ldr	r3, [pc, #28]	; (8000824 <vButtonTask_handler+0x24>)
 8000806:	781b      	ldrb	r3, [r3, #0]
 8000808:	2b00      	cmp	r3, #0
 800080a:	d0fb      	beq.n	8000804 <vButtonTask_handler+0x4>
		{
			xTaskNotify(xTaskHandle_led, (uint32_t) 0, eIncrement);
 800080c:	4b06      	ldr	r3, [pc, #24]	; (8000828 <vButtonTask_handler+0x28>)
 800080e:	6818      	ldr	r0, [r3, #0]
 8000810:	2300      	movs	r3, #0
 8000812:	2202      	movs	r2, #2
 8000814:	2100      	movs	r1, #0
 8000816:	f003 fb99 	bl	8003f4c <xTaskGenericNotify>
			button_status = NOT_PRESSED;
 800081a:	4b02      	ldr	r3, [pc, #8]	; (8000824 <vButtonTask_handler+0x24>)
 800081c:	2200      	movs	r2, #0
 800081e:	701a      	strb	r2, [r3, #0]
		if(button_status == PRESSED)
 8000820:	e7f0      	b.n	8000804 <vButtonTask_handler+0x4>
 8000822:	bf00      	nop
 8000824:	20000098 	.word	0x20000098
 8000828:	20000094 	.word	0x20000094

0800082c <toggle_LED>:
		}
	}
}

void toggle_LED(void) {
 800082c:	b580      	push	{r7, lr}
 800082e:	af00      	add	r7, sp, #0
	if (!HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5))
 8000830:	2120      	movs	r1, #32
 8000832:	4809      	ldr	r0, [pc, #36]	; (8000858 <toggle_LED+0x2c>)
 8000834:	f000 fc5e 	bl	80010f4 <HAL_GPIO_ReadPin>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d105      	bne.n	800084a <toggle_LED+0x1e>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800083e:	2201      	movs	r2, #1
 8000840:	2120      	movs	r1, #32
 8000842:	4805      	ldr	r0, [pc, #20]	; (8000858 <toggle_LED+0x2c>)
 8000844:	f000 fc6e 	bl	8001124 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
}
 8000848:	e004      	b.n	8000854 <toggle_LED+0x28>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800084a:	2200      	movs	r2, #0
 800084c:	2120      	movs	r1, #32
 800084e:	4802      	ldr	r0, [pc, #8]	; (8000858 <toggle_LED+0x2c>)
 8000850:	f000 fc68 	bl	8001124 <HAL_GPIO_WritePin>
}
 8000854:	bf00      	nop
 8000856:	bd80      	pop	{r7, pc}
 8000858:	40020000 	.word	0x40020000

0800085c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	4603      	mov	r3, r0
 8000864:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_13)
 8000866:	88fb      	ldrh	r3, [r7, #6]
 8000868:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800086c:	d102      	bne.n	8000874 <HAL_GPIO_EXTI_Callback+0x18>
	{
		button_status = PRESSED;
 800086e:	4b04      	ldr	r3, [pc, #16]	; (8000880 <HAL_GPIO_EXTI_Callback+0x24>)
 8000870:	2201      	movs	r2, #1
 8000872:	701a      	strb	r2, [r3, #0]
		//rtos_delay(100); //100ms delay - for button debounce
	}
}
 8000874:	bf00      	nop
 8000876:	370c      	adds	r7, #12
 8000878:	46bd      	mov	sp, r7
 800087a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087e:	4770      	bx	lr
 8000880:	20000098 	.word	0x20000098

08000884 <printmsg>:
	uint32_t current_ticks = xTaskGetTickCountFromISR();
	uint32_t delay_in_ticks = pdMS_TO_TICKS(delay_in_ms);
	while(xTaskGetTickCountFromISR() < (current_ticks + delay_in_ticks));
}

void printmsg(const char *msg) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
	while (HAL_UART_GetState(&huart2) == HAL_UART_STATE_BUSY_TX);
 800088c:	bf00      	nop
 800088e:	480a      	ldr	r0, [pc, #40]	; (80008b8 <printmsg+0x34>)
 8000890:	f001 fbec 	bl	800206c <HAL_UART_GetState>
 8000894:	4603      	mov	r3, r0
 8000896:	2b21      	cmp	r3, #33	; 0x21
 8000898:	d0f9      	beq.n	800088e <printmsg+0xa>
	HAL_UART_Transmit(&huart2, (uint8_t*) msg, (uint16_t) strlen(msg),
 800089a:	6878      	ldr	r0, [r7, #4]
 800089c:	f7ff fca0 	bl	80001e0 <strlen>
 80008a0:	4603      	mov	r3, r0
 80008a2:	b29a      	uxth	r2, r3
 80008a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80008a8:	6879      	ldr	r1, [r7, #4]
 80008aa:	4803      	ldr	r0, [pc, #12]	; (80008b8 <printmsg+0x34>)
 80008ac:	f001 fb45 	bl	8001f3a <HAL_UART_Transmit>
			HAL_MAX_DELAY);
}
 80008b0:	bf00      	nop
 80008b2:	3708      	adds	r7, #8
 80008b4:	46bd      	mov	sp, r7
 80008b6:	bd80      	pop	{r7, pc}
 80008b8:	20012e3c 	.word	0x20012e3c

080008bc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b082      	sub	sp, #8
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80008cc:	d101      	bne.n	80008d2 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80008ce:	f000 f98d 	bl	8000bec <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008d2:	bf00      	nop
 80008d4:	3708      	adds	r7, #8
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}

080008da <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80008de:	bf00      	nop
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr

080008e8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	b083      	sub	sp, #12
 80008ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008ee:	2300      	movs	r3, #0
 80008f0:	607b      	str	r3, [r7, #4]
 80008f2:	4b10      	ldr	r3, [pc, #64]	; (8000934 <HAL_MspInit+0x4c>)
 80008f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008f6:	4a0f      	ldr	r2, [pc, #60]	; (8000934 <HAL_MspInit+0x4c>)
 80008f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008fc:	6453      	str	r3, [r2, #68]	; 0x44
 80008fe:	4b0d      	ldr	r3, [pc, #52]	; (8000934 <HAL_MspInit+0x4c>)
 8000900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800090a:	2300      	movs	r3, #0
 800090c:	603b      	str	r3, [r7, #0]
 800090e:	4b09      	ldr	r3, [pc, #36]	; (8000934 <HAL_MspInit+0x4c>)
 8000910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000912:	4a08      	ldr	r2, [pc, #32]	; (8000934 <HAL_MspInit+0x4c>)
 8000914:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000918:	6413      	str	r3, [r2, #64]	; 0x40
 800091a:	4b06      	ldr	r3, [pc, #24]	; (8000934 <HAL_MspInit+0x4c>)
 800091c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800091e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000922:	603b      	str	r3, [r7, #0]
 8000924:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000926:	bf00      	nop
 8000928:	370c      	adds	r7, #12
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
 8000932:	bf00      	nop
 8000934:	40023800 	.word	0x40023800

08000938 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000938:	b580      	push	{r7, lr}
 800093a:	b08a      	sub	sp, #40	; 0x28
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000940:	f107 0314 	add.w	r3, r7, #20
 8000944:	2200      	movs	r2, #0
 8000946:	601a      	str	r2, [r3, #0]
 8000948:	605a      	str	r2, [r3, #4]
 800094a:	609a      	str	r2, [r3, #8]
 800094c:	60da      	str	r2, [r3, #12]
 800094e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	681b      	ldr	r3, [r3, #0]
 8000954:	4a19      	ldr	r2, [pc, #100]	; (80009bc <HAL_UART_MspInit+0x84>)
 8000956:	4293      	cmp	r3, r2
 8000958:	d12b      	bne.n	80009b2 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
 800095e:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <HAL_UART_MspInit+0x88>)
 8000960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000962:	4a17      	ldr	r2, [pc, #92]	; (80009c0 <HAL_UART_MspInit+0x88>)
 8000964:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000968:	6413      	str	r3, [r2, #64]	; 0x40
 800096a:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <HAL_UART_MspInit+0x88>)
 800096c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800096e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000972:	613b      	str	r3, [r7, #16]
 8000974:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	60fb      	str	r3, [r7, #12]
 800097a:	4b11      	ldr	r3, [pc, #68]	; (80009c0 <HAL_UART_MspInit+0x88>)
 800097c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097e:	4a10      	ldr	r2, [pc, #64]	; (80009c0 <HAL_UART_MspInit+0x88>)
 8000980:	f043 0301 	orr.w	r3, r3, #1
 8000984:	6313      	str	r3, [r2, #48]	; 0x30
 8000986:	4b0e      	ldr	r3, [pc, #56]	; (80009c0 <HAL_UART_MspInit+0x88>)
 8000988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098a:	f003 0301 	and.w	r3, r3, #1
 800098e:	60fb      	str	r3, [r7, #12]
 8000990:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000992:	230c      	movs	r3, #12
 8000994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000996:	2302      	movs	r3, #2
 8000998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099a:	2300      	movs	r3, #0
 800099c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800099e:	2303      	movs	r3, #3
 80009a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80009a2:	2307      	movs	r3, #7
 80009a4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009a6:	f107 0314 	add.w	r3, r7, #20
 80009aa:	4619      	mov	r1, r3
 80009ac:	4805      	ldr	r0, [pc, #20]	; (80009c4 <HAL_UART_MspInit+0x8c>)
 80009ae:	f000 fa1f 	bl	8000df0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80009b2:	bf00      	nop
 80009b4:	3728      	adds	r7, #40	; 0x28
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40004400 	.word	0x40004400
 80009c0:	40023800 	.word	0x40023800
 80009c4:	40020000 	.word	0x40020000

080009c8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	b08c      	sub	sp, #48	; 0x30
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80009d0:	2300      	movs	r3, #0
 80009d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 80009d4:	2300      	movs	r3, #0
 80009d6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM2 IRQ priority */
  HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority ,0); 
 80009d8:	2200      	movs	r2, #0
 80009da:	6879      	ldr	r1, [r7, #4]
 80009dc:	201c      	movs	r0, #28
 80009de:	f000 f9dd 	bl	8000d9c <HAL_NVIC_SetPriority>
  
  /* Enable the TIM2 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM2_IRQn); 
 80009e2:	201c      	movs	r0, #28
 80009e4:	f000 f9f6 	bl	8000dd4 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80009e8:	2300      	movs	r3, #0
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	4b1f      	ldr	r3, [pc, #124]	; (8000a6c <HAL_InitTick+0xa4>)
 80009ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009f0:	4a1e      	ldr	r2, [pc, #120]	; (8000a6c <HAL_InitTick+0xa4>)
 80009f2:	f043 0301 	orr.w	r3, r3, #1
 80009f6:	6413      	str	r3, [r2, #64]	; 0x40
 80009f8:	4b1c      	ldr	r3, [pc, #112]	; (8000a6c <HAL_InitTick+0xa4>)
 80009fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009fc:	f003 0301 	and.w	r3, r3, #1
 8000a00:	60fb      	str	r3, [r7, #12]
 8000a02:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000a04:	f107 0210 	add.w	r2, r7, #16
 8000a08:	f107 0314 	add.w	r3, r7, #20
 8000a0c:	4611      	mov	r1, r2
 8000a0e:	4618      	mov	r0, r3
 8000a10:	f000 fff6 	bl	8001a00 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM2 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a14:	f000 ffcc 	bl	80019b0 <HAL_RCC_GetPCLK1Freq>
 8000a18:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000a1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000a1c:	4a14      	ldr	r2, [pc, #80]	; (8000a70 <HAL_InitTick+0xa8>)
 8000a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000a22:	0c9b      	lsrs	r3, r3, #18
 8000a24:	3b01      	subs	r3, #1
 8000a26:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000a28:	4b12      	ldr	r3, [pc, #72]	; (8000a74 <HAL_InitTick+0xac>)
 8000a2a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000a2e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000 / 1000) - 1;
 8000a30:	4b10      	ldr	r3, [pc, #64]	; (8000a74 <HAL_InitTick+0xac>)
 8000a32:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a36:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000a38:	4a0e      	ldr	r2, [pc, #56]	; (8000a74 <HAL_InitTick+0xac>)
 8000a3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a3c:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <HAL_InitTick+0xac>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a44:	4b0b      	ldr	r3, [pc, #44]	; (8000a74 <HAL_InitTick+0xac>)
 8000a46:	2200      	movs	r2, #0
 8000a48:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim2) == HAL_OK)
 8000a4a:	480a      	ldr	r0, [pc, #40]	; (8000a74 <HAL_InitTick+0xac>)
 8000a4c:	f001 f80a 	bl	8001a64 <HAL_TIM_Base_Init>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d104      	bne.n	8000a60 <HAL_InitTick+0x98>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim2);
 8000a56:	4807      	ldr	r0, [pc, #28]	; (8000a74 <HAL_InitTick+0xac>)
 8000a58:	f001 f839 	bl	8001ace <HAL_TIM_Base_Start_IT>
 8000a5c:	4603      	mov	r3, r0
 8000a5e:	e000      	b.n	8000a62 <HAL_InitTick+0x9a>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000a60:	2301      	movs	r3, #1
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3730      	adds	r7, #48	; 0x30
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	40023800 	.word	0x40023800
 8000a70:	431bde83 	.word	0x431bde83
 8000a74:	20012e7c 	.word	0x20012e7c

08000a78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000a7c:	bf00      	nop
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a84:	4770      	bx	lr

08000a86 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a86:	b480      	push	{r7}
 8000a88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8a:	e7fe      	b.n	8000a8a <HardFault_Handler+0x4>

08000a8c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a90:	e7fe      	b.n	8000a90 <MemManage_Handler+0x4>

08000a92 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a92:	b480      	push	{r7}
 8000a94:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a96:	e7fe      	b.n	8000a96 <BusFault_Handler+0x4>

08000a98 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a98:	b480      	push	{r7}
 8000a9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000a9c:	e7fe      	b.n	8000a9c <UsageFault_Handler+0x4>

08000a9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000a9e:	b480      	push	{r7}
 8000aa0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa2:	bf00      	nop
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aaa:	4770      	bx	lr

08000aac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000ab0:	4802      	ldr	r0, [pc, #8]	; (8000abc <TIM2_IRQHandler+0x10>)
 8000ab2:	f001 f830 	bl	8001b16 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	20012e7c 	.word	0x20012e7c

08000ac0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000ac4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8000ac8:	f000 fb46 	bl	8001158 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000acc:	bf00      	nop
 8000ace:	bd80      	pop	{r7, pc}

08000ad0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b084      	sub	sp, #16
 8000ad4:	af00      	add	r7, sp, #0
 8000ad6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000ad8:	4b11      	ldr	r3, [pc, #68]	; (8000b20 <_sbrk+0x50>)
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d102      	bne.n	8000ae6 <_sbrk+0x16>
		heap_end = &end;
 8000ae0:	4b0f      	ldr	r3, [pc, #60]	; (8000b20 <_sbrk+0x50>)
 8000ae2:	4a10      	ldr	r2, [pc, #64]	; (8000b24 <_sbrk+0x54>)
 8000ae4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000ae6:	4b0e      	ldr	r3, [pc, #56]	; (8000b20 <_sbrk+0x50>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000aec:	4b0c      	ldr	r3, [pc, #48]	; (8000b20 <_sbrk+0x50>)
 8000aee:	681a      	ldr	r2, [r3, #0]
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	4413      	add	r3, r2
 8000af4:	466a      	mov	r2, sp
 8000af6:	4293      	cmp	r3, r2
 8000af8:	d907      	bls.n	8000b0a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000afa:	f004 fa1f 	bl	8004f3c <__errno>
 8000afe:	4602      	mov	r2, r0
 8000b00:	230c      	movs	r3, #12
 8000b02:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000b04:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000b08:	e006      	b.n	8000b18 <_sbrk+0x48>
	}

	heap_end += incr;
 8000b0a:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <_sbrk+0x50>)
 8000b0c:	681a      	ldr	r2, [r3, #0]
 8000b0e:	687b      	ldr	r3, [r7, #4]
 8000b10:	4413      	add	r3, r2
 8000b12:	4a03      	ldr	r2, [pc, #12]	; (8000b20 <_sbrk+0x50>)
 8000b14:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000b16:	68fb      	ldr	r3, [r7, #12]
}
 8000b18:	4618      	mov	r0, r3
 8000b1a:	3710      	adds	r7, #16
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	2000009c 	.word	0x2000009c
 8000b24:	20012f08 	.word	0x20012f08

08000b28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b2c:	4b08      	ldr	r3, [pc, #32]	; (8000b50 <SystemInit+0x28>)
 8000b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000b32:	4a07      	ldr	r2, [pc, #28]	; (8000b50 <SystemInit+0x28>)
 8000b34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000b38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000b3c:	4b04      	ldr	r3, [pc, #16]	; (8000b50 <SystemInit+0x28>)
 8000b3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000b42:	609a      	str	r2, [r3, #8]
#endif
}
 8000b44:	bf00      	nop
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000ed00 	.word	0xe000ed00

08000b54 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b54:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000b8c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000b58:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000b5a:	e003      	b.n	8000b64 <LoopCopyDataInit>

08000b5c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000b5c:	4b0c      	ldr	r3, [pc, #48]	; (8000b90 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000b5e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000b60:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000b62:	3104      	adds	r1, #4

08000b64 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000b64:	480b      	ldr	r0, [pc, #44]	; (8000b94 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000b66:	4b0c      	ldr	r3, [pc, #48]	; (8000b98 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000b68:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000b6a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000b6c:	d3f6      	bcc.n	8000b5c <CopyDataInit>
  ldr  r2, =_sbss
 8000b6e:	4a0b      	ldr	r2, [pc, #44]	; (8000b9c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000b70:	e002      	b.n	8000b78 <LoopFillZerobss>

08000b72 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000b72:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000b74:	f842 3b04 	str.w	r3, [r2], #4

08000b78 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000b78:	4b09      	ldr	r3, [pc, #36]	; (8000ba0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000b7a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000b7c:	d3f9      	bcc.n	8000b72 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000b7e:	f7ff ffd3 	bl	8000b28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000b82:	f004 f9e1 	bl	8004f48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b86:	f7ff fd03 	bl	8000590 <main>
  bx  lr    
 8000b8a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b8c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000b90:	08005888 	.word	0x08005888
  ldr  r0, =_sdata
 8000b94:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000b98:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8000b9c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8000ba0:	20012f04 	.word	0x20012f04

08000ba4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ba4:	e7fe      	b.n	8000ba4 <ADC_IRQHandler>
	...

08000ba8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ba8:	b580      	push	{r7, lr}
 8000baa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bac:	4b0e      	ldr	r3, [pc, #56]	; (8000be8 <HAL_Init+0x40>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	4a0d      	ldr	r2, [pc, #52]	; (8000be8 <HAL_Init+0x40>)
 8000bb2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000bb6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000bb8:	4b0b      	ldr	r3, [pc, #44]	; (8000be8 <HAL_Init+0x40>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a0a      	ldr	r2, [pc, #40]	; (8000be8 <HAL_Init+0x40>)
 8000bbe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000bc2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bc4:	4b08      	ldr	r3, [pc, #32]	; (8000be8 <HAL_Init+0x40>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4a07      	ldr	r2, [pc, #28]	; (8000be8 <HAL_Init+0x40>)
 8000bca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000bce:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bd0:	2003      	movs	r0, #3
 8000bd2:	f000 f8d8 	bl	8000d86 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	f7ff fef6 	bl	80009c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bdc:	f7ff fe84 	bl	80008e8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000be0:	2300      	movs	r3, #0
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	40023c00 	.word	0x40023c00

08000bec <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000bf0:	4b06      	ldr	r3, [pc, #24]	; (8000c0c <HAL_IncTick+0x20>)
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	461a      	mov	r2, r3
 8000bf6:	4b06      	ldr	r3, [pc, #24]	; (8000c10 <HAL_IncTick+0x24>)
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	4413      	add	r3, r2
 8000bfc:	4a04      	ldr	r2, [pc, #16]	; (8000c10 <HAL_IncTick+0x24>)
 8000bfe:	6013      	str	r3, [r2, #0]
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
 8000c0a:	bf00      	nop
 8000c0c:	20000008 	.word	0x20000008
 8000c10:	20012ebc 	.word	0x20012ebc

08000c14 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  return uwTick;
 8000c18:	4b03      	ldr	r3, [pc, #12]	; (8000c28 <HAL_GetTick+0x14>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c24:	4770      	bx	lr
 8000c26:	bf00      	nop
 8000c28:	20012ebc 	.word	0x20012ebc

08000c2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b085      	sub	sp, #20
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	f003 0307 	and.w	r3, r3, #7
 8000c3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	; (8000c70 <__NVIC_SetPriorityGrouping+0x44>)
 8000c3e:	68db      	ldr	r3, [r3, #12]
 8000c40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c42:	68ba      	ldr	r2, [r7, #8]
 8000c44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c48:	4013      	ands	r3, r2
 8000c4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c4c:	68fb      	ldr	r3, [r7, #12]
 8000c4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c50:	68bb      	ldr	r3, [r7, #8]
 8000c52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c5e:	4a04      	ldr	r2, [pc, #16]	; (8000c70 <__NVIC_SetPriorityGrouping+0x44>)
 8000c60:	68bb      	ldr	r3, [r7, #8]
 8000c62:	60d3      	str	r3, [r2, #12]
}
 8000c64:	bf00      	nop
 8000c66:	3714      	adds	r7, #20
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c6e:	4770      	bx	lr
 8000c70:	e000ed00 	.word	0xe000ed00

08000c74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c78:	4b04      	ldr	r3, [pc, #16]	; (8000c8c <__NVIC_GetPriorityGrouping+0x18>)
 8000c7a:	68db      	ldr	r3, [r3, #12]
 8000c7c:	0a1b      	lsrs	r3, r3, #8
 8000c7e:	f003 0307 	and.w	r3, r3, #7
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr
 8000c8c:	e000ed00 	.word	0xe000ed00

08000c90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	4603      	mov	r3, r0
 8000c98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	db0b      	blt.n	8000cba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ca2:	79fb      	ldrb	r3, [r7, #7]
 8000ca4:	f003 021f 	and.w	r2, r3, #31
 8000ca8:	4907      	ldr	r1, [pc, #28]	; (8000cc8 <__NVIC_EnableIRQ+0x38>)
 8000caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cae:	095b      	lsrs	r3, r3, #5
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	fa00 f202 	lsl.w	r2, r0, r2
 8000cb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000cba:	bf00      	nop
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop
 8000cc8:	e000e100 	.word	0xe000e100

08000ccc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	b083      	sub	sp, #12
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	6039      	str	r1, [r7, #0]
 8000cd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	db0a      	blt.n	8000cf6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	b2da      	uxtb	r2, r3
 8000ce4:	490c      	ldr	r1, [pc, #48]	; (8000d18 <__NVIC_SetPriority+0x4c>)
 8000ce6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cea:	0112      	lsls	r2, r2, #4
 8000cec:	b2d2      	uxtb	r2, r2
 8000cee:	440b      	add	r3, r1
 8000cf0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000cf4:	e00a      	b.n	8000d0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cf6:	683b      	ldr	r3, [r7, #0]
 8000cf8:	b2da      	uxtb	r2, r3
 8000cfa:	4908      	ldr	r1, [pc, #32]	; (8000d1c <__NVIC_SetPriority+0x50>)
 8000cfc:	79fb      	ldrb	r3, [r7, #7]
 8000cfe:	f003 030f 	and.w	r3, r3, #15
 8000d02:	3b04      	subs	r3, #4
 8000d04:	0112      	lsls	r2, r2, #4
 8000d06:	b2d2      	uxtb	r2, r2
 8000d08:	440b      	add	r3, r1
 8000d0a:	761a      	strb	r2, [r3, #24]
}
 8000d0c:	bf00      	nop
 8000d0e:	370c      	adds	r7, #12
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000e100 	.word	0xe000e100
 8000d1c:	e000ed00 	.word	0xe000ed00

08000d20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b089      	sub	sp, #36	; 0x24
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	60f8      	str	r0, [r7, #12]
 8000d28:	60b9      	str	r1, [r7, #8]
 8000d2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d2c:	68fb      	ldr	r3, [r7, #12]
 8000d2e:	f003 0307 	and.w	r3, r3, #7
 8000d32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d34:	69fb      	ldr	r3, [r7, #28]
 8000d36:	f1c3 0307 	rsb	r3, r3, #7
 8000d3a:	2b04      	cmp	r3, #4
 8000d3c:	bf28      	it	cs
 8000d3e:	2304      	movcs	r3, #4
 8000d40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	3304      	adds	r3, #4
 8000d46:	2b06      	cmp	r3, #6
 8000d48:	d902      	bls.n	8000d50 <NVIC_EncodePriority+0x30>
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	3b03      	subs	r3, #3
 8000d4e:	e000      	b.n	8000d52 <NVIC_EncodePriority+0x32>
 8000d50:	2300      	movs	r3, #0
 8000d52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d54:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d58:	69bb      	ldr	r3, [r7, #24]
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	43da      	mvns	r2, r3
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	401a      	ands	r2, r3
 8000d64:	697b      	ldr	r3, [r7, #20]
 8000d66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d68:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000d6c:	697b      	ldr	r3, [r7, #20]
 8000d6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000d72:	43d9      	mvns	r1, r3
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d78:	4313      	orrs	r3, r2
         );
}
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	3724      	adds	r7, #36	; 0x24
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d84:	4770      	bx	lr

08000d86 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d86:	b580      	push	{r7, lr}
 8000d88:	b082      	sub	sp, #8
 8000d8a:	af00      	add	r7, sp, #0
 8000d8c:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d8e:	6878      	ldr	r0, [r7, #4]
 8000d90:	f7ff ff4c 	bl	8000c2c <__NVIC_SetPriorityGrouping>
}
 8000d94:	bf00      	nop
 8000d96:	3708      	adds	r7, #8
 8000d98:	46bd      	mov	sp, r7
 8000d9a:	bd80      	pop	{r7, pc}

08000d9c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b086      	sub	sp, #24
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	4603      	mov	r3, r0
 8000da4:	60b9      	str	r1, [r7, #8]
 8000da6:	607a      	str	r2, [r7, #4]
 8000da8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000daa:	2300      	movs	r3, #0
 8000dac:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dae:	f7ff ff61 	bl	8000c74 <__NVIC_GetPriorityGrouping>
 8000db2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000db4:	687a      	ldr	r2, [r7, #4]
 8000db6:	68b9      	ldr	r1, [r7, #8]
 8000db8:	6978      	ldr	r0, [r7, #20]
 8000dba:	f7ff ffb1 	bl	8000d20 <NVIC_EncodePriority>
 8000dbe:	4602      	mov	r2, r0
 8000dc0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dc4:	4611      	mov	r1, r2
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	f7ff ff80 	bl	8000ccc <__NVIC_SetPriority>
}
 8000dcc:	bf00      	nop
 8000dce:	3718      	adds	r7, #24
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}

08000dd4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000dd4:	b580      	push	{r7, lr}
 8000dd6:	b082      	sub	sp, #8
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	4603      	mov	r3, r0
 8000ddc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000dde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000de2:	4618      	mov	r0, r3
 8000de4:	f7ff ff54 	bl	8000c90 <__NVIC_EnableIRQ>
}
 8000de8:	bf00      	nop
 8000dea:	3708      	adds	r7, #8
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000df0:	b480      	push	{r7}
 8000df2:	b089      	sub	sp, #36	; 0x24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
 8000df8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000dfe:	2300      	movs	r3, #0
 8000e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e06:	2300      	movs	r3, #0
 8000e08:	61fb      	str	r3, [r7, #28]
 8000e0a:	e159      	b.n	80010c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000e0c:	2201      	movs	r2, #1
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	fa02 f303 	lsl.w	r3, r2, r3
 8000e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e16:	683b      	ldr	r3, [r7, #0]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	697a      	ldr	r2, [r7, #20]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000e20:	693a      	ldr	r2, [r7, #16]
 8000e22:	697b      	ldr	r3, [r7, #20]
 8000e24:	429a      	cmp	r2, r3
 8000e26:	f040 8148 	bne.w	80010ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e2a:	683b      	ldr	r3, [r7, #0]
 8000e2c:	685b      	ldr	r3, [r3, #4]
 8000e2e:	2b01      	cmp	r3, #1
 8000e30:	d00b      	beq.n	8000e4a <HAL_GPIO_Init+0x5a>
 8000e32:	683b      	ldr	r3, [r7, #0]
 8000e34:	685b      	ldr	r3, [r3, #4]
 8000e36:	2b02      	cmp	r3, #2
 8000e38:	d007      	beq.n	8000e4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e3e:	2b11      	cmp	r3, #17
 8000e40:	d003      	beq.n	8000e4a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e42:	683b      	ldr	r3, [r7, #0]
 8000e44:	685b      	ldr	r3, [r3, #4]
 8000e46:	2b12      	cmp	r3, #18
 8000e48:	d130      	bne.n	8000eac <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	689b      	ldr	r3, [r3, #8]
 8000e4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000e50:	69fb      	ldr	r3, [r7, #28]
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	2203      	movs	r2, #3
 8000e56:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5a:	43db      	mvns	r3, r3
 8000e5c:	69ba      	ldr	r2, [r7, #24]
 8000e5e:	4013      	ands	r3, r2
 8000e60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000e62:	683b      	ldr	r3, [r7, #0]
 8000e64:	68da      	ldr	r2, [r3, #12]
 8000e66:	69fb      	ldr	r3, [r7, #28]
 8000e68:	005b      	lsls	r3, r3, #1
 8000e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e6e:	69ba      	ldr	r2, [r7, #24]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	69ba      	ldr	r2, [r7, #24]
 8000e78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	685b      	ldr	r3, [r3, #4]
 8000e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e80:	2201      	movs	r2, #1
 8000e82:	69fb      	ldr	r3, [r7, #28]
 8000e84:	fa02 f303 	lsl.w	r3, r2, r3
 8000e88:	43db      	mvns	r3, r3
 8000e8a:	69ba      	ldr	r2, [r7, #24]
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	685b      	ldr	r3, [r3, #4]
 8000e94:	091b      	lsrs	r3, r3, #4
 8000e96:	f003 0201 	and.w	r2, r3, #1
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea0:	69ba      	ldr	r2, [r7, #24]
 8000ea2:	4313      	orrs	r3, r2
 8000ea4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	69ba      	ldr	r2, [r7, #24]
 8000eaa:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	68db      	ldr	r3, [r3, #12]
 8000eb0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	005b      	lsls	r3, r3, #1
 8000eb6:	2203      	movs	r2, #3
 8000eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8000ebc:	43db      	mvns	r3, r3
 8000ebe:	69ba      	ldr	r2, [r7, #24]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000ec4:	683b      	ldr	r3, [r7, #0]
 8000ec6:	689a      	ldr	r2, [r3, #8]
 8000ec8:	69fb      	ldr	r3, [r7, #28]
 8000eca:	005b      	lsls	r3, r3, #1
 8000ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed0:	69ba      	ldr	r2, [r7, #24]
 8000ed2:	4313      	orrs	r3, r2
 8000ed4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	69ba      	ldr	r2, [r7, #24]
 8000eda:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d003      	beq.n	8000eec <HAL_GPIO_Init+0xfc>
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	685b      	ldr	r3, [r3, #4]
 8000ee8:	2b12      	cmp	r3, #18
 8000eea:	d123      	bne.n	8000f34 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	08da      	lsrs	r2, r3, #3
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	3208      	adds	r2, #8
 8000ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000efa:	69fb      	ldr	r3, [r7, #28]
 8000efc:	f003 0307 	and.w	r3, r3, #7
 8000f00:	009b      	lsls	r3, r3, #2
 8000f02:	220f      	movs	r2, #15
 8000f04:	fa02 f303 	lsl.w	r3, r2, r3
 8000f08:	43db      	mvns	r3, r3
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4013      	ands	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000f10:	683b      	ldr	r3, [r7, #0]
 8000f12:	691a      	ldr	r2, [r3, #16]
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	f003 0307 	and.w	r3, r3, #7
 8000f1a:	009b      	lsls	r3, r3, #2
 8000f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4313      	orrs	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	08da      	lsrs	r2, r3, #3
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	3208      	adds	r2, #8
 8000f2e:	69b9      	ldr	r1, [r7, #24]
 8000f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000f3a:	69fb      	ldr	r3, [r7, #28]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	2203      	movs	r2, #3
 8000f40:	fa02 f303 	lsl.w	r3, r2, r3
 8000f44:	43db      	mvns	r3, r3
 8000f46:	69ba      	ldr	r2, [r7, #24]
 8000f48:	4013      	ands	r3, r2
 8000f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000f4c:	683b      	ldr	r3, [r7, #0]
 8000f4e:	685b      	ldr	r3, [r3, #4]
 8000f50:	f003 0203 	and.w	r2, r3, #3
 8000f54:	69fb      	ldr	r3, [r7, #28]
 8000f56:	005b      	lsls	r3, r3, #1
 8000f58:	fa02 f303 	lsl.w	r3, r2, r3
 8000f5c:	69ba      	ldr	r2, [r7, #24]
 8000f5e:	4313      	orrs	r3, r2
 8000f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f68:	683b      	ldr	r3, [r7, #0]
 8000f6a:	685b      	ldr	r3, [r3, #4]
 8000f6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f000 80a2 	beq.w	80010ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	60fb      	str	r3, [r7, #12]
 8000f7a:	4b56      	ldr	r3, [pc, #344]	; (80010d4 <HAL_GPIO_Init+0x2e4>)
 8000f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7e:	4a55      	ldr	r2, [pc, #340]	; (80010d4 <HAL_GPIO_Init+0x2e4>)
 8000f80:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f84:	6453      	str	r3, [r2, #68]	; 0x44
 8000f86:	4b53      	ldr	r3, [pc, #332]	; (80010d4 <HAL_GPIO_Init+0x2e4>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f8e:	60fb      	str	r3, [r7, #12]
 8000f90:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f92:	4a51      	ldr	r2, [pc, #324]	; (80010d8 <HAL_GPIO_Init+0x2e8>)
 8000f94:	69fb      	ldr	r3, [r7, #28]
 8000f96:	089b      	lsrs	r3, r3, #2
 8000f98:	3302      	adds	r3, #2
 8000f9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f9e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000fa0:	69fb      	ldr	r3, [r7, #28]
 8000fa2:	f003 0303 	and.w	r3, r3, #3
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	220f      	movs	r2, #15
 8000faa:	fa02 f303 	lsl.w	r3, r2, r3
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	69ba      	ldr	r2, [r7, #24]
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	4a48      	ldr	r2, [pc, #288]	; (80010dc <HAL_GPIO_Init+0x2ec>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d019      	beq.n	8000ff2 <HAL_GPIO_Init+0x202>
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	4a47      	ldr	r2, [pc, #284]	; (80010e0 <HAL_GPIO_Init+0x2f0>)
 8000fc2:	4293      	cmp	r3, r2
 8000fc4:	d013      	beq.n	8000fee <HAL_GPIO_Init+0x1fe>
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	4a46      	ldr	r2, [pc, #280]	; (80010e4 <HAL_GPIO_Init+0x2f4>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d00d      	beq.n	8000fea <HAL_GPIO_Init+0x1fa>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	4a45      	ldr	r2, [pc, #276]	; (80010e8 <HAL_GPIO_Init+0x2f8>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d007      	beq.n	8000fe6 <HAL_GPIO_Init+0x1f6>
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4a44      	ldr	r2, [pc, #272]	; (80010ec <HAL_GPIO_Init+0x2fc>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d101      	bne.n	8000fe2 <HAL_GPIO_Init+0x1f2>
 8000fde:	2304      	movs	r3, #4
 8000fe0:	e008      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fe2:	2307      	movs	r3, #7
 8000fe4:	e006      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e004      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fea:	2302      	movs	r3, #2
 8000fec:	e002      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000fee:	2301      	movs	r3, #1
 8000ff0:	e000      	b.n	8000ff4 <HAL_GPIO_Init+0x204>
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	69fa      	ldr	r2, [r7, #28]
 8000ff6:	f002 0203 	and.w	r2, r2, #3
 8000ffa:	0092      	lsls	r2, r2, #2
 8000ffc:	4093      	lsls	r3, r2
 8000ffe:	69ba      	ldr	r2, [r7, #24]
 8001000:	4313      	orrs	r3, r2
 8001002:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001004:	4934      	ldr	r1, [pc, #208]	; (80010d8 <HAL_GPIO_Init+0x2e8>)
 8001006:	69fb      	ldr	r3, [r7, #28]
 8001008:	089b      	lsrs	r3, r3, #2
 800100a:	3302      	adds	r3, #2
 800100c:	69ba      	ldr	r2, [r7, #24]
 800100e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001012:	4b37      	ldr	r3, [pc, #220]	; (80010f0 <HAL_GPIO_Init+0x300>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	43db      	mvns	r3, r3
 800101c:	69ba      	ldr	r2, [r7, #24]
 800101e:	4013      	ands	r3, r2
 8001020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800102a:	2b00      	cmp	r3, #0
 800102c:	d003      	beq.n	8001036 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800102e:	69ba      	ldr	r2, [r7, #24]
 8001030:	693b      	ldr	r3, [r7, #16]
 8001032:	4313      	orrs	r3, r2
 8001034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001036:	4a2e      	ldr	r2, [pc, #184]	; (80010f0 <HAL_GPIO_Init+0x300>)
 8001038:	69bb      	ldr	r3, [r7, #24]
 800103a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800103c:	4b2c      	ldr	r3, [pc, #176]	; (80010f0 <HAL_GPIO_Init+0x300>)
 800103e:	685b      	ldr	r3, [r3, #4]
 8001040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001042:	693b      	ldr	r3, [r7, #16]
 8001044:	43db      	mvns	r3, r3
 8001046:	69ba      	ldr	r2, [r7, #24]
 8001048:	4013      	ands	r3, r2
 800104a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	685b      	ldr	r3, [r3, #4]
 8001050:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001054:	2b00      	cmp	r3, #0
 8001056:	d003      	beq.n	8001060 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001058:	69ba      	ldr	r2, [r7, #24]
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	4313      	orrs	r3, r2
 800105e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001060:	4a23      	ldr	r2, [pc, #140]	; (80010f0 <HAL_GPIO_Init+0x300>)
 8001062:	69bb      	ldr	r3, [r7, #24]
 8001064:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001066:	4b22      	ldr	r3, [pc, #136]	; (80010f0 <HAL_GPIO_Init+0x300>)
 8001068:	689b      	ldr	r3, [r3, #8]
 800106a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800106c:	693b      	ldr	r3, [r7, #16]
 800106e:	43db      	mvns	r3, r3
 8001070:	69ba      	ldr	r2, [r7, #24]
 8001072:	4013      	ands	r3, r2
 8001074:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	685b      	ldr	r3, [r3, #4]
 800107a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800107e:	2b00      	cmp	r3, #0
 8001080:	d003      	beq.n	800108a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001082:	69ba      	ldr	r2, [r7, #24]
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	4313      	orrs	r3, r2
 8001088:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800108a:	4a19      	ldr	r2, [pc, #100]	; (80010f0 <HAL_GPIO_Init+0x300>)
 800108c:	69bb      	ldr	r3, [r7, #24]
 800108e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <HAL_GPIO_Init+0x300>)
 8001092:	68db      	ldr	r3, [r3, #12]
 8001094:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d003      	beq.n	80010b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	693b      	ldr	r3, [r7, #16]
 80010b0:	4313      	orrs	r3, r2
 80010b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010b4:	4a0e      	ldr	r2, [pc, #56]	; (80010f0 <HAL_GPIO_Init+0x300>)
 80010b6:	69bb      	ldr	r3, [r7, #24]
 80010b8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010ba:	69fb      	ldr	r3, [r7, #28]
 80010bc:	3301      	adds	r3, #1
 80010be:	61fb      	str	r3, [r7, #28]
 80010c0:	69fb      	ldr	r3, [r7, #28]
 80010c2:	2b0f      	cmp	r3, #15
 80010c4:	f67f aea2 	bls.w	8000e0c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80010c8:	bf00      	nop
 80010ca:	3724      	adds	r7, #36	; 0x24
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr
 80010d4:	40023800 	.word	0x40023800
 80010d8:	40013800 	.word	0x40013800
 80010dc:	40020000 	.word	0x40020000
 80010e0:	40020400 	.word	0x40020400
 80010e4:	40020800 	.word	0x40020800
 80010e8:	40020c00 	.word	0x40020c00
 80010ec:	40021000 	.word	0x40021000
 80010f0:	40013c00 	.word	0x40013c00

080010f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80010f4:	b480      	push	{r7}
 80010f6:	b085      	sub	sp, #20
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
 80010fc:	460b      	mov	r3, r1
 80010fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	691a      	ldr	r2, [r3, #16]
 8001104:	887b      	ldrh	r3, [r7, #2]
 8001106:	4013      	ands	r3, r2
 8001108:	2b00      	cmp	r3, #0
 800110a:	d002      	beq.n	8001112 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800110c:	2301      	movs	r3, #1
 800110e:	73fb      	strb	r3, [r7, #15]
 8001110:	e001      	b.n	8001116 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001112:	2300      	movs	r3, #0
 8001114:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001116:	7bfb      	ldrb	r3, [r7, #15]
}
 8001118:	4618      	mov	r0, r3
 800111a:	3714      	adds	r7, #20
 800111c:	46bd      	mov	sp, r7
 800111e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001122:	4770      	bx	lr

08001124 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001124:	b480      	push	{r7}
 8001126:	b083      	sub	sp, #12
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
 800112c:	460b      	mov	r3, r1
 800112e:	807b      	strh	r3, [r7, #2]
 8001130:	4613      	mov	r3, r2
 8001132:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001134:	787b      	ldrb	r3, [r7, #1]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d003      	beq.n	8001142 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800113a:	887a      	ldrh	r2, [r7, #2]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001140:	e003      	b.n	800114a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001142:	887b      	ldrh	r3, [r7, #2]
 8001144:	041a      	lsls	r2, r3, #16
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	619a      	str	r2, [r3, #24]
}
 800114a:	bf00      	nop
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
	...

08001158 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b082      	sub	sp, #8
 800115c:	af00      	add	r7, sp, #0
 800115e:	4603      	mov	r3, r0
 8001160:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001162:	4b08      	ldr	r3, [pc, #32]	; (8001184 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001164:	695a      	ldr	r2, [r3, #20]
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	4013      	ands	r3, r2
 800116a:	2b00      	cmp	r3, #0
 800116c:	d006      	beq.n	800117c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800116e:	4a05      	ldr	r2, [pc, #20]	; (8001184 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001170:	88fb      	ldrh	r3, [r7, #6]
 8001172:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	4618      	mov	r0, r3
 8001178:	f7ff fb70 	bl	800085c <HAL_GPIO_EXTI_Callback>
  }
}
 800117c:	bf00      	nop
 800117e:	3708      	adds	r7, #8
 8001180:	46bd      	mov	sp, r7
 8001182:	bd80      	pop	{r7, pc}
 8001184:	40013c00 	.word	0x40013c00

08001188 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b086      	sub	sp, #24
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d101      	bne.n	800119a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001196:	2301      	movs	r3, #1
 8001198:	e25b      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f003 0301 	and.w	r3, r3, #1
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d075      	beq.n	8001292 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011a6:	4ba3      	ldr	r3, [pc, #652]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
 80011ae:	2b04      	cmp	r3, #4
 80011b0:	d00c      	beq.n	80011cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011b2:	4ba0      	ldr	r3, [pc, #640]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80011b4:	689b      	ldr	r3, [r3, #8]
 80011b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80011ba:	2b08      	cmp	r3, #8
 80011bc:	d112      	bne.n	80011e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011be:	4b9d      	ldr	r3, [pc, #628]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011ca:	d10b      	bne.n	80011e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011cc:	4b99      	ldr	r3, [pc, #612]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d05b      	beq.n	8001290 <HAL_RCC_OscConfig+0x108>
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d157      	bne.n	8001290 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011e0:	2301      	movs	r3, #1
 80011e2:	e236      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011ec:	d106      	bne.n	80011fc <HAL_RCC_OscConfig+0x74>
 80011ee:	4b91      	ldr	r3, [pc, #580]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a90      	ldr	r2, [pc, #576]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80011f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011f8:	6013      	str	r3, [r2, #0]
 80011fa:	e01d      	b.n	8001238 <HAL_RCC_OscConfig+0xb0>
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001204:	d10c      	bne.n	8001220 <HAL_RCC_OscConfig+0x98>
 8001206:	4b8b      	ldr	r3, [pc, #556]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	4a8a      	ldr	r2, [pc, #552]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 800120c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001210:	6013      	str	r3, [r2, #0]
 8001212:	4b88      	ldr	r3, [pc, #544]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	4a87      	ldr	r2, [pc, #540]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001218:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800121c:	6013      	str	r3, [r2, #0]
 800121e:	e00b      	b.n	8001238 <HAL_RCC_OscConfig+0xb0>
 8001220:	4b84      	ldr	r3, [pc, #528]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a83      	ldr	r2, [pc, #524]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001226:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	4b81      	ldr	r3, [pc, #516]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a80      	ldr	r2, [pc, #512]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001232:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001236:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	685b      	ldr	r3, [r3, #4]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d013      	beq.n	8001268 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001240:	f7ff fce8 	bl	8000c14 <HAL_GetTick>
 8001244:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001246:	e008      	b.n	800125a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001248:	f7ff fce4 	bl	8000c14 <HAL_GetTick>
 800124c:	4602      	mov	r2, r0
 800124e:	693b      	ldr	r3, [r7, #16]
 8001250:	1ad3      	subs	r3, r2, r3
 8001252:	2b64      	cmp	r3, #100	; 0x64
 8001254:	d901      	bls.n	800125a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001256:	2303      	movs	r3, #3
 8001258:	e1fb      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800125a:	4b76      	ldr	r3, [pc, #472]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001262:	2b00      	cmp	r3, #0
 8001264:	d0f0      	beq.n	8001248 <HAL_RCC_OscConfig+0xc0>
 8001266:	e014      	b.n	8001292 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001268:	f7ff fcd4 	bl	8000c14 <HAL_GetTick>
 800126c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800126e:	e008      	b.n	8001282 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001270:	f7ff fcd0 	bl	8000c14 <HAL_GetTick>
 8001274:	4602      	mov	r2, r0
 8001276:	693b      	ldr	r3, [r7, #16]
 8001278:	1ad3      	subs	r3, r2, r3
 800127a:	2b64      	cmp	r3, #100	; 0x64
 800127c:	d901      	bls.n	8001282 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800127e:	2303      	movs	r3, #3
 8001280:	e1e7      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001282:	4b6c      	ldr	r3, [pc, #432]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800128a:	2b00      	cmp	r3, #0
 800128c:	d1f0      	bne.n	8001270 <HAL_RCC_OscConfig+0xe8>
 800128e:	e000      	b.n	8001292 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001290:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f003 0302 	and.w	r3, r3, #2
 800129a:	2b00      	cmp	r3, #0
 800129c:	d063      	beq.n	8001366 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800129e:	4b65      	ldr	r3, [pc, #404]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80012a0:	689b      	ldr	r3, [r3, #8]
 80012a2:	f003 030c 	and.w	r3, r3, #12
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d00b      	beq.n	80012c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012aa:	4b62      	ldr	r3, [pc, #392]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80012b2:	2b08      	cmp	r3, #8
 80012b4:	d11c      	bne.n	80012f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012b6:	4b5f      	ldr	r3, [pc, #380]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	685b      	ldr	r3, [r3, #4]
 80012ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d116      	bne.n	80012f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c2:	4b5c      	ldr	r3, [pc, #368]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f003 0302 	and.w	r3, r3, #2
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d005      	beq.n	80012da <HAL_RCC_OscConfig+0x152>
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	68db      	ldr	r3, [r3, #12]
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d001      	beq.n	80012da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e1bb      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012da:	4b56      	ldr	r3, [pc, #344]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	691b      	ldr	r3, [r3, #16]
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	4952      	ldr	r1, [pc, #328]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80012ea:	4313      	orrs	r3, r2
 80012ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012ee:	e03a      	b.n	8001366 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	68db      	ldr	r3, [r3, #12]
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d020      	beq.n	800133a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012f8:	4b4f      	ldr	r3, [pc, #316]	; (8001438 <HAL_RCC_OscConfig+0x2b0>)
 80012fa:	2201      	movs	r2, #1
 80012fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012fe:	f7ff fc89 	bl	8000c14 <HAL_GetTick>
 8001302:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001304:	e008      	b.n	8001318 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001306:	f7ff fc85 	bl	8000c14 <HAL_GetTick>
 800130a:	4602      	mov	r2, r0
 800130c:	693b      	ldr	r3, [r7, #16]
 800130e:	1ad3      	subs	r3, r2, r3
 8001310:	2b02      	cmp	r3, #2
 8001312:	d901      	bls.n	8001318 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001314:	2303      	movs	r3, #3
 8001316:	e19c      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001318:	4b46      	ldr	r3, [pc, #280]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0302 	and.w	r3, r3, #2
 8001320:	2b00      	cmp	r3, #0
 8001322:	d0f0      	beq.n	8001306 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001324:	4b43      	ldr	r3, [pc, #268]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	691b      	ldr	r3, [r3, #16]
 8001330:	00db      	lsls	r3, r3, #3
 8001332:	4940      	ldr	r1, [pc, #256]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001334:	4313      	orrs	r3, r2
 8001336:	600b      	str	r3, [r1, #0]
 8001338:	e015      	b.n	8001366 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800133a:	4b3f      	ldr	r3, [pc, #252]	; (8001438 <HAL_RCC_OscConfig+0x2b0>)
 800133c:	2200      	movs	r2, #0
 800133e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001340:	f7ff fc68 	bl	8000c14 <HAL_GetTick>
 8001344:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001348:	f7ff fc64 	bl	8000c14 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e17b      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800135a:	4b36      	ldr	r3, [pc, #216]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 0302 	and.w	r3, r3, #2
 8001362:	2b00      	cmp	r3, #0
 8001364:	d1f0      	bne.n	8001348 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	f003 0308 	and.w	r3, r3, #8
 800136e:	2b00      	cmp	r3, #0
 8001370:	d030      	beq.n	80013d4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	695b      	ldr	r3, [r3, #20]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d016      	beq.n	80013a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800137a:	4b30      	ldr	r3, [pc, #192]	; (800143c <HAL_RCC_OscConfig+0x2b4>)
 800137c:	2201      	movs	r2, #1
 800137e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001380:	f7ff fc48 	bl	8000c14 <HAL_GetTick>
 8001384:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001386:	e008      	b.n	800139a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001388:	f7ff fc44 	bl	8000c14 <HAL_GetTick>
 800138c:	4602      	mov	r2, r0
 800138e:	693b      	ldr	r3, [r7, #16]
 8001390:	1ad3      	subs	r3, r2, r3
 8001392:	2b02      	cmp	r3, #2
 8001394:	d901      	bls.n	800139a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001396:	2303      	movs	r3, #3
 8001398:	e15b      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800139a:	4b26      	ldr	r3, [pc, #152]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 800139c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800139e:	f003 0302 	and.w	r3, r3, #2
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f0      	beq.n	8001388 <HAL_RCC_OscConfig+0x200>
 80013a6:	e015      	b.n	80013d4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013a8:	4b24      	ldr	r3, [pc, #144]	; (800143c <HAL_RCC_OscConfig+0x2b4>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013ae:	f7ff fc31 	bl	8000c14 <HAL_GetTick>
 80013b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b4:	e008      	b.n	80013c8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013b6:	f7ff fc2d 	bl	8000c14 <HAL_GetTick>
 80013ba:	4602      	mov	r2, r0
 80013bc:	693b      	ldr	r3, [r7, #16]
 80013be:	1ad3      	subs	r3, r2, r3
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d901      	bls.n	80013c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80013c4:	2303      	movs	r3, #3
 80013c6:	e144      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013c8:	4b1a      	ldr	r3, [pc, #104]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80013ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d1f0      	bne.n	80013b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	f003 0304 	and.w	r3, r3, #4
 80013dc:	2b00      	cmp	r3, #0
 80013de:	f000 80a0 	beq.w	8001522 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013e2:	2300      	movs	r3, #0
 80013e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013e6:	4b13      	ldr	r3, [pc, #76]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80013e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d10f      	bne.n	8001412 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013f2:	2300      	movs	r3, #0
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	4b0f      	ldr	r3, [pc, #60]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013fa:	4a0e      	ldr	r2, [pc, #56]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 80013fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001400:	6413      	str	r3, [r2, #64]	; 0x40
 8001402:	4b0c      	ldr	r3, [pc, #48]	; (8001434 <HAL_RCC_OscConfig+0x2ac>)
 8001404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001406:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800140a:	60bb      	str	r3, [r7, #8]
 800140c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800140e:	2301      	movs	r3, #1
 8001410:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001412:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <HAL_RCC_OscConfig+0x2b8>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800141a:	2b00      	cmp	r3, #0
 800141c:	d121      	bne.n	8001462 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800141e:	4b08      	ldr	r3, [pc, #32]	; (8001440 <HAL_RCC_OscConfig+0x2b8>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a07      	ldr	r2, [pc, #28]	; (8001440 <HAL_RCC_OscConfig+0x2b8>)
 8001424:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001428:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800142a:	f7ff fbf3 	bl	8000c14 <HAL_GetTick>
 800142e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001430:	e011      	b.n	8001456 <HAL_RCC_OscConfig+0x2ce>
 8001432:	bf00      	nop
 8001434:	40023800 	.word	0x40023800
 8001438:	42470000 	.word	0x42470000
 800143c:	42470e80 	.word	0x42470e80
 8001440:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001444:	f7ff fbe6 	bl	8000c14 <HAL_GetTick>
 8001448:	4602      	mov	r2, r0
 800144a:	693b      	ldr	r3, [r7, #16]
 800144c:	1ad3      	subs	r3, r2, r3
 800144e:	2b02      	cmp	r3, #2
 8001450:	d901      	bls.n	8001456 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001452:	2303      	movs	r3, #3
 8001454:	e0fd      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001456:	4b81      	ldr	r3, [pc, #516]	; (800165c <HAL_RCC_OscConfig+0x4d4>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800145e:	2b00      	cmp	r3, #0
 8001460:	d0f0      	beq.n	8001444 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	689b      	ldr	r3, [r3, #8]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d106      	bne.n	8001478 <HAL_RCC_OscConfig+0x2f0>
 800146a:	4b7d      	ldr	r3, [pc, #500]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 800146c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800146e:	4a7c      	ldr	r2, [pc, #496]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001470:	f043 0301 	orr.w	r3, r3, #1
 8001474:	6713      	str	r3, [r2, #112]	; 0x70
 8001476:	e01c      	b.n	80014b2 <HAL_RCC_OscConfig+0x32a>
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	2b05      	cmp	r3, #5
 800147e:	d10c      	bne.n	800149a <HAL_RCC_OscConfig+0x312>
 8001480:	4b77      	ldr	r3, [pc, #476]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001484:	4a76      	ldr	r2, [pc, #472]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001486:	f043 0304 	orr.w	r3, r3, #4
 800148a:	6713      	str	r3, [r2, #112]	; 0x70
 800148c:	4b74      	ldr	r3, [pc, #464]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 800148e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001490:	4a73      	ldr	r2, [pc, #460]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6713      	str	r3, [r2, #112]	; 0x70
 8001498:	e00b      	b.n	80014b2 <HAL_RCC_OscConfig+0x32a>
 800149a:	4b71      	ldr	r3, [pc, #452]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 800149c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800149e:	4a70      	ldr	r2, [pc, #448]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 80014a0:	f023 0301 	bic.w	r3, r3, #1
 80014a4:	6713      	str	r3, [r2, #112]	; 0x70
 80014a6:	4b6e      	ldr	r3, [pc, #440]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 80014a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014aa:	4a6d      	ldr	r2, [pc, #436]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 80014ac:	f023 0304 	bic.w	r3, r3, #4
 80014b0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d015      	beq.n	80014e6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014ba:	f7ff fbab 	bl	8000c14 <HAL_GetTick>
 80014be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014c0:	e00a      	b.n	80014d8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014c2:	f7ff fba7 	bl	8000c14 <HAL_GetTick>
 80014c6:	4602      	mov	r2, r0
 80014c8:	693b      	ldr	r3, [r7, #16]
 80014ca:	1ad3      	subs	r3, r2, r3
 80014cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d901      	bls.n	80014d8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80014d4:	2303      	movs	r3, #3
 80014d6:	e0bc      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d8:	4b61      	ldr	r3, [pc, #388]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 80014da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014dc:	f003 0302 	and.w	r3, r3, #2
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d0ee      	beq.n	80014c2 <HAL_RCC_OscConfig+0x33a>
 80014e4:	e014      	b.n	8001510 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e6:	f7ff fb95 	bl	8000c14 <HAL_GetTick>
 80014ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ec:	e00a      	b.n	8001504 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014ee:	f7ff fb91 	bl	8000c14 <HAL_GetTick>
 80014f2:	4602      	mov	r2, r0
 80014f4:	693b      	ldr	r3, [r7, #16]
 80014f6:	1ad3      	subs	r3, r2, r3
 80014f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80014fc:	4293      	cmp	r3, r2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e0a6      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001504:	4b56      	ldr	r3, [pc, #344]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001506:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001508:	f003 0302 	and.w	r3, r3, #2
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1ee      	bne.n	80014ee <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001510:	7dfb      	ldrb	r3, [r7, #23]
 8001512:	2b01      	cmp	r3, #1
 8001514:	d105      	bne.n	8001522 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001516:	4b52      	ldr	r3, [pc, #328]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001518:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800151a:	4a51      	ldr	r2, [pc, #324]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 800151c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001520:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	699b      	ldr	r3, [r3, #24]
 8001526:	2b00      	cmp	r3, #0
 8001528:	f000 8092 	beq.w	8001650 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800152c:	4b4c      	ldr	r3, [pc, #304]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 800152e:	689b      	ldr	r3, [r3, #8]
 8001530:	f003 030c 	and.w	r3, r3, #12
 8001534:	2b08      	cmp	r3, #8
 8001536:	d05c      	beq.n	80015f2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	699b      	ldr	r3, [r3, #24]
 800153c:	2b02      	cmp	r3, #2
 800153e:	d141      	bne.n	80015c4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001540:	4b48      	ldr	r3, [pc, #288]	; (8001664 <HAL_RCC_OscConfig+0x4dc>)
 8001542:	2200      	movs	r2, #0
 8001544:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001546:	f7ff fb65 	bl	8000c14 <HAL_GetTick>
 800154a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800154c:	e008      	b.n	8001560 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800154e:	f7ff fb61 	bl	8000c14 <HAL_GetTick>
 8001552:	4602      	mov	r2, r0
 8001554:	693b      	ldr	r3, [r7, #16]
 8001556:	1ad3      	subs	r3, r2, r3
 8001558:	2b02      	cmp	r3, #2
 800155a:	d901      	bls.n	8001560 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800155c:	2303      	movs	r3, #3
 800155e:	e078      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001560:	4b3f      	ldr	r3, [pc, #252]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001568:	2b00      	cmp	r3, #0
 800156a:	d1f0      	bne.n	800154e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	69da      	ldr	r2, [r3, #28]
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a1b      	ldr	r3, [r3, #32]
 8001574:	431a      	orrs	r2, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800157a:	019b      	lsls	r3, r3, #6
 800157c:	431a      	orrs	r2, r3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001582:	085b      	lsrs	r3, r3, #1
 8001584:	3b01      	subs	r3, #1
 8001586:	041b      	lsls	r3, r3, #16
 8001588:	431a      	orrs	r2, r3
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800158e:	061b      	lsls	r3, r3, #24
 8001590:	4933      	ldr	r1, [pc, #204]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001592:	4313      	orrs	r3, r2
 8001594:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001596:	4b33      	ldr	r3, [pc, #204]	; (8001664 <HAL_RCC_OscConfig+0x4dc>)
 8001598:	2201      	movs	r2, #1
 800159a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159c:	f7ff fb3a 	bl	8000c14 <HAL_GetTick>
 80015a0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015a2:	e008      	b.n	80015b6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015a4:	f7ff fb36 	bl	8000c14 <HAL_GetTick>
 80015a8:	4602      	mov	r2, r0
 80015aa:	693b      	ldr	r3, [r7, #16]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d901      	bls.n	80015b6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80015b2:	2303      	movs	r3, #3
 80015b4:	e04d      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015b6:	4b2a      	ldr	r3, [pc, #168]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d0f0      	beq.n	80015a4 <HAL_RCC_OscConfig+0x41c>
 80015c2:	e045      	b.n	8001650 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c4:	4b27      	ldr	r3, [pc, #156]	; (8001664 <HAL_RCC_OscConfig+0x4dc>)
 80015c6:	2200      	movs	r2, #0
 80015c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ca:	f7ff fb23 	bl	8000c14 <HAL_GetTick>
 80015ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015d0:	e008      	b.n	80015e4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015d2:	f7ff fb1f 	bl	8000c14 <HAL_GetTick>
 80015d6:	4602      	mov	r2, r0
 80015d8:	693b      	ldr	r3, [r7, #16]
 80015da:	1ad3      	subs	r3, r2, r3
 80015dc:	2b02      	cmp	r3, #2
 80015de:	d901      	bls.n	80015e4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80015e0:	2303      	movs	r3, #3
 80015e2:	e036      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e4:	4b1e      	ldr	r3, [pc, #120]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d1f0      	bne.n	80015d2 <HAL_RCC_OscConfig+0x44a>
 80015f0:	e02e      	b.n	8001650 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	699b      	ldr	r3, [r3, #24]
 80015f6:	2b01      	cmp	r3, #1
 80015f8:	d101      	bne.n	80015fe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80015fa:	2301      	movs	r3, #1
 80015fc:	e029      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80015fe:	4b18      	ldr	r3, [pc, #96]	; (8001660 <HAL_RCC_OscConfig+0x4d8>)
 8001600:	685b      	ldr	r3, [r3, #4]
 8001602:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	69db      	ldr	r3, [r3, #28]
 800160e:	429a      	cmp	r2, r3
 8001610:	d11c      	bne.n	800164c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800161c:	429a      	cmp	r2, r3
 800161e:	d115      	bne.n	800164c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001620:	68fa      	ldr	r2, [r7, #12]
 8001622:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001626:	4013      	ands	r3, r2
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800162c:	4293      	cmp	r3, r2
 800162e:	d10d      	bne.n	800164c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800163a:	429a      	cmp	r2, r3
 800163c:	d106      	bne.n	800164c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001648:	429a      	cmp	r2, r3
 800164a:	d001      	beq.n	8001650 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 800164c:	2301      	movs	r3, #1
 800164e:	e000      	b.n	8001652 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001650:	2300      	movs	r3, #0
}
 8001652:	4618      	mov	r0, r3
 8001654:	3718      	adds	r7, #24
 8001656:	46bd      	mov	sp, r7
 8001658:	bd80      	pop	{r7, pc}
 800165a:	bf00      	nop
 800165c:	40007000 	.word	0x40007000
 8001660:	40023800 	.word	0x40023800
 8001664:	42470060 	.word	0x42470060

08001668 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]
 8001670:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	2b00      	cmp	r3, #0
 8001676:	d101      	bne.n	800167c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001678:	2301      	movs	r3, #1
 800167a:	e0cc      	b.n	8001816 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800167c:	4b68      	ldr	r3, [pc, #416]	; (8001820 <HAL_RCC_ClockConfig+0x1b8>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f003 030f 	and.w	r3, r3, #15
 8001684:	683a      	ldr	r2, [r7, #0]
 8001686:	429a      	cmp	r2, r3
 8001688:	d90c      	bls.n	80016a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800168a:	4b65      	ldr	r3, [pc, #404]	; (8001820 <HAL_RCC_ClockConfig+0x1b8>)
 800168c:	683a      	ldr	r2, [r7, #0]
 800168e:	b2d2      	uxtb	r2, r2
 8001690:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001692:	4b63      	ldr	r3, [pc, #396]	; (8001820 <HAL_RCC_ClockConfig+0x1b8>)
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f003 030f 	and.w	r3, r3, #15
 800169a:	683a      	ldr	r2, [r7, #0]
 800169c:	429a      	cmp	r2, r3
 800169e:	d001      	beq.n	80016a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016a0:	2301      	movs	r3, #1
 80016a2:	e0b8      	b.n	8001816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 0302 	and.w	r3, r3, #2
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d020      	beq.n	80016f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f003 0304 	and.w	r3, r3, #4
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	d005      	beq.n	80016c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016bc:	4b59      	ldr	r3, [pc, #356]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	4a58      	ldr	r2, [pc, #352]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80016c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80016c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	f003 0308 	and.w	r3, r3, #8
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d005      	beq.n	80016e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016d4:	4b53      	ldr	r3, [pc, #332]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	689b      	ldr	r3, [r3, #8]
 80016d8:	4a52      	ldr	r2, [pc, #328]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80016da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80016de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016e0:	4b50      	ldr	r3, [pc, #320]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80016e2:	689b      	ldr	r3, [r3, #8]
 80016e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	494d      	ldr	r1, [pc, #308]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80016ee:	4313      	orrs	r3, r2
 80016f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f003 0301 	and.w	r3, r3, #1
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d044      	beq.n	8001788 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d107      	bne.n	8001716 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001706:	4b47      	ldr	r3, [pc, #284]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170e:	2b00      	cmp	r3, #0
 8001710:	d119      	bne.n	8001746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e07f      	b.n	8001816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	685b      	ldr	r3, [r3, #4]
 800171a:	2b02      	cmp	r3, #2
 800171c:	d003      	beq.n	8001726 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001722:	2b03      	cmp	r3, #3
 8001724:	d107      	bne.n	8001736 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001726:	4b3f      	ldr	r3, [pc, #252]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800172e:	2b00      	cmp	r3, #0
 8001730:	d109      	bne.n	8001746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001732:	2301      	movs	r3, #1
 8001734:	e06f      	b.n	8001816 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001736:	4b3b      	ldr	r3, [pc, #236]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	f003 0302 	and.w	r3, r3, #2
 800173e:	2b00      	cmp	r3, #0
 8001740:	d101      	bne.n	8001746 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001742:	2301      	movs	r3, #1
 8001744:	e067      	b.n	8001816 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001746:	4b37      	ldr	r3, [pc, #220]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 8001748:	689b      	ldr	r3, [r3, #8]
 800174a:	f023 0203 	bic.w	r2, r3, #3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	4934      	ldr	r1, [pc, #208]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 8001754:	4313      	orrs	r3, r2
 8001756:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001758:	f7ff fa5c 	bl	8000c14 <HAL_GetTick>
 800175c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800175e:	e00a      	b.n	8001776 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001760:	f7ff fa58 	bl	8000c14 <HAL_GetTick>
 8001764:	4602      	mov	r2, r0
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	1ad3      	subs	r3, r2, r3
 800176a:	f241 3288 	movw	r2, #5000	; 0x1388
 800176e:	4293      	cmp	r3, r2
 8001770:	d901      	bls.n	8001776 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001772:	2303      	movs	r3, #3
 8001774:	e04f      	b.n	8001816 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001776:	4b2b      	ldr	r3, [pc, #172]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 8001778:	689b      	ldr	r3, [r3, #8]
 800177a:	f003 020c 	and.w	r2, r3, #12
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	685b      	ldr	r3, [r3, #4]
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	429a      	cmp	r2, r3
 8001786:	d1eb      	bne.n	8001760 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001788:	4b25      	ldr	r3, [pc, #148]	; (8001820 <HAL_RCC_ClockConfig+0x1b8>)
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f003 030f 	and.w	r3, r3, #15
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	429a      	cmp	r2, r3
 8001794:	d20c      	bcs.n	80017b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001796:	4b22      	ldr	r3, [pc, #136]	; (8001820 <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	683a      	ldr	r2, [r7, #0]
 800179a:	b2d2      	uxtb	r2, r2
 800179c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800179e:	4b20      	ldr	r3, [pc, #128]	; (8001820 <HAL_RCC_ClockConfig+0x1b8>)
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 030f 	and.w	r3, r3, #15
 80017a6:	683a      	ldr	r2, [r7, #0]
 80017a8:	429a      	cmp	r2, r3
 80017aa:	d001      	beq.n	80017b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017ac:	2301      	movs	r3, #1
 80017ae:	e032      	b.n	8001816 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	f003 0304 	and.w	r3, r3, #4
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	d008      	beq.n	80017ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017bc:	4b19      	ldr	r3, [pc, #100]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	68db      	ldr	r3, [r3, #12]
 80017c8:	4916      	ldr	r1, [pc, #88]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80017ca:	4313      	orrs	r3, r2
 80017cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0308 	and.w	r3, r3, #8
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d009      	beq.n	80017ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017da:	4b12      	ldr	r3, [pc, #72]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80017dc:	689b      	ldr	r3, [r3, #8]
 80017de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	691b      	ldr	r3, [r3, #16]
 80017e6:	00db      	lsls	r3, r3, #3
 80017e8:	490e      	ldr	r1, [pc, #56]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80017ea:	4313      	orrs	r3, r2
 80017ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80017ee:	f000 f821 	bl	8001834 <HAL_RCC_GetSysClockFreq>
 80017f2:	4601      	mov	r1, r0
 80017f4:	4b0b      	ldr	r3, [pc, #44]	; (8001824 <HAL_RCC_ClockConfig+0x1bc>)
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	091b      	lsrs	r3, r3, #4
 80017fa:	f003 030f 	and.w	r3, r3, #15
 80017fe:	4a0a      	ldr	r2, [pc, #40]	; (8001828 <HAL_RCC_ClockConfig+0x1c0>)
 8001800:	5cd3      	ldrb	r3, [r2, r3]
 8001802:	fa21 f303 	lsr.w	r3, r1, r3
 8001806:	4a09      	ldr	r2, [pc, #36]	; (800182c <HAL_RCC_ClockConfig+0x1c4>)
 8001808:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800180a:	4b09      	ldr	r3, [pc, #36]	; (8001830 <HAL_RCC_ClockConfig+0x1c8>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	4618      	mov	r0, r3
 8001810:	f7ff f8da 	bl	80009c8 <HAL_InitTick>

  return HAL_OK;
 8001814:	2300      	movs	r3, #0
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	40023c00 	.word	0x40023c00
 8001824:	40023800 	.word	0x40023800
 8001828:	0800582c 	.word	0x0800582c
 800182c:	20000000 	.word	0x20000000
 8001830:	20000004 	.word	0x20000004

08001834 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001836:	b085      	sub	sp, #20
 8001838:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800183a:	2300      	movs	r3, #0
 800183c:	607b      	str	r3, [r7, #4]
 800183e:	2300      	movs	r3, #0
 8001840:	60fb      	str	r3, [r7, #12]
 8001842:	2300      	movs	r3, #0
 8001844:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001846:	2300      	movs	r3, #0
 8001848:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800184a:	4b50      	ldr	r3, [pc, #320]	; (800198c <HAL_RCC_GetSysClockFreq+0x158>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f003 030c 	and.w	r3, r3, #12
 8001852:	2b04      	cmp	r3, #4
 8001854:	d007      	beq.n	8001866 <HAL_RCC_GetSysClockFreq+0x32>
 8001856:	2b08      	cmp	r3, #8
 8001858:	d008      	beq.n	800186c <HAL_RCC_GetSysClockFreq+0x38>
 800185a:	2b00      	cmp	r3, #0
 800185c:	f040 808d 	bne.w	800197a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001860:	4b4b      	ldr	r3, [pc, #300]	; (8001990 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001862:	60bb      	str	r3, [r7, #8]
       break;
 8001864:	e08c      	b.n	8001980 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001866:	4b4b      	ldr	r3, [pc, #300]	; (8001994 <HAL_RCC_GetSysClockFreq+0x160>)
 8001868:	60bb      	str	r3, [r7, #8]
      break;
 800186a:	e089      	b.n	8001980 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800186c:	4b47      	ldr	r3, [pc, #284]	; (800198c <HAL_RCC_GetSysClockFreq+0x158>)
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001874:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001876:	4b45      	ldr	r3, [pc, #276]	; (800198c <HAL_RCC_GetSysClockFreq+0x158>)
 8001878:	685b      	ldr	r3, [r3, #4]
 800187a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d023      	beq.n	80018ca <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001882:	4b42      	ldr	r3, [pc, #264]	; (800198c <HAL_RCC_GetSysClockFreq+0x158>)
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	099b      	lsrs	r3, r3, #6
 8001888:	f04f 0400 	mov.w	r4, #0
 800188c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001890:	f04f 0200 	mov.w	r2, #0
 8001894:	ea03 0501 	and.w	r5, r3, r1
 8001898:	ea04 0602 	and.w	r6, r4, r2
 800189c:	4a3d      	ldr	r2, [pc, #244]	; (8001994 <HAL_RCC_GetSysClockFreq+0x160>)
 800189e:	fb02 f106 	mul.w	r1, r2, r6
 80018a2:	2200      	movs	r2, #0
 80018a4:	fb02 f205 	mul.w	r2, r2, r5
 80018a8:	440a      	add	r2, r1
 80018aa:	493a      	ldr	r1, [pc, #232]	; (8001994 <HAL_RCC_GetSysClockFreq+0x160>)
 80018ac:	fba5 0101 	umull	r0, r1, r5, r1
 80018b0:	1853      	adds	r3, r2, r1
 80018b2:	4619      	mov	r1, r3
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	f04f 0400 	mov.w	r4, #0
 80018ba:	461a      	mov	r2, r3
 80018bc:	4623      	mov	r3, r4
 80018be:	f7fe fce7 	bl	8000290 <__aeabi_uldivmod>
 80018c2:	4603      	mov	r3, r0
 80018c4:	460c      	mov	r4, r1
 80018c6:	60fb      	str	r3, [r7, #12]
 80018c8:	e049      	b.n	800195e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018ca:	4b30      	ldr	r3, [pc, #192]	; (800198c <HAL_RCC_GetSysClockFreq+0x158>)
 80018cc:	685b      	ldr	r3, [r3, #4]
 80018ce:	099b      	lsrs	r3, r3, #6
 80018d0:	f04f 0400 	mov.w	r4, #0
 80018d4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	ea03 0501 	and.w	r5, r3, r1
 80018e0:	ea04 0602 	and.w	r6, r4, r2
 80018e4:	4629      	mov	r1, r5
 80018e6:	4632      	mov	r2, r6
 80018e8:	f04f 0300 	mov.w	r3, #0
 80018ec:	f04f 0400 	mov.w	r4, #0
 80018f0:	0154      	lsls	r4, r2, #5
 80018f2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80018f6:	014b      	lsls	r3, r1, #5
 80018f8:	4619      	mov	r1, r3
 80018fa:	4622      	mov	r2, r4
 80018fc:	1b49      	subs	r1, r1, r5
 80018fe:	eb62 0206 	sbc.w	r2, r2, r6
 8001902:	f04f 0300 	mov.w	r3, #0
 8001906:	f04f 0400 	mov.w	r4, #0
 800190a:	0194      	lsls	r4, r2, #6
 800190c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001910:	018b      	lsls	r3, r1, #6
 8001912:	1a5b      	subs	r3, r3, r1
 8001914:	eb64 0402 	sbc.w	r4, r4, r2
 8001918:	f04f 0100 	mov.w	r1, #0
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	00e2      	lsls	r2, r4, #3
 8001922:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001926:	00d9      	lsls	r1, r3, #3
 8001928:	460b      	mov	r3, r1
 800192a:	4614      	mov	r4, r2
 800192c:	195b      	adds	r3, r3, r5
 800192e:	eb44 0406 	adc.w	r4, r4, r6
 8001932:	f04f 0100 	mov.w	r1, #0
 8001936:	f04f 0200 	mov.w	r2, #0
 800193a:	02a2      	lsls	r2, r4, #10
 800193c:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001940:	0299      	lsls	r1, r3, #10
 8001942:	460b      	mov	r3, r1
 8001944:	4614      	mov	r4, r2
 8001946:	4618      	mov	r0, r3
 8001948:	4621      	mov	r1, r4
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f04f 0400 	mov.w	r4, #0
 8001950:	461a      	mov	r2, r3
 8001952:	4623      	mov	r3, r4
 8001954:	f7fe fc9c 	bl	8000290 <__aeabi_uldivmod>
 8001958:	4603      	mov	r3, r0
 800195a:	460c      	mov	r4, r1
 800195c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800195e:	4b0b      	ldr	r3, [pc, #44]	; (800198c <HAL_RCC_GetSysClockFreq+0x158>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	0c1b      	lsrs	r3, r3, #16
 8001964:	f003 0303 	and.w	r3, r3, #3
 8001968:	3301      	adds	r3, #1
 800196a:	005b      	lsls	r3, r3, #1
 800196c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800196e:	68fa      	ldr	r2, [r7, #12]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	fbb2 f3f3 	udiv	r3, r2, r3
 8001976:	60bb      	str	r3, [r7, #8]
      break;
 8001978:	e002      	b.n	8001980 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800197a:	4b05      	ldr	r3, [pc, #20]	; (8001990 <HAL_RCC_GetSysClockFreq+0x15c>)
 800197c:	60bb      	str	r3, [r7, #8]
      break;
 800197e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001980:	68bb      	ldr	r3, [r7, #8]
}
 8001982:	4618      	mov	r0, r3
 8001984:	3714      	adds	r7, #20
 8001986:	46bd      	mov	sp, r7
 8001988:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800198a:	bf00      	nop
 800198c:	40023800 	.word	0x40023800
 8001990:	00f42400 	.word	0x00f42400
 8001994:	017d7840 	.word	0x017d7840

08001998 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800199c:	4b03      	ldr	r3, [pc, #12]	; (80019ac <HAL_RCC_GetHCLKFreq+0x14>)
 800199e:	681b      	ldr	r3, [r3, #0]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	20000000 	.word	0x20000000

080019b0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80019b4:	f7ff fff0 	bl	8001998 <HAL_RCC_GetHCLKFreq>
 80019b8:	4601      	mov	r1, r0
 80019ba:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80019bc:	689b      	ldr	r3, [r3, #8]
 80019be:	0a9b      	lsrs	r3, r3, #10
 80019c0:	f003 0307 	and.w	r3, r3, #7
 80019c4:	4a03      	ldr	r2, [pc, #12]	; (80019d4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80019c6:	5cd3      	ldrb	r3, [r2, r3]
 80019c8:	fa21 f303 	lsr.w	r3, r1, r3
}
 80019cc:	4618      	mov	r0, r3
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40023800 	.word	0x40023800
 80019d4:	0800583c 	.word	0x0800583c

080019d8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80019dc:	f7ff ffdc 	bl	8001998 <HAL_RCC_GetHCLKFreq>
 80019e0:	4601      	mov	r1, r0
 80019e2:	4b05      	ldr	r3, [pc, #20]	; (80019f8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80019e4:	689b      	ldr	r3, [r3, #8]
 80019e6:	0b5b      	lsrs	r3, r3, #13
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	4a03      	ldr	r2, [pc, #12]	; (80019fc <HAL_RCC_GetPCLK2Freq+0x24>)
 80019ee:	5cd3      	ldrb	r3, [r2, r3]
 80019f0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80019f4:	4618      	mov	r0, r3
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	40023800 	.word	0x40023800
 80019fc:	0800583c 	.word	0x0800583c

08001a00 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b083      	sub	sp, #12
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	220f      	movs	r2, #15
 8001a0e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001a10:	4b12      	ldr	r3, [pc, #72]	; (8001a5c <HAL_RCC_GetClockConfig+0x5c>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	f003 0203 	and.w	r2, r3, #3
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001a1c:	4b0f      	ldr	r3, [pc, #60]	; (8001a5c <HAL_RCC_GetClockConfig+0x5c>)
 8001a1e:	689b      	ldr	r3, [r3, #8]
 8001a20:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001a28:	4b0c      	ldr	r3, [pc, #48]	; (8001a5c <HAL_RCC_GetClockConfig+0x5c>)
 8001a2a:	689b      	ldr	r3, [r3, #8]
 8001a2c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001a34:	4b09      	ldr	r3, [pc, #36]	; (8001a5c <HAL_RCC_GetClockConfig+0x5c>)
 8001a36:	689b      	ldr	r3, [r3, #8]
 8001a38:	08db      	lsrs	r3, r3, #3
 8001a3a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001a42:	4b07      	ldr	r3, [pc, #28]	; (8001a60 <HAL_RCC_GetClockConfig+0x60>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 020f 	and.w	r2, r3, #15
 8001a4a:	683b      	ldr	r3, [r7, #0]
 8001a4c:	601a      	str	r2, [r3, #0]
}
 8001a4e:	bf00      	nop
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40023c00 	.word	0x40023c00

08001a64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d101      	bne.n	8001a76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001a72:	2301      	movs	r3, #1
 8001a74:	e01d      	b.n	8001ab2 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d106      	bne.n	8001a90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	2200      	movs	r2, #0
 8001a86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001a8a:	6878      	ldr	r0, [r7, #4]
 8001a8c:	f000 f815 	bl	8001aba <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2202      	movs	r2, #2
 8001a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681a      	ldr	r2, [r3, #0]
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	3304      	adds	r3, #4
 8001aa0:	4619      	mov	r1, r3
 8001aa2:	4610      	mov	r0, r2
 8001aa4:	f000 f968 	bl	8001d78 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2201      	movs	r2, #1
 8001aac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ab0:	2300      	movs	r3, #0
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001aba:	b480      	push	{r7}
 8001abc:	b083      	sub	sp, #12
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001ac2:	bf00      	nop
 8001ac4:	370c      	adds	r7, #12
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001acc:	4770      	bx	lr

08001ace <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ace:	b480      	push	{r7}
 8001ad0:	b085      	sub	sp, #20
 8001ad2:	af00      	add	r7, sp, #0
 8001ad4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	68da      	ldr	r2, [r3, #12]
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f042 0201 	orr.w	r2, r2, #1
 8001ae4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	689b      	ldr	r3, [r3, #8]
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	2b06      	cmp	r3, #6
 8001af6:	d007      	beq.n	8001b08 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	681a      	ldr	r2, [r3, #0]
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f042 0201 	orr.w	r2, r2, #1
 8001b06:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3714      	adds	r7, #20
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr

08001b16 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001b16:	b580      	push	{r7, lr}
 8001b18:	b082      	sub	sp, #8
 8001b1a:	af00      	add	r7, sp, #0
 8001b1c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	691b      	ldr	r3, [r3, #16]
 8001b24:	f003 0302 	and.w	r3, r3, #2
 8001b28:	2b02      	cmp	r3, #2
 8001b2a:	d122      	bne.n	8001b72 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	68db      	ldr	r3, [r3, #12]
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	2b02      	cmp	r3, #2
 8001b38:	d11b      	bne.n	8001b72 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f06f 0202 	mvn.w	r2, #2
 8001b42:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2201      	movs	r2, #1
 8001b48:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	f003 0303 	and.w	r3, r3, #3
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d003      	beq.n	8001b60 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001b58:	6878      	ldr	r0, [r7, #4]
 8001b5a:	f000 f8ee 	bl	8001d3a <HAL_TIM_IC_CaptureCallback>
 8001b5e:	e005      	b.n	8001b6c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f000 f8e0 	bl	8001d26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001b66:	6878      	ldr	r0, [r7, #4]
 8001b68:	f000 f8f1 	bl	8001d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	691b      	ldr	r3, [r3, #16]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	2b04      	cmp	r3, #4
 8001b7e:	d122      	bne.n	8001bc6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	68db      	ldr	r3, [r3, #12]
 8001b86:	f003 0304 	and.w	r3, r3, #4
 8001b8a:	2b04      	cmp	r3, #4
 8001b8c:	d11b      	bne.n	8001bc6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	f06f 0204 	mvn.w	r2, #4
 8001b96:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2202      	movs	r2, #2
 8001b9c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	699b      	ldr	r3, [r3, #24]
 8001ba4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d003      	beq.n	8001bb4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001bac:	6878      	ldr	r0, [r7, #4]
 8001bae:	f000 f8c4 	bl	8001d3a <HAL_TIM_IC_CaptureCallback>
 8001bb2:	e005      	b.n	8001bc0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f000 f8b6 	bl	8001d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001bba:	6878      	ldr	r0, [r7, #4]
 8001bbc:	f000 f8c7 	bl	8001d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	691b      	ldr	r3, [r3, #16]
 8001bcc:	f003 0308 	and.w	r3, r3, #8
 8001bd0:	2b08      	cmp	r3, #8
 8001bd2:	d122      	bne.n	8001c1a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	f003 0308 	and.w	r3, r3, #8
 8001bde:	2b08      	cmp	r3, #8
 8001be0:	d11b      	bne.n	8001c1a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f06f 0208 	mvn.w	r2, #8
 8001bea:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2204      	movs	r2, #4
 8001bf0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	69db      	ldr	r3, [r3, #28]
 8001bf8:	f003 0303 	and.w	r3, r3, #3
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d003      	beq.n	8001c08 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f000 f89a 	bl	8001d3a <HAL_TIM_IC_CaptureCallback>
 8001c06:	e005      	b.n	8001c14 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c08:	6878      	ldr	r0, [r7, #4]
 8001c0a:	f000 f88c 	bl	8001d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c0e:	6878      	ldr	r0, [r7, #4]
 8001c10:	f000 f89d 	bl	8001d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	2200      	movs	r2, #0
 8001c18:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	691b      	ldr	r3, [r3, #16]
 8001c20:	f003 0310 	and.w	r3, r3, #16
 8001c24:	2b10      	cmp	r3, #16
 8001c26:	d122      	bne.n	8001c6e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	68db      	ldr	r3, [r3, #12]
 8001c2e:	f003 0310 	and.w	r3, r3, #16
 8001c32:	2b10      	cmp	r3, #16
 8001c34:	d11b      	bne.n	8001c6e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f06f 0210 	mvn.w	r2, #16
 8001c3e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2208      	movs	r2, #8
 8001c44:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	69db      	ldr	r3, [r3, #28]
 8001c4c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d003      	beq.n	8001c5c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001c54:	6878      	ldr	r0, [r7, #4]
 8001c56:	f000 f870 	bl	8001d3a <HAL_TIM_IC_CaptureCallback>
 8001c5a:	e005      	b.n	8001c68 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f000 f862 	bl	8001d26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f000 f873 	bl	8001d4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	691b      	ldr	r3, [r3, #16]
 8001c74:	f003 0301 	and.w	r3, r3, #1
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d10e      	bne.n	8001c9a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68db      	ldr	r3, [r3, #12]
 8001c82:	f003 0301 	and.w	r3, r3, #1
 8001c86:	2b01      	cmp	r3, #1
 8001c88:	d107      	bne.n	8001c9a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	681b      	ldr	r3, [r3, #0]
 8001c8e:	f06f 0201 	mvn.w	r2, #1
 8001c92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f7fe fe11 	bl	80008bc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	691b      	ldr	r3, [r3, #16]
 8001ca0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ca4:	2b80      	cmp	r3, #128	; 0x80
 8001ca6:	d10e      	bne.n	8001cc6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	68db      	ldr	r3, [r3, #12]
 8001cae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cb2:	2b80      	cmp	r3, #128	; 0x80
 8001cb4:	d107      	bne.n	8001cc6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001cbe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001cc0:	6878      	ldr	r0, [r7, #4]
 8001cc2:	f000 f8e3 	bl	8001e8c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	691b      	ldr	r3, [r3, #16]
 8001ccc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cd0:	2b40      	cmp	r3, #64	; 0x40
 8001cd2:	d10e      	bne.n	8001cf2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001cde:	2b40      	cmp	r3, #64	; 0x40
 8001ce0:	d107      	bne.n	8001cf2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 f838 	bl	8001d62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	691b      	ldr	r3, [r3, #16]
 8001cf8:	f003 0320 	and.w	r3, r3, #32
 8001cfc:	2b20      	cmp	r3, #32
 8001cfe:	d10e      	bne.n	8001d1e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	68db      	ldr	r3, [r3, #12]
 8001d06:	f003 0320 	and.w	r3, r3, #32
 8001d0a:	2b20      	cmp	r3, #32
 8001d0c:	d107      	bne.n	8001d1e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	f06f 0220 	mvn.w	r2, #32
 8001d16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001d18:	6878      	ldr	r0, [r7, #4]
 8001d1a:	f000 f8ad 	bl	8001e78 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001d1e:	bf00      	nop
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d26:	b480      	push	{r7}
 8001d28:	b083      	sub	sp, #12
 8001d2a:	af00      	add	r7, sp, #0
 8001d2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001d2e:	bf00      	nop
 8001d30:	370c      	adds	r7, #12
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr

08001d3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001d3a:	b480      	push	{r7}
 8001d3c:	b083      	sub	sp, #12
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001d42:	bf00      	nop
 8001d44:	370c      	adds	r7, #12
 8001d46:	46bd      	mov	sp, r7
 8001d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d4c:	4770      	bx	lr

08001d4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b083      	sub	sp, #12
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d56:	bf00      	nop
 8001d58:	370c      	adds	r7, #12
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d60:	4770      	bx	lr

08001d62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d62:	b480      	push	{r7}
 8001d64:	b083      	sub	sp, #12
 8001d66:	af00      	add	r7, sp, #0
 8001d68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d6a:	bf00      	nop
 8001d6c:	370c      	adds	r7, #12
 8001d6e:	46bd      	mov	sp, r7
 8001d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d74:	4770      	bx	lr
	...

08001d78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b085      	sub	sp, #20
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a34      	ldr	r2, [pc, #208]	; (8001e5c <TIM_Base_SetConfig+0xe4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d00f      	beq.n	8001db0 <TIM_Base_SetConfig+0x38>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d96:	d00b      	beq.n	8001db0 <TIM_Base_SetConfig+0x38>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a31      	ldr	r2, [pc, #196]	; (8001e60 <TIM_Base_SetConfig+0xe8>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d007      	beq.n	8001db0 <TIM_Base_SetConfig+0x38>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	4a30      	ldr	r2, [pc, #192]	; (8001e64 <TIM_Base_SetConfig+0xec>)
 8001da4:	4293      	cmp	r3, r2
 8001da6:	d003      	beq.n	8001db0 <TIM_Base_SetConfig+0x38>
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	4a2f      	ldr	r2, [pc, #188]	; (8001e68 <TIM_Base_SetConfig+0xf0>)
 8001dac:	4293      	cmp	r3, r2
 8001dae:	d108      	bne.n	8001dc2 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001db6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	68fa      	ldr	r2, [r7, #12]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	4a25      	ldr	r2, [pc, #148]	; (8001e5c <TIM_Base_SetConfig+0xe4>)
 8001dc6:	4293      	cmp	r3, r2
 8001dc8:	d01b      	beq.n	8001e02 <TIM_Base_SetConfig+0x8a>
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001dd0:	d017      	beq.n	8001e02 <TIM_Base_SetConfig+0x8a>
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	4a22      	ldr	r2, [pc, #136]	; (8001e60 <TIM_Base_SetConfig+0xe8>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d013      	beq.n	8001e02 <TIM_Base_SetConfig+0x8a>
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	4a21      	ldr	r2, [pc, #132]	; (8001e64 <TIM_Base_SetConfig+0xec>)
 8001dde:	4293      	cmp	r3, r2
 8001de0:	d00f      	beq.n	8001e02 <TIM_Base_SetConfig+0x8a>
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	4a20      	ldr	r2, [pc, #128]	; (8001e68 <TIM_Base_SetConfig+0xf0>)
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d00b      	beq.n	8001e02 <TIM_Base_SetConfig+0x8a>
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	4a1f      	ldr	r2, [pc, #124]	; (8001e6c <TIM_Base_SetConfig+0xf4>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d007      	beq.n	8001e02 <TIM_Base_SetConfig+0x8a>
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4a1e      	ldr	r2, [pc, #120]	; (8001e70 <TIM_Base_SetConfig+0xf8>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d003      	beq.n	8001e02 <TIM_Base_SetConfig+0x8a>
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a1d      	ldr	r2, [pc, #116]	; (8001e74 <TIM_Base_SetConfig+0xfc>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d108      	bne.n	8001e14 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001e08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	68db      	ldr	r3, [r3, #12]
 8001e0e:	68fa      	ldr	r2, [r7, #12]
 8001e10:	4313      	orrs	r3, r2
 8001e12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001e1a:	683b      	ldr	r3, [r7, #0]
 8001e1c:	695b      	ldr	r3, [r3, #20]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	68fa      	ldr	r2, [r7, #12]
 8001e26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001e28:	683b      	ldr	r3, [r7, #0]
 8001e2a:	689a      	ldr	r2, [r3, #8]
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001e30:	683b      	ldr	r3, [r7, #0]
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	4a08      	ldr	r2, [pc, #32]	; (8001e5c <TIM_Base_SetConfig+0xe4>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d103      	bne.n	8001e48 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001e40:	683b      	ldr	r3, [r7, #0]
 8001e42:	691a      	ldr	r2, [r3, #16]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	2201      	movs	r2, #1
 8001e4c:	615a      	str	r2, [r3, #20]
}
 8001e4e:	bf00      	nop
 8001e50:	3714      	adds	r7, #20
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr
 8001e5a:	bf00      	nop
 8001e5c:	40010000 	.word	0x40010000
 8001e60:	40000400 	.word	0x40000400
 8001e64:	40000800 	.word	0x40000800
 8001e68:	40000c00 	.word	0x40000c00
 8001e6c:	40014000 	.word	0x40014000
 8001e70:	40014400 	.word	0x40014400
 8001e74:	40014800 	.word	0x40014800

08001e78 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b083      	sub	sp, #12
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001e80:	bf00      	nop
 8001e82:	370c      	adds	r7, #12
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr

08001e8c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b083      	sub	sp, #12
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8001e94:	bf00      	nop
 8001e96:	370c      	adds	r7, #12
 8001e98:	46bd      	mov	sp, r7
 8001e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9e:	4770      	bx	lr

08001ea0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d101      	bne.n	8001eb2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e03f      	b.n	8001f32 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001eb8:	b2db      	uxtb	r3, r3
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d106      	bne.n	8001ecc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001ec6:	6878      	ldr	r0, [r7, #4]
 8001ec8:	f7fe fd36 	bl	8000938 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2224      	movs	r2, #36	; 0x24
 8001ed0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	68da      	ldr	r2, [r3, #12]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ee2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001ee4:	6878      	ldr	r0, [r7, #4]
 8001ee6:	f000 f929 	bl	800213c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	691a      	ldr	r2, [r3, #16]
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001ef8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	695a      	ldr	r2, [r3, #20]
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001f08:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	68da      	ldr	r2, [r3, #12]
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f18:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2220      	movs	r2, #32
 8001f24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	2220      	movs	r2, #32
 8001f2c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3708      	adds	r7, #8
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b088      	sub	sp, #32
 8001f3e:	af02      	add	r7, sp, #8
 8001f40:	60f8      	str	r0, [r7, #12]
 8001f42:	60b9      	str	r1, [r7, #8]
 8001f44:	603b      	str	r3, [r7, #0]
 8001f46:	4613      	mov	r3, r2
 8001f48:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f54:	b2db      	uxtb	r3, r3
 8001f56:	2b20      	cmp	r3, #32
 8001f58:	f040 8083 	bne.w	8002062 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d002      	beq.n	8001f68 <HAL_UART_Transmit+0x2e>
 8001f62:	88fb      	ldrh	r3, [r7, #6]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	e07b      	b.n	8002064 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d101      	bne.n	8001f7a <HAL_UART_Transmit+0x40>
 8001f76:	2302      	movs	r3, #2
 8001f78:	e074      	b.n	8002064 <HAL_UART_Transmit+0x12a>
 8001f7a:	68fb      	ldr	r3, [r7, #12]
 8001f7c:	2201      	movs	r2, #1
 8001f7e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	2200      	movs	r2, #0
 8001f86:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	2221      	movs	r2, #33	; 0x21
 8001f8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001f90:	f7fe fe40 	bl	8000c14 <HAL_GetTick>
 8001f94:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001f96:	68fb      	ldr	r3, [r7, #12]
 8001f98:	88fa      	ldrh	r2, [r7, #6]
 8001f9a:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	88fa      	ldrh	r2, [r7, #6]
 8001fa0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001faa:	e042      	b.n	8002032 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001fb0:	b29b      	uxth	r3, r3
 8001fb2:	3b01      	subs	r3, #1
 8001fb4:	b29a      	uxth	r2, r3
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001fba:	68fb      	ldr	r3, [r7, #12]
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001fc2:	d122      	bne.n	800200a <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	9300      	str	r3, [sp, #0]
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	2200      	movs	r2, #0
 8001fcc:	2180      	movs	r1, #128	; 0x80
 8001fce:	68f8      	ldr	r0, [r7, #12]
 8001fd0:	f000 f86a 	bl	80020a8 <UART_WaitOnFlagUntilTimeout>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001fda:	2303      	movs	r3, #3
 8001fdc:	e042      	b.n	8002064 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001fde:	68bb      	ldr	r3, [r7, #8]
 8001fe0:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	881b      	ldrh	r3, [r3, #0]
 8001fe6:	461a      	mov	r2, r3
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001ff0:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	691b      	ldr	r3, [r3, #16]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d103      	bne.n	8002002 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001ffa:	68bb      	ldr	r3, [r7, #8]
 8001ffc:	3302      	adds	r3, #2
 8001ffe:	60bb      	str	r3, [r7, #8]
 8002000:	e017      	b.n	8002032 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	3301      	adds	r3, #1
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	e013      	b.n	8002032 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	9300      	str	r3, [sp, #0]
 800200e:	697b      	ldr	r3, [r7, #20]
 8002010:	2200      	movs	r2, #0
 8002012:	2180      	movs	r1, #128	; 0x80
 8002014:	68f8      	ldr	r0, [r7, #12]
 8002016:	f000 f847 	bl	80020a8 <UART_WaitOnFlagUntilTimeout>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e01f      	b.n	8002064 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	1c5a      	adds	r2, r3, #1
 8002028:	60ba      	str	r2, [r7, #8]
 800202a:	781a      	ldrb	r2, [r3, #0]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002036:	b29b      	uxth	r3, r3
 8002038:	2b00      	cmp	r3, #0
 800203a:	d1b7      	bne.n	8001fac <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	9300      	str	r3, [sp, #0]
 8002040:	697b      	ldr	r3, [r7, #20]
 8002042:	2200      	movs	r2, #0
 8002044:	2140      	movs	r1, #64	; 0x40
 8002046:	68f8      	ldr	r0, [r7, #12]
 8002048:	f000 f82e 	bl	80020a8 <UART_WaitOnFlagUntilTimeout>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8002052:	2303      	movs	r3, #3
 8002054:	e006      	b.n	8002064 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002056:	68fb      	ldr	r3, [r7, #12]
 8002058:	2220      	movs	r2, #32
 800205a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800205e:	2300      	movs	r3, #0
 8002060:	e000      	b.n	8002064 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8002062:	2302      	movs	r3, #2
  }
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}

0800206c <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8002074:	2300      	movs	r3, #0
 8002076:	60fb      	str	r3, [r7, #12]
 8002078:	2300      	movs	r3, #0
 800207a:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002082:	b2db      	uxtb	r3, r3
 8002084:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800208c:	b2db      	uxtb	r3, r3
 800208e:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	b2da      	uxtb	r2, r3
 8002094:	68bb      	ldr	r3, [r7, #8]
 8002096:	b2db      	uxtb	r3, r3
 8002098:	4313      	orrs	r3, r2
 800209a:	b2db      	uxtb	r3, r3
}
 800209c:	4618      	mov	r0, r3
 800209e:	3714      	adds	r7, #20
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	60f8      	str	r0, [r7, #12]
 80020b0:	60b9      	str	r1, [r7, #8]
 80020b2:	603b      	str	r3, [r7, #0]
 80020b4:	4613      	mov	r3, r2
 80020b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80020b8:	e02c      	b.n	8002114 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80020c0:	d028      	beq.n	8002114 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d007      	beq.n	80020d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80020c8:	f7fe fda4 	bl	8000c14 <HAL_GetTick>
 80020cc:	4602      	mov	r2, r0
 80020ce:	683b      	ldr	r3, [r7, #0]
 80020d0:	1ad3      	subs	r3, r2, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	429a      	cmp	r2, r3
 80020d6:	d21d      	bcs.n	8002114 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80020d8:	68fb      	ldr	r3, [r7, #12]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	68da      	ldr	r2, [r3, #12]
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80020e6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	695a      	ldr	r2, [r3, #20]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f022 0201 	bic.w	r2, r2, #1
 80020f6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	2220      	movs	r2, #32
 80020fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	2220      	movs	r2, #32
 8002104:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002110:	2303      	movs	r3, #3
 8002112:	e00f      	b.n	8002134 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	681a      	ldr	r2, [r3, #0]
 800211a:	68bb      	ldr	r3, [r7, #8]
 800211c:	4013      	ands	r3, r2
 800211e:	68ba      	ldr	r2, [r7, #8]
 8002120:	429a      	cmp	r2, r3
 8002122:	bf0c      	ite	eq
 8002124:	2301      	moveq	r3, #1
 8002126:	2300      	movne	r3, #0
 8002128:	b2db      	uxtb	r3, r3
 800212a:	461a      	mov	r2, r3
 800212c:	79fb      	ldrb	r3, [r7, #7]
 800212e:	429a      	cmp	r2, r3
 8002130:	d0c3      	beq.n	80020ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002132:	2300      	movs	r3, #0
}
 8002134:	4618      	mov	r0, r3
 8002136:	3710      	adds	r7, #16
 8002138:	46bd      	mov	sp, r7
 800213a:	bd80      	pop	{r7, pc}

0800213c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800213c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002140:	b085      	sub	sp, #20
 8002142:	af00      	add	r7, sp, #0
 8002144:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	691b      	ldr	r3, [r3, #16]
 800214c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	68da      	ldr	r2, [r3, #12]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	430a      	orrs	r2, r1
 800215a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	691b      	ldr	r3, [r3, #16]
 8002164:	431a      	orrs	r2, r3
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	695b      	ldr	r3, [r3, #20]
 800216a:	431a      	orrs	r2, r3
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	69db      	ldr	r3, [r3, #28]
 8002170:	4313      	orrs	r3, r2
 8002172:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	68db      	ldr	r3, [r3, #12]
 800217a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800217e:	f023 030c 	bic.w	r3, r3, #12
 8002182:	687a      	ldr	r2, [r7, #4]
 8002184:	6812      	ldr	r2, [r2, #0]
 8002186:	68f9      	ldr	r1, [r7, #12]
 8002188:	430b      	orrs	r3, r1
 800218a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	695b      	ldr	r3, [r3, #20]
 8002192:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	699a      	ldr	r2, [r3, #24]
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	430a      	orrs	r2, r1
 80021a0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	69db      	ldr	r3, [r3, #28]
 80021a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021aa:	f040 818b 	bne.w	80024c4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	4ac1      	ldr	r2, [pc, #772]	; (80024b8 <UART_SetConfig+0x37c>)
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d005      	beq.n	80021c4 <UART_SetConfig+0x88>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	4abf      	ldr	r2, [pc, #764]	; (80024bc <UART_SetConfig+0x380>)
 80021be:	4293      	cmp	r3, r2
 80021c0:	f040 80bd 	bne.w	800233e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80021c4:	f7ff fc08 	bl	80019d8 <HAL_RCC_GetPCLK2Freq>
 80021c8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80021ca:	68bb      	ldr	r3, [r7, #8]
 80021cc:	461d      	mov	r5, r3
 80021ce:	f04f 0600 	mov.w	r6, #0
 80021d2:	46a8      	mov	r8, r5
 80021d4:	46b1      	mov	r9, r6
 80021d6:	eb18 0308 	adds.w	r3, r8, r8
 80021da:	eb49 0409 	adc.w	r4, r9, r9
 80021de:	4698      	mov	r8, r3
 80021e0:	46a1      	mov	r9, r4
 80021e2:	eb18 0805 	adds.w	r8, r8, r5
 80021e6:	eb49 0906 	adc.w	r9, r9, r6
 80021ea:	f04f 0100 	mov.w	r1, #0
 80021ee:	f04f 0200 	mov.w	r2, #0
 80021f2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80021f6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80021fa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80021fe:	4688      	mov	r8, r1
 8002200:	4691      	mov	r9, r2
 8002202:	eb18 0005 	adds.w	r0, r8, r5
 8002206:	eb49 0106 	adc.w	r1, r9, r6
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	461d      	mov	r5, r3
 8002210:	f04f 0600 	mov.w	r6, #0
 8002214:	196b      	adds	r3, r5, r5
 8002216:	eb46 0406 	adc.w	r4, r6, r6
 800221a:	461a      	mov	r2, r3
 800221c:	4623      	mov	r3, r4
 800221e:	f7fe f837 	bl	8000290 <__aeabi_uldivmod>
 8002222:	4603      	mov	r3, r0
 8002224:	460c      	mov	r4, r1
 8002226:	461a      	mov	r2, r3
 8002228:	4ba5      	ldr	r3, [pc, #660]	; (80024c0 <UART_SetConfig+0x384>)
 800222a:	fba3 2302 	umull	r2, r3, r3, r2
 800222e:	095b      	lsrs	r3, r3, #5
 8002230:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	461d      	mov	r5, r3
 8002238:	f04f 0600 	mov.w	r6, #0
 800223c:	46a9      	mov	r9, r5
 800223e:	46b2      	mov	sl, r6
 8002240:	eb19 0309 	adds.w	r3, r9, r9
 8002244:	eb4a 040a 	adc.w	r4, sl, sl
 8002248:	4699      	mov	r9, r3
 800224a:	46a2      	mov	sl, r4
 800224c:	eb19 0905 	adds.w	r9, r9, r5
 8002250:	eb4a 0a06 	adc.w	sl, sl, r6
 8002254:	f04f 0100 	mov.w	r1, #0
 8002258:	f04f 0200 	mov.w	r2, #0
 800225c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002260:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002264:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002268:	4689      	mov	r9, r1
 800226a:	4692      	mov	sl, r2
 800226c:	eb19 0005 	adds.w	r0, r9, r5
 8002270:	eb4a 0106 	adc.w	r1, sl, r6
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	461d      	mov	r5, r3
 800227a:	f04f 0600 	mov.w	r6, #0
 800227e:	196b      	adds	r3, r5, r5
 8002280:	eb46 0406 	adc.w	r4, r6, r6
 8002284:	461a      	mov	r2, r3
 8002286:	4623      	mov	r3, r4
 8002288:	f7fe f802 	bl	8000290 <__aeabi_uldivmod>
 800228c:	4603      	mov	r3, r0
 800228e:	460c      	mov	r4, r1
 8002290:	461a      	mov	r2, r3
 8002292:	4b8b      	ldr	r3, [pc, #556]	; (80024c0 <UART_SetConfig+0x384>)
 8002294:	fba3 1302 	umull	r1, r3, r3, r2
 8002298:	095b      	lsrs	r3, r3, #5
 800229a:	2164      	movs	r1, #100	; 0x64
 800229c:	fb01 f303 	mul.w	r3, r1, r3
 80022a0:	1ad3      	subs	r3, r2, r3
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	3332      	adds	r3, #50	; 0x32
 80022a6:	4a86      	ldr	r2, [pc, #536]	; (80024c0 <UART_SetConfig+0x384>)
 80022a8:	fba2 2303 	umull	r2, r3, r2, r3
 80022ac:	095b      	lsrs	r3, r3, #5
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80022b4:	4498      	add	r8, r3
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	461d      	mov	r5, r3
 80022ba:	f04f 0600 	mov.w	r6, #0
 80022be:	46a9      	mov	r9, r5
 80022c0:	46b2      	mov	sl, r6
 80022c2:	eb19 0309 	adds.w	r3, r9, r9
 80022c6:	eb4a 040a 	adc.w	r4, sl, sl
 80022ca:	4699      	mov	r9, r3
 80022cc:	46a2      	mov	sl, r4
 80022ce:	eb19 0905 	adds.w	r9, r9, r5
 80022d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80022d6:	f04f 0100 	mov.w	r1, #0
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80022e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80022ea:	4689      	mov	r9, r1
 80022ec:	4692      	mov	sl, r2
 80022ee:	eb19 0005 	adds.w	r0, r9, r5
 80022f2:	eb4a 0106 	adc.w	r1, sl, r6
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	461d      	mov	r5, r3
 80022fc:	f04f 0600 	mov.w	r6, #0
 8002300:	196b      	adds	r3, r5, r5
 8002302:	eb46 0406 	adc.w	r4, r6, r6
 8002306:	461a      	mov	r2, r3
 8002308:	4623      	mov	r3, r4
 800230a:	f7fd ffc1 	bl	8000290 <__aeabi_uldivmod>
 800230e:	4603      	mov	r3, r0
 8002310:	460c      	mov	r4, r1
 8002312:	461a      	mov	r2, r3
 8002314:	4b6a      	ldr	r3, [pc, #424]	; (80024c0 <UART_SetConfig+0x384>)
 8002316:	fba3 1302 	umull	r1, r3, r3, r2
 800231a:	095b      	lsrs	r3, r3, #5
 800231c:	2164      	movs	r1, #100	; 0x64
 800231e:	fb01 f303 	mul.w	r3, r1, r3
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	3332      	adds	r3, #50	; 0x32
 8002328:	4a65      	ldr	r2, [pc, #404]	; (80024c0 <UART_SetConfig+0x384>)
 800232a:	fba2 2303 	umull	r2, r3, r2, r3
 800232e:	095b      	lsrs	r3, r3, #5
 8002330:	f003 0207 	and.w	r2, r3, #7
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	4442      	add	r2, r8
 800233a:	609a      	str	r2, [r3, #8]
 800233c:	e26f      	b.n	800281e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800233e:	f7ff fb37 	bl	80019b0 <HAL_RCC_GetPCLK1Freq>
 8002342:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	461d      	mov	r5, r3
 8002348:	f04f 0600 	mov.w	r6, #0
 800234c:	46a8      	mov	r8, r5
 800234e:	46b1      	mov	r9, r6
 8002350:	eb18 0308 	adds.w	r3, r8, r8
 8002354:	eb49 0409 	adc.w	r4, r9, r9
 8002358:	4698      	mov	r8, r3
 800235a:	46a1      	mov	r9, r4
 800235c:	eb18 0805 	adds.w	r8, r8, r5
 8002360:	eb49 0906 	adc.w	r9, r9, r6
 8002364:	f04f 0100 	mov.w	r1, #0
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002370:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002374:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002378:	4688      	mov	r8, r1
 800237a:	4691      	mov	r9, r2
 800237c:	eb18 0005 	adds.w	r0, r8, r5
 8002380:	eb49 0106 	adc.w	r1, r9, r6
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	461d      	mov	r5, r3
 800238a:	f04f 0600 	mov.w	r6, #0
 800238e:	196b      	adds	r3, r5, r5
 8002390:	eb46 0406 	adc.w	r4, r6, r6
 8002394:	461a      	mov	r2, r3
 8002396:	4623      	mov	r3, r4
 8002398:	f7fd ff7a 	bl	8000290 <__aeabi_uldivmod>
 800239c:	4603      	mov	r3, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	461a      	mov	r2, r3
 80023a2:	4b47      	ldr	r3, [pc, #284]	; (80024c0 <UART_SetConfig+0x384>)
 80023a4:	fba3 2302 	umull	r2, r3, r3, r2
 80023a8:	095b      	lsrs	r3, r3, #5
 80023aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	461d      	mov	r5, r3
 80023b2:	f04f 0600 	mov.w	r6, #0
 80023b6:	46a9      	mov	r9, r5
 80023b8:	46b2      	mov	sl, r6
 80023ba:	eb19 0309 	adds.w	r3, r9, r9
 80023be:	eb4a 040a 	adc.w	r4, sl, sl
 80023c2:	4699      	mov	r9, r3
 80023c4:	46a2      	mov	sl, r4
 80023c6:	eb19 0905 	adds.w	r9, r9, r5
 80023ca:	eb4a 0a06 	adc.w	sl, sl, r6
 80023ce:	f04f 0100 	mov.w	r1, #0
 80023d2:	f04f 0200 	mov.w	r2, #0
 80023d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80023de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80023e2:	4689      	mov	r9, r1
 80023e4:	4692      	mov	sl, r2
 80023e6:	eb19 0005 	adds.w	r0, r9, r5
 80023ea:	eb4a 0106 	adc.w	r1, sl, r6
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	685b      	ldr	r3, [r3, #4]
 80023f2:	461d      	mov	r5, r3
 80023f4:	f04f 0600 	mov.w	r6, #0
 80023f8:	196b      	adds	r3, r5, r5
 80023fa:	eb46 0406 	adc.w	r4, r6, r6
 80023fe:	461a      	mov	r2, r3
 8002400:	4623      	mov	r3, r4
 8002402:	f7fd ff45 	bl	8000290 <__aeabi_uldivmod>
 8002406:	4603      	mov	r3, r0
 8002408:	460c      	mov	r4, r1
 800240a:	461a      	mov	r2, r3
 800240c:	4b2c      	ldr	r3, [pc, #176]	; (80024c0 <UART_SetConfig+0x384>)
 800240e:	fba3 1302 	umull	r1, r3, r3, r2
 8002412:	095b      	lsrs	r3, r3, #5
 8002414:	2164      	movs	r1, #100	; 0x64
 8002416:	fb01 f303 	mul.w	r3, r1, r3
 800241a:	1ad3      	subs	r3, r2, r3
 800241c:	00db      	lsls	r3, r3, #3
 800241e:	3332      	adds	r3, #50	; 0x32
 8002420:	4a27      	ldr	r2, [pc, #156]	; (80024c0 <UART_SetConfig+0x384>)
 8002422:	fba2 2303 	umull	r2, r3, r2, r3
 8002426:	095b      	lsrs	r3, r3, #5
 8002428:	005b      	lsls	r3, r3, #1
 800242a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800242e:	4498      	add	r8, r3
 8002430:	68bb      	ldr	r3, [r7, #8]
 8002432:	461d      	mov	r5, r3
 8002434:	f04f 0600 	mov.w	r6, #0
 8002438:	46a9      	mov	r9, r5
 800243a:	46b2      	mov	sl, r6
 800243c:	eb19 0309 	adds.w	r3, r9, r9
 8002440:	eb4a 040a 	adc.w	r4, sl, sl
 8002444:	4699      	mov	r9, r3
 8002446:	46a2      	mov	sl, r4
 8002448:	eb19 0905 	adds.w	r9, r9, r5
 800244c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002450:	f04f 0100 	mov.w	r1, #0
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800245c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002460:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002464:	4689      	mov	r9, r1
 8002466:	4692      	mov	sl, r2
 8002468:	eb19 0005 	adds.w	r0, r9, r5
 800246c:	eb4a 0106 	adc.w	r1, sl, r6
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	685b      	ldr	r3, [r3, #4]
 8002474:	461d      	mov	r5, r3
 8002476:	f04f 0600 	mov.w	r6, #0
 800247a:	196b      	adds	r3, r5, r5
 800247c:	eb46 0406 	adc.w	r4, r6, r6
 8002480:	461a      	mov	r2, r3
 8002482:	4623      	mov	r3, r4
 8002484:	f7fd ff04 	bl	8000290 <__aeabi_uldivmod>
 8002488:	4603      	mov	r3, r0
 800248a:	460c      	mov	r4, r1
 800248c:	461a      	mov	r2, r3
 800248e:	4b0c      	ldr	r3, [pc, #48]	; (80024c0 <UART_SetConfig+0x384>)
 8002490:	fba3 1302 	umull	r1, r3, r3, r2
 8002494:	095b      	lsrs	r3, r3, #5
 8002496:	2164      	movs	r1, #100	; 0x64
 8002498:	fb01 f303 	mul.w	r3, r1, r3
 800249c:	1ad3      	subs	r3, r2, r3
 800249e:	00db      	lsls	r3, r3, #3
 80024a0:	3332      	adds	r3, #50	; 0x32
 80024a2:	4a07      	ldr	r2, [pc, #28]	; (80024c0 <UART_SetConfig+0x384>)
 80024a4:	fba2 2303 	umull	r2, r3, r2, r3
 80024a8:	095b      	lsrs	r3, r3, #5
 80024aa:	f003 0207 	and.w	r2, r3, #7
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	4442      	add	r2, r8
 80024b4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80024b6:	e1b2      	b.n	800281e <UART_SetConfig+0x6e2>
 80024b8:	40011000 	.word	0x40011000
 80024bc:	40011400 	.word	0x40011400
 80024c0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	4ad7      	ldr	r2, [pc, #860]	; (8002828 <UART_SetConfig+0x6ec>)
 80024ca:	4293      	cmp	r3, r2
 80024cc:	d005      	beq.n	80024da <UART_SetConfig+0x39e>
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	4ad6      	ldr	r2, [pc, #856]	; (800282c <UART_SetConfig+0x6f0>)
 80024d4:	4293      	cmp	r3, r2
 80024d6:	f040 80d1 	bne.w	800267c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80024da:	f7ff fa7d 	bl	80019d8 <HAL_RCC_GetPCLK2Freq>
 80024de:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80024e0:	68bb      	ldr	r3, [r7, #8]
 80024e2:	469a      	mov	sl, r3
 80024e4:	f04f 0b00 	mov.w	fp, #0
 80024e8:	46d0      	mov	r8, sl
 80024ea:	46d9      	mov	r9, fp
 80024ec:	eb18 0308 	adds.w	r3, r8, r8
 80024f0:	eb49 0409 	adc.w	r4, r9, r9
 80024f4:	4698      	mov	r8, r3
 80024f6:	46a1      	mov	r9, r4
 80024f8:	eb18 080a 	adds.w	r8, r8, sl
 80024fc:	eb49 090b 	adc.w	r9, r9, fp
 8002500:	f04f 0100 	mov.w	r1, #0
 8002504:	f04f 0200 	mov.w	r2, #0
 8002508:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800250c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002510:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002514:	4688      	mov	r8, r1
 8002516:	4691      	mov	r9, r2
 8002518:	eb1a 0508 	adds.w	r5, sl, r8
 800251c:	eb4b 0609 	adc.w	r6, fp, r9
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	4619      	mov	r1, r3
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	f04f 0300 	mov.w	r3, #0
 800252e:	f04f 0400 	mov.w	r4, #0
 8002532:	0094      	lsls	r4, r2, #2
 8002534:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002538:	008b      	lsls	r3, r1, #2
 800253a:	461a      	mov	r2, r3
 800253c:	4623      	mov	r3, r4
 800253e:	4628      	mov	r0, r5
 8002540:	4631      	mov	r1, r6
 8002542:	f7fd fea5 	bl	8000290 <__aeabi_uldivmod>
 8002546:	4603      	mov	r3, r0
 8002548:	460c      	mov	r4, r1
 800254a:	461a      	mov	r2, r3
 800254c:	4bb8      	ldr	r3, [pc, #736]	; (8002830 <UART_SetConfig+0x6f4>)
 800254e:	fba3 2302 	umull	r2, r3, r3, r2
 8002552:	095b      	lsrs	r3, r3, #5
 8002554:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002558:	68bb      	ldr	r3, [r7, #8]
 800255a:	469b      	mov	fp, r3
 800255c:	f04f 0c00 	mov.w	ip, #0
 8002560:	46d9      	mov	r9, fp
 8002562:	46e2      	mov	sl, ip
 8002564:	eb19 0309 	adds.w	r3, r9, r9
 8002568:	eb4a 040a 	adc.w	r4, sl, sl
 800256c:	4699      	mov	r9, r3
 800256e:	46a2      	mov	sl, r4
 8002570:	eb19 090b 	adds.w	r9, r9, fp
 8002574:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002578:	f04f 0100 	mov.w	r1, #0
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002584:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002588:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800258c:	4689      	mov	r9, r1
 800258e:	4692      	mov	sl, r2
 8002590:	eb1b 0509 	adds.w	r5, fp, r9
 8002594:	eb4c 060a 	adc.w	r6, ip, sl
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	4619      	mov	r1, r3
 800259e:	f04f 0200 	mov.w	r2, #0
 80025a2:	f04f 0300 	mov.w	r3, #0
 80025a6:	f04f 0400 	mov.w	r4, #0
 80025aa:	0094      	lsls	r4, r2, #2
 80025ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80025b0:	008b      	lsls	r3, r1, #2
 80025b2:	461a      	mov	r2, r3
 80025b4:	4623      	mov	r3, r4
 80025b6:	4628      	mov	r0, r5
 80025b8:	4631      	mov	r1, r6
 80025ba:	f7fd fe69 	bl	8000290 <__aeabi_uldivmod>
 80025be:	4603      	mov	r3, r0
 80025c0:	460c      	mov	r4, r1
 80025c2:	461a      	mov	r2, r3
 80025c4:	4b9a      	ldr	r3, [pc, #616]	; (8002830 <UART_SetConfig+0x6f4>)
 80025c6:	fba3 1302 	umull	r1, r3, r3, r2
 80025ca:	095b      	lsrs	r3, r3, #5
 80025cc:	2164      	movs	r1, #100	; 0x64
 80025ce:	fb01 f303 	mul.w	r3, r1, r3
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	3332      	adds	r3, #50	; 0x32
 80025d8:	4a95      	ldr	r2, [pc, #596]	; (8002830 <UART_SetConfig+0x6f4>)
 80025da:	fba2 2303 	umull	r2, r3, r2, r3
 80025de:	095b      	lsrs	r3, r3, #5
 80025e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80025e4:	4498      	add	r8, r3
 80025e6:	68bb      	ldr	r3, [r7, #8]
 80025e8:	469b      	mov	fp, r3
 80025ea:	f04f 0c00 	mov.w	ip, #0
 80025ee:	46d9      	mov	r9, fp
 80025f0:	46e2      	mov	sl, ip
 80025f2:	eb19 0309 	adds.w	r3, r9, r9
 80025f6:	eb4a 040a 	adc.w	r4, sl, sl
 80025fa:	4699      	mov	r9, r3
 80025fc:	46a2      	mov	sl, r4
 80025fe:	eb19 090b 	adds.w	r9, r9, fp
 8002602:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002606:	f04f 0100 	mov.w	r1, #0
 800260a:	f04f 0200 	mov.w	r2, #0
 800260e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002612:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002616:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800261a:	4689      	mov	r9, r1
 800261c:	4692      	mov	sl, r2
 800261e:	eb1b 0509 	adds.w	r5, fp, r9
 8002622:	eb4c 060a 	adc.w	r6, ip, sl
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	685b      	ldr	r3, [r3, #4]
 800262a:	4619      	mov	r1, r3
 800262c:	f04f 0200 	mov.w	r2, #0
 8002630:	f04f 0300 	mov.w	r3, #0
 8002634:	f04f 0400 	mov.w	r4, #0
 8002638:	0094      	lsls	r4, r2, #2
 800263a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800263e:	008b      	lsls	r3, r1, #2
 8002640:	461a      	mov	r2, r3
 8002642:	4623      	mov	r3, r4
 8002644:	4628      	mov	r0, r5
 8002646:	4631      	mov	r1, r6
 8002648:	f7fd fe22 	bl	8000290 <__aeabi_uldivmod>
 800264c:	4603      	mov	r3, r0
 800264e:	460c      	mov	r4, r1
 8002650:	461a      	mov	r2, r3
 8002652:	4b77      	ldr	r3, [pc, #476]	; (8002830 <UART_SetConfig+0x6f4>)
 8002654:	fba3 1302 	umull	r1, r3, r3, r2
 8002658:	095b      	lsrs	r3, r3, #5
 800265a:	2164      	movs	r1, #100	; 0x64
 800265c:	fb01 f303 	mul.w	r3, r1, r3
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	011b      	lsls	r3, r3, #4
 8002664:	3332      	adds	r3, #50	; 0x32
 8002666:	4a72      	ldr	r2, [pc, #456]	; (8002830 <UART_SetConfig+0x6f4>)
 8002668:	fba2 2303 	umull	r2, r3, r2, r3
 800266c:	095b      	lsrs	r3, r3, #5
 800266e:	f003 020f 	and.w	r2, r3, #15
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	4442      	add	r2, r8
 8002678:	609a      	str	r2, [r3, #8]
 800267a:	e0d0      	b.n	800281e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800267c:	f7ff f998 	bl	80019b0 <HAL_RCC_GetPCLK1Freq>
 8002680:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	469a      	mov	sl, r3
 8002686:	f04f 0b00 	mov.w	fp, #0
 800268a:	46d0      	mov	r8, sl
 800268c:	46d9      	mov	r9, fp
 800268e:	eb18 0308 	adds.w	r3, r8, r8
 8002692:	eb49 0409 	adc.w	r4, r9, r9
 8002696:	4698      	mov	r8, r3
 8002698:	46a1      	mov	r9, r4
 800269a:	eb18 080a 	adds.w	r8, r8, sl
 800269e:	eb49 090b 	adc.w	r9, r9, fp
 80026a2:	f04f 0100 	mov.w	r1, #0
 80026a6:	f04f 0200 	mov.w	r2, #0
 80026aa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80026ae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80026b2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80026b6:	4688      	mov	r8, r1
 80026b8:	4691      	mov	r9, r2
 80026ba:	eb1a 0508 	adds.w	r5, sl, r8
 80026be:	eb4b 0609 	adc.w	r6, fp, r9
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	685b      	ldr	r3, [r3, #4]
 80026c6:	4619      	mov	r1, r3
 80026c8:	f04f 0200 	mov.w	r2, #0
 80026cc:	f04f 0300 	mov.w	r3, #0
 80026d0:	f04f 0400 	mov.w	r4, #0
 80026d4:	0094      	lsls	r4, r2, #2
 80026d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026da:	008b      	lsls	r3, r1, #2
 80026dc:	461a      	mov	r2, r3
 80026de:	4623      	mov	r3, r4
 80026e0:	4628      	mov	r0, r5
 80026e2:	4631      	mov	r1, r6
 80026e4:	f7fd fdd4 	bl	8000290 <__aeabi_uldivmod>
 80026e8:	4603      	mov	r3, r0
 80026ea:	460c      	mov	r4, r1
 80026ec:	461a      	mov	r2, r3
 80026ee:	4b50      	ldr	r3, [pc, #320]	; (8002830 <UART_SetConfig+0x6f4>)
 80026f0:	fba3 2302 	umull	r2, r3, r3, r2
 80026f4:	095b      	lsrs	r3, r3, #5
 80026f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80026fa:	68bb      	ldr	r3, [r7, #8]
 80026fc:	469b      	mov	fp, r3
 80026fe:	f04f 0c00 	mov.w	ip, #0
 8002702:	46d9      	mov	r9, fp
 8002704:	46e2      	mov	sl, ip
 8002706:	eb19 0309 	adds.w	r3, r9, r9
 800270a:	eb4a 040a 	adc.w	r4, sl, sl
 800270e:	4699      	mov	r9, r3
 8002710:	46a2      	mov	sl, r4
 8002712:	eb19 090b 	adds.w	r9, r9, fp
 8002716:	eb4a 0a0c 	adc.w	sl, sl, ip
 800271a:	f04f 0100 	mov.w	r1, #0
 800271e:	f04f 0200 	mov.w	r2, #0
 8002722:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002726:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800272a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800272e:	4689      	mov	r9, r1
 8002730:	4692      	mov	sl, r2
 8002732:	eb1b 0509 	adds.w	r5, fp, r9
 8002736:	eb4c 060a 	adc.w	r6, ip, sl
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	4619      	mov	r1, r3
 8002740:	f04f 0200 	mov.w	r2, #0
 8002744:	f04f 0300 	mov.w	r3, #0
 8002748:	f04f 0400 	mov.w	r4, #0
 800274c:	0094      	lsls	r4, r2, #2
 800274e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002752:	008b      	lsls	r3, r1, #2
 8002754:	461a      	mov	r2, r3
 8002756:	4623      	mov	r3, r4
 8002758:	4628      	mov	r0, r5
 800275a:	4631      	mov	r1, r6
 800275c:	f7fd fd98 	bl	8000290 <__aeabi_uldivmod>
 8002760:	4603      	mov	r3, r0
 8002762:	460c      	mov	r4, r1
 8002764:	461a      	mov	r2, r3
 8002766:	4b32      	ldr	r3, [pc, #200]	; (8002830 <UART_SetConfig+0x6f4>)
 8002768:	fba3 1302 	umull	r1, r3, r3, r2
 800276c:	095b      	lsrs	r3, r3, #5
 800276e:	2164      	movs	r1, #100	; 0x64
 8002770:	fb01 f303 	mul.w	r3, r1, r3
 8002774:	1ad3      	subs	r3, r2, r3
 8002776:	011b      	lsls	r3, r3, #4
 8002778:	3332      	adds	r3, #50	; 0x32
 800277a:	4a2d      	ldr	r2, [pc, #180]	; (8002830 <UART_SetConfig+0x6f4>)
 800277c:	fba2 2303 	umull	r2, r3, r2, r3
 8002780:	095b      	lsrs	r3, r3, #5
 8002782:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002786:	4498      	add	r8, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	469b      	mov	fp, r3
 800278c:	f04f 0c00 	mov.w	ip, #0
 8002790:	46d9      	mov	r9, fp
 8002792:	46e2      	mov	sl, ip
 8002794:	eb19 0309 	adds.w	r3, r9, r9
 8002798:	eb4a 040a 	adc.w	r4, sl, sl
 800279c:	4699      	mov	r9, r3
 800279e:	46a2      	mov	sl, r4
 80027a0:	eb19 090b 	adds.w	r9, r9, fp
 80027a4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80027a8:	f04f 0100 	mov.w	r1, #0
 80027ac:	f04f 0200 	mov.w	r2, #0
 80027b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80027b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80027bc:	4689      	mov	r9, r1
 80027be:	4692      	mov	sl, r2
 80027c0:	eb1b 0509 	adds.w	r5, fp, r9
 80027c4:	eb4c 060a 	adc.w	r6, ip, sl
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	4619      	mov	r1, r3
 80027ce:	f04f 0200 	mov.w	r2, #0
 80027d2:	f04f 0300 	mov.w	r3, #0
 80027d6:	f04f 0400 	mov.w	r4, #0
 80027da:	0094      	lsls	r4, r2, #2
 80027dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80027e0:	008b      	lsls	r3, r1, #2
 80027e2:	461a      	mov	r2, r3
 80027e4:	4623      	mov	r3, r4
 80027e6:	4628      	mov	r0, r5
 80027e8:	4631      	mov	r1, r6
 80027ea:	f7fd fd51 	bl	8000290 <__aeabi_uldivmod>
 80027ee:	4603      	mov	r3, r0
 80027f0:	460c      	mov	r4, r1
 80027f2:	461a      	mov	r2, r3
 80027f4:	4b0e      	ldr	r3, [pc, #56]	; (8002830 <UART_SetConfig+0x6f4>)
 80027f6:	fba3 1302 	umull	r1, r3, r3, r2
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	2164      	movs	r1, #100	; 0x64
 80027fe:	fb01 f303 	mul.w	r3, r1, r3
 8002802:	1ad3      	subs	r3, r2, r3
 8002804:	011b      	lsls	r3, r3, #4
 8002806:	3332      	adds	r3, #50	; 0x32
 8002808:	4a09      	ldr	r2, [pc, #36]	; (8002830 <UART_SetConfig+0x6f4>)
 800280a:	fba2 2303 	umull	r2, r3, r2, r3
 800280e:	095b      	lsrs	r3, r3, #5
 8002810:	f003 020f 	and.w	r2, r3, #15
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4442      	add	r2, r8
 800281a:	609a      	str	r2, [r3, #8]
}
 800281c:	e7ff      	b.n	800281e <UART_SetConfig+0x6e2>
 800281e:	bf00      	nop
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002828:	40011000 	.word	0x40011000
 800282c:	40011400 	.word	0x40011400
 8002830:	51eb851f 	.word	0x51eb851f

08002834 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	f103 0208 	add.w	r2, r3, #8
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800284c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	f103 0208 	add.w	r2, r3, #8
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f103 0208 	add.w	r2, r3, #8
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr

08002874 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002874:	b480      	push	{r7}
 8002876:	b083      	sub	sp, #12
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2200      	movs	r2, #0
 8002880:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002882:	bf00      	nop
 8002884:	370c      	adds	r7, #12
 8002886:	46bd      	mov	sp, r7
 8002888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288c:	4770      	bx	lr

0800288e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800288e:	b480      	push	{r7}
 8002890:	b085      	sub	sp, #20
 8002892:	af00      	add	r7, sp, #0
 8002894:	6078      	str	r0, [r7, #4]
 8002896:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800289e:	683b      	ldr	r3, [r7, #0]
 80028a0:	68fa      	ldr	r2, [r7, #12]
 80028a2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	689a      	ldr	r2, [r3, #8]
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	689b      	ldr	r3, [r3, #8]
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	683a      	ldr	r2, [r7, #0]
 80028b8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	1c5a      	adds	r2, r3, #1
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	601a      	str	r2, [r3, #0]
}
 80028ca:	bf00      	nop
 80028cc:	3714      	adds	r7, #20
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr

080028d6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80028d6:	b480      	push	{r7}
 80028d8:	b085      	sub	sp, #20
 80028da:	af00      	add	r7, sp, #0
 80028dc:	6078      	str	r0, [r7, #4]
 80028de:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80028e6:	68bb      	ldr	r3, [r7, #8]
 80028e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80028ec:	d103      	bne.n	80028f6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	691b      	ldr	r3, [r3, #16]
 80028f2:	60fb      	str	r3, [r7, #12]
 80028f4:	e00c      	b.n	8002910 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	3308      	adds	r3, #8
 80028fa:	60fb      	str	r3, [r7, #12]
 80028fc:	e002      	b.n	8002904 <vListInsert+0x2e>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	60fb      	str	r3, [r7, #12]
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	68ba      	ldr	r2, [r7, #8]
 800290c:	429a      	cmp	r2, r3
 800290e:	d2f6      	bcs.n	80028fe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	685a      	ldr	r2, [r3, #4]
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002918:	683b      	ldr	r3, [r7, #0]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	683a      	ldr	r2, [r7, #0]
 800291e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	683a      	ldr	r2, [r7, #0]
 800292a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800292c:	683b      	ldr	r3, [r7, #0]
 800292e:	687a      	ldr	r2, [r7, #4]
 8002930:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	1c5a      	adds	r2, r3, #1
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	601a      	str	r2, [r3, #0]
}
 800293c:	bf00      	nop
 800293e:	3714      	adds	r7, #20
 8002940:	46bd      	mov	sp, r7
 8002942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002946:	4770      	bx	lr

08002948 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002948:	b480      	push	{r7}
 800294a:	b085      	sub	sp, #20
 800294c:	af00      	add	r7, sp, #0
 800294e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	691b      	ldr	r3, [r3, #16]
 8002954:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	6892      	ldr	r2, [r2, #8]
 800295e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	689b      	ldr	r3, [r3, #8]
 8002964:	687a      	ldr	r2, [r7, #4]
 8002966:	6852      	ldr	r2, [r2, #4]
 8002968:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	687a      	ldr	r2, [r7, #4]
 8002970:	429a      	cmp	r2, r3
 8002972:	d103      	bne.n	800297c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	689a      	ldr	r2, [r3, #8]
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2200      	movs	r2, #0
 8002980:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	1e5a      	subs	r2, r3, #1
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	681b      	ldr	r3, [r3, #0]
}
 8002990:	4618      	mov	r0, r3
 8002992:	3714      	adds	r7, #20
 8002994:	46bd      	mov	sp, r7
 8002996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800299a:	4770      	bx	lr

0800299c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b084      	sub	sp, #16
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d109      	bne.n	80029c4 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80029b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80029b4:	f383 8811 	msr	BASEPRI, r3
 80029b8:	f3bf 8f6f 	isb	sy
 80029bc:	f3bf 8f4f 	dsb	sy
 80029c0:	60bb      	str	r3, [r7, #8]
 80029c2:	e7fe      	b.n	80029c2 <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 80029c4:	f001 ffca 	bl	800495c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029d0:	68f9      	ldr	r1, [r7, #12]
 80029d2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80029d4:	fb01 f303 	mul.w	r3, r1, r3
 80029d8:	441a      	add	r2, r3
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	2200      	movs	r2, #0
 80029e2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681a      	ldr	r2, [r3, #0]
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681a      	ldr	r2, [r3, #0]
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029f4:	3b01      	subs	r3, #1
 80029f6:	68f9      	ldr	r1, [r7, #12]
 80029f8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80029fa:	fb01 f303 	mul.w	r3, r1, r3
 80029fe:	441a      	add	r2, r3
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	22ff      	movs	r2, #255	; 0xff
 8002a08:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	22ff      	movs	r2, #255	; 0xff
 8002a10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d114      	bne.n	8002a44 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	691b      	ldr	r3, [r3, #16]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d01a      	beq.n	8002a58 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	3310      	adds	r3, #16
 8002a26:	4618      	mov	r0, r3
 8002a28:	f000 fffc 	bl	8003a24 <xTaskRemoveFromEventList>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d012      	beq.n	8002a58 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002a32:	4b0d      	ldr	r3, [pc, #52]	; (8002a68 <xQueueGenericReset+0xcc>)
 8002a34:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002a38:	601a      	str	r2, [r3, #0]
 8002a3a:	f3bf 8f4f 	dsb	sy
 8002a3e:	f3bf 8f6f 	isb	sy
 8002a42:	e009      	b.n	8002a58 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3310      	adds	r3, #16
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7ff fef3 	bl	8002834 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	3324      	adds	r3, #36	; 0x24
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff feee 	bl	8002834 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002a58:	f001 ffae 	bl	80049b8 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002a5c:	2301      	movs	r3, #1
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	3710      	adds	r7, #16
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}
 8002a66:	bf00      	nop
 8002a68:	e000ed04 	.word	0xe000ed04

08002a6c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08a      	sub	sp, #40	; 0x28
 8002a70:	af02      	add	r7, sp, #8
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	4613      	mov	r3, r2
 8002a78:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d109      	bne.n	8002a94 <xQueueGenericCreate+0x28>
 8002a80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002a84:	f383 8811 	msr	BASEPRI, r3
 8002a88:	f3bf 8f6f 	isb	sy
 8002a8c:	f3bf 8f4f 	dsb	sy
 8002a90:	613b      	str	r3, [r7, #16]
 8002a92:	e7fe      	b.n	8002a92 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8002a94:	68bb      	ldr	r3, [r7, #8]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d102      	bne.n	8002aa0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61fb      	str	r3, [r7, #28]
 8002a9e:	e004      	b.n	8002aaa <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	fb02 f303 	mul.w	r3, r2, r3
 8002aa8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8002aaa:	69fb      	ldr	r3, [r7, #28]
 8002aac:	3350      	adds	r3, #80	; 0x50
 8002aae:	4618      	mov	r0, r3
 8002ab0:	f002 f86e 	bl	8004b90 <pvPortMalloc>
 8002ab4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8002ab6:	69bb      	ldr	r3, [r7, #24]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d00d      	beq.n	8002ad8 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8002abc:	69bb      	ldr	r3, [r7, #24]
 8002abe:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ac0:	697b      	ldr	r3, [r7, #20]
 8002ac2:	3350      	adds	r3, #80	; 0x50
 8002ac4:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002ac6:	79fa      	ldrb	r2, [r7, #7]
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	4613      	mov	r3, r2
 8002ace:	697a      	ldr	r2, [r7, #20]
 8002ad0:	68b9      	ldr	r1, [r7, #8]
 8002ad2:	68f8      	ldr	r0, [r7, #12]
 8002ad4:	f000 f805 	bl	8002ae2 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002ad8:	69bb      	ldr	r3, [r7, #24]
	}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3720      	adds	r7, #32
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b084      	sub	sp, #16
 8002ae6:	af00      	add	r7, sp, #0
 8002ae8:	60f8      	str	r0, [r7, #12]
 8002aea:	60b9      	str	r1, [r7, #8]
 8002aec:	607a      	str	r2, [r7, #4]
 8002aee:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002af0:	68bb      	ldr	r3, [r7, #8]
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d103      	bne.n	8002afe <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002af6:	69bb      	ldr	r3, [r7, #24]
 8002af8:	69ba      	ldr	r2, [r7, #24]
 8002afa:	601a      	str	r2, [r3, #0]
 8002afc:	e002      	b.n	8002b04 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	687a      	ldr	r2, [r7, #4]
 8002b02:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	68fa      	ldr	r2, [r7, #12]
 8002b08:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	68ba      	ldr	r2, [r7, #8]
 8002b0e:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002b10:	2101      	movs	r1, #1
 8002b12:	69b8      	ldr	r0, [r7, #24]
 8002b14:	f7ff ff42 	bl	800299c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002b18:	69bb      	ldr	r3, [r7, #24]
 8002b1a:	78fa      	ldrb	r2, [r7, #3]
 8002b1c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002b20:	bf00      	nop
 8002b22:	3710      	adds	r7, #16
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bd80      	pop	{r7, pc}

08002b28 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b08e      	sub	sp, #56	; 0x38
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
 8002b34:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002b36:	2300      	movs	r3, #0
 8002b38:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002b3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d109      	bne.n	8002b58 <xQueueGenericSend+0x30>
 8002b44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b48:	f383 8811 	msr	BASEPRI, r3
 8002b4c:	f3bf 8f6f 	isb	sy
 8002b50:	f3bf 8f4f 	dsb	sy
 8002b54:	62bb      	str	r3, [r7, #40]	; 0x28
 8002b56:	e7fe      	b.n	8002b56 <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002b58:	68bb      	ldr	r3, [r7, #8]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d103      	bne.n	8002b66 <xQueueGenericSend+0x3e>
 8002b5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d101      	bne.n	8002b6a <xQueueGenericSend+0x42>
 8002b66:	2301      	movs	r3, #1
 8002b68:	e000      	b.n	8002b6c <xQueueGenericSend+0x44>
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d109      	bne.n	8002b84 <xQueueGenericSend+0x5c>
 8002b70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b74:	f383 8811 	msr	BASEPRI, r3
 8002b78:	f3bf 8f6f 	isb	sy
 8002b7c:	f3bf 8f4f 	dsb	sy
 8002b80:	627b      	str	r3, [r7, #36]	; 0x24
 8002b82:	e7fe      	b.n	8002b82 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	2b02      	cmp	r3, #2
 8002b88:	d103      	bne.n	8002b92 <xQueueGenericSend+0x6a>
 8002b8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002b8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b8e:	2b01      	cmp	r3, #1
 8002b90:	d101      	bne.n	8002b96 <xQueueGenericSend+0x6e>
 8002b92:	2301      	movs	r3, #1
 8002b94:	e000      	b.n	8002b98 <xQueueGenericSend+0x70>
 8002b96:	2300      	movs	r3, #0
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d109      	bne.n	8002bb0 <xQueueGenericSend+0x88>
 8002b9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ba0:	f383 8811 	msr	BASEPRI, r3
 8002ba4:	f3bf 8f6f 	isb	sy
 8002ba8:	f3bf 8f4f 	dsb	sy
 8002bac:	623b      	str	r3, [r7, #32]
 8002bae:	e7fe      	b.n	8002bae <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002bb0:	f001 f8d0 	bl	8003d54 <xTaskGetSchedulerState>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d102      	bne.n	8002bc0 <xQueueGenericSend+0x98>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <xQueueGenericSend+0x9c>
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e000      	b.n	8002bc6 <xQueueGenericSend+0x9e>
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d109      	bne.n	8002bde <xQueueGenericSend+0xb6>
 8002bca:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bce:	f383 8811 	msr	BASEPRI, r3
 8002bd2:	f3bf 8f6f 	isb	sy
 8002bd6:	f3bf 8f4f 	dsb	sy
 8002bda:	61fb      	str	r3, [r7, #28]
 8002bdc:	e7fe      	b.n	8002bdc <xQueueGenericSend+0xb4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002bde:	f001 febd 	bl	800495c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002be2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002be8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bea:	429a      	cmp	r2, r3
 8002bec:	d302      	bcc.n	8002bf4 <xQueueGenericSend+0xcc>
 8002bee:	683b      	ldr	r3, [r7, #0]
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d129      	bne.n	8002c48 <xQueueGenericSend+0x120>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002bf4:	683a      	ldr	r2, [r7, #0]
 8002bf6:	68b9      	ldr	r1, [r7, #8]
 8002bf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002bfa:	f000 f9ff 	bl	8002ffc <prvCopyDataToQueue>
 8002bfe:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d010      	beq.n	8002c2a <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002c08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c0a:	3324      	adds	r3, #36	; 0x24
 8002c0c:	4618      	mov	r0, r3
 8002c0e:	f000 ff09 	bl	8003a24 <xTaskRemoveFromEventList>
 8002c12:	4603      	mov	r3, r0
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d013      	beq.n	8002c40 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002c18:	4b3f      	ldr	r3, [pc, #252]	; (8002d18 <xQueueGenericSend+0x1f0>)
 8002c1a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c1e:	601a      	str	r2, [r3, #0]
 8002c20:	f3bf 8f4f 	dsb	sy
 8002c24:	f3bf 8f6f 	isb	sy
 8002c28:	e00a      	b.n	8002c40 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d007      	beq.n	8002c40 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002c30:	4b39      	ldr	r3, [pc, #228]	; (8002d18 <xQueueGenericSend+0x1f0>)
 8002c32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002c36:	601a      	str	r2, [r3, #0]
 8002c38:	f3bf 8f4f 	dsb	sy
 8002c3c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002c40:	f001 feba 	bl	80049b8 <vPortExitCritical>
				return pdPASS;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e063      	b.n	8002d10 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d103      	bne.n	8002c56 <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002c4e:	f001 feb3 	bl	80049b8 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002c52:	2300      	movs	r3, #0
 8002c54:	e05c      	b.n	8002d10 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002c56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d106      	bne.n	8002c6a <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002c5c:	f107 0314 	add.w	r3, r7, #20
 8002c60:	4618      	mov	r0, r3
 8002c62:	f000 ff41 	bl	8003ae8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002c66:	2301      	movs	r3, #1
 8002c68:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002c6a:	f001 fea5 	bl	80049b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002c6e:	f000 fcbf 	bl	80035f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002c72:	f001 fe73 	bl	800495c <vPortEnterCritical>
 8002c76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c78:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002c7c:	b25b      	sxtb	r3, r3
 8002c7e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c82:	d103      	bne.n	8002c8c <xQueueGenericSend+0x164>
 8002c84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c86:	2200      	movs	r2, #0
 8002c88:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002c8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c8e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002c92:	b25b      	sxtb	r3, r3
 8002c94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002c98:	d103      	bne.n	8002ca2 <xQueueGenericSend+0x17a>
 8002c9a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002ca2:	f001 fe89 	bl	80049b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002ca6:	1d3a      	adds	r2, r7, #4
 8002ca8:	f107 0314 	add.w	r3, r7, #20
 8002cac:	4611      	mov	r1, r2
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f000 ff30 	bl	8003b14 <xTaskCheckForTimeOut>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	2b00      	cmp	r3, #0
 8002cb8:	d124      	bne.n	8002d04 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002cba:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cbc:	f000 fa96 	bl	80031ec <prvIsQueueFull>
 8002cc0:	4603      	mov	r3, r0
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d018      	beq.n	8002cf8 <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002cc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc8:	3310      	adds	r3, #16
 8002cca:	687a      	ldr	r2, [r7, #4]
 8002ccc:	4611      	mov	r1, r2
 8002cce:	4618      	mov	r0, r3
 8002cd0:	f000 fe5a 	bl	8003988 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8002cd4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cd6:	f000 fa21 	bl	800311c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8002cda:	f000 fc97 	bl	800360c <xTaskResumeAll>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	2b00      	cmp	r3, #0
 8002ce2:	f47f af7c 	bne.w	8002bde <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 8002ce6:	4b0c      	ldr	r3, [pc, #48]	; (8002d18 <xQueueGenericSend+0x1f0>)
 8002ce8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cec:	601a      	str	r2, [r3, #0]
 8002cee:	f3bf 8f4f 	dsb	sy
 8002cf2:	f3bf 8f6f 	isb	sy
 8002cf6:	e772      	b.n	8002bde <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002cf8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002cfa:	f000 fa0f 	bl	800311c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002cfe:	f000 fc85 	bl	800360c <xTaskResumeAll>
 8002d02:	e76c      	b.n	8002bde <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8002d04:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002d06:	f000 fa09 	bl	800311c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002d0a:	f000 fc7f 	bl	800360c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8002d0e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3738      	adds	r7, #56	; 0x38
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	e000ed04 	.word	0xe000ed04

08002d1c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b08e      	sub	sp, #56	; 0x38
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
 8002d28:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002d2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d109      	bne.n	8002d48 <xQueueGenericSendFromISR+0x2c>
 8002d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d38:	f383 8811 	msr	BASEPRI, r3
 8002d3c:	f3bf 8f6f 	isb	sy
 8002d40:	f3bf 8f4f 	dsb	sy
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24
 8002d46:	e7fe      	b.n	8002d46 <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002d48:	68bb      	ldr	r3, [r7, #8]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d103      	bne.n	8002d56 <xQueueGenericSendFromISR+0x3a>
 8002d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d101      	bne.n	8002d5a <xQueueGenericSendFromISR+0x3e>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e000      	b.n	8002d5c <xQueueGenericSendFromISR+0x40>
 8002d5a:	2300      	movs	r3, #0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d109      	bne.n	8002d74 <xQueueGenericSendFromISR+0x58>
 8002d60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d64:	f383 8811 	msr	BASEPRI, r3
 8002d68:	f3bf 8f6f 	isb	sy
 8002d6c:	f3bf 8f4f 	dsb	sy
 8002d70:	623b      	str	r3, [r7, #32]
 8002d72:	e7fe      	b.n	8002d72 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002d74:	683b      	ldr	r3, [r7, #0]
 8002d76:	2b02      	cmp	r3, #2
 8002d78:	d103      	bne.n	8002d82 <xQueueGenericSendFromISR+0x66>
 8002d7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d7e:	2b01      	cmp	r3, #1
 8002d80:	d101      	bne.n	8002d86 <xQueueGenericSendFromISR+0x6a>
 8002d82:	2301      	movs	r3, #1
 8002d84:	e000      	b.n	8002d88 <xQueueGenericSendFromISR+0x6c>
 8002d86:	2300      	movs	r3, #0
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d109      	bne.n	8002da0 <xQueueGenericSendFromISR+0x84>
 8002d8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d90:	f383 8811 	msr	BASEPRI, r3
 8002d94:	f3bf 8f6f 	isb	sy
 8002d98:	f3bf 8f4f 	dsb	sy
 8002d9c:	61fb      	str	r3, [r7, #28]
 8002d9e:	e7fe      	b.n	8002d9e <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002da0:	f001 feb8 	bl	8004b14 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8002da4:	f3ef 8211 	mrs	r2, BASEPRI
 8002da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dac:	f383 8811 	msr	BASEPRI, r3
 8002db0:	f3bf 8f6f 	isb	sy
 8002db4:	f3bf 8f4f 	dsb	sy
 8002db8:	61ba      	str	r2, [r7, #24]
 8002dba:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8002dbc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002dbe:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002dc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d302      	bcc.n	8002dd2 <xQueueGenericSendFromISR+0xb6>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d12c      	bne.n	8002e2c <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8002dd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dd4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002dd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002ddc:	683a      	ldr	r2, [r7, #0]
 8002dde:	68b9      	ldr	r1, [r7, #8]
 8002de0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002de2:	f000 f90b 	bl	8002ffc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8002de6:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8002dea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002dee:	d112      	bne.n	8002e16 <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002df0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002df2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d016      	beq.n	8002e26 <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002df8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dfa:	3324      	adds	r3, #36	; 0x24
 8002dfc:	4618      	mov	r0, r3
 8002dfe:	f000 fe11 	bl	8003a24 <xTaskRemoveFromEventList>
 8002e02:	4603      	mov	r3, r0
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d00e      	beq.n	8002e26 <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d00b      	beq.n	8002e26 <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	601a      	str	r2, [r3, #0]
 8002e14:	e007      	b.n	8002e26 <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002e16:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	b2db      	uxtb	r3, r3
 8002e1e:	b25a      	sxtb	r2, r3
 8002e20:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8002e26:	2301      	movs	r3, #1
 8002e28:	637b      	str	r3, [r7, #52]	; 0x34
		{
 8002e2a:	e001      	b.n	8002e30 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8002e2c:	2300      	movs	r3, #0
 8002e2e:	637b      	str	r3, [r7, #52]	; 0x34
 8002e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e32:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8002e3a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	3738      	adds	r7, #56	; 0x38
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}

08002e44 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08c      	sub	sp, #48	; 0x30
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	60b9      	str	r1, [r7, #8]
 8002e4e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8002e50:	2300      	movs	r3, #0
 8002e52:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8002e58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d109      	bne.n	8002e72 <xQueueReceive+0x2e>
	__asm volatile
 8002e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e62:	f383 8811 	msr	BASEPRI, r3
 8002e66:	f3bf 8f6f 	isb	sy
 8002e6a:	f3bf 8f4f 	dsb	sy
 8002e6e:	623b      	str	r3, [r7, #32]
 8002e70:	e7fe      	b.n	8002e70 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e72:	68bb      	ldr	r3, [r7, #8]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d103      	bne.n	8002e80 <xQueueReceive+0x3c>
 8002e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d101      	bne.n	8002e84 <xQueueReceive+0x40>
 8002e80:	2301      	movs	r3, #1
 8002e82:	e000      	b.n	8002e86 <xQueueReceive+0x42>
 8002e84:	2300      	movs	r3, #0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d109      	bne.n	8002e9e <xQueueReceive+0x5a>
 8002e8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e8e:	f383 8811 	msr	BASEPRI, r3
 8002e92:	f3bf 8f6f 	isb	sy
 8002e96:	f3bf 8f4f 	dsb	sy
 8002e9a:	61fb      	str	r3, [r7, #28]
 8002e9c:	e7fe      	b.n	8002e9c <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002e9e:	f000 ff59 	bl	8003d54 <xTaskGetSchedulerState>
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d102      	bne.n	8002eae <xQueueReceive+0x6a>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d101      	bne.n	8002eb2 <xQueueReceive+0x6e>
 8002eae:	2301      	movs	r3, #1
 8002eb0:	e000      	b.n	8002eb4 <xQueueReceive+0x70>
 8002eb2:	2300      	movs	r3, #0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d109      	bne.n	8002ecc <xQueueReceive+0x88>
 8002eb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ebc:	f383 8811 	msr	BASEPRI, r3
 8002ec0:	f3bf 8f6f 	isb	sy
 8002ec4:	f3bf 8f4f 	dsb	sy
 8002ec8:	61bb      	str	r3, [r7, #24]
 8002eca:	e7fe      	b.n	8002eca <xQueueReceive+0x86>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002ecc:	f001 fd46 	bl	800495c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8002ed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ed4:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8002ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d01f      	beq.n	8002f1c <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8002edc:	68b9      	ldr	r1, [r7, #8]
 8002ede:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002ee0:	f000 f8f6 	bl	80030d0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8002ee4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee6:	1e5a      	subs	r2, r3, #1
 8002ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eea:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002eec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002eee:	691b      	ldr	r3, [r3, #16]
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d00f      	beq.n	8002f14 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002ef4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ef6:	3310      	adds	r3, #16
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f000 fd93 	bl	8003a24 <xTaskRemoveFromEventList>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d007      	beq.n	8002f14 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8002f04:	4b3c      	ldr	r3, [pc, #240]	; (8002ff8 <xQueueReceive+0x1b4>)
 8002f06:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f0a:	601a      	str	r2, [r3, #0]
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8002f14:	f001 fd50 	bl	80049b8 <vPortExitCritical>
				return pdPASS;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e069      	b.n	8002ff0 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d103      	bne.n	8002f2a <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f22:	f001 fd49 	bl	80049b8 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8002f26:	2300      	movs	r3, #0
 8002f28:	e062      	b.n	8002ff0 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f2c:	2b00      	cmp	r3, #0
 8002f2e:	d106      	bne.n	8002f3e <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f30:	f107 0310 	add.w	r3, r7, #16
 8002f34:	4618      	mov	r0, r3
 8002f36:	f000 fdd7 	bl	8003ae8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f3a:	2301      	movs	r3, #1
 8002f3c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002f3e:	f001 fd3b 	bl	80049b8 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002f42:	f000 fb55 	bl	80035f0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002f46:	f001 fd09 	bl	800495c <vPortEnterCritical>
 8002f4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f4c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002f50:	b25b      	sxtb	r3, r3
 8002f52:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f56:	d103      	bne.n	8002f60 <xQueueReceive+0x11c>
 8002f58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002f60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f62:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002f66:	b25b      	sxtb	r3, r3
 8002f68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002f6c:	d103      	bne.n	8002f76 <xQueueReceive+0x132>
 8002f6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f70:	2200      	movs	r2, #0
 8002f72:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002f76:	f001 fd1f 	bl	80049b8 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002f7a:	1d3a      	adds	r2, r7, #4
 8002f7c:	f107 0310 	add.w	r3, r7, #16
 8002f80:	4611      	mov	r1, r2
 8002f82:	4618      	mov	r0, r3
 8002f84:	f000 fdc6 	bl	8003b14 <xTaskCheckForTimeOut>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d123      	bne.n	8002fd6 <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002f8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002f90:	f000 f916 	bl	80031c0 <prvIsQueueEmpty>
 8002f94:	4603      	mov	r3, r0
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d017      	beq.n	8002fca <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002f9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f9c:	3324      	adds	r3, #36	; 0x24
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	4611      	mov	r1, r2
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	f000 fcf0 	bl	8003988 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002fa8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002faa:	f000 f8b7 	bl	800311c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8002fae:	f000 fb2d 	bl	800360c <xTaskResumeAll>
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d189      	bne.n	8002ecc <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 8002fb8:	4b0f      	ldr	r3, [pc, #60]	; (8002ff8 <xQueueReceive+0x1b4>)
 8002fba:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002fbe:	601a      	str	r2, [r3, #0]
 8002fc0:	f3bf 8f4f 	dsb	sy
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	e780      	b.n	8002ecc <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8002fca:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fcc:	f000 f8a6 	bl	800311c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8002fd0:	f000 fb1c 	bl	800360c <xTaskResumeAll>
 8002fd4:	e77a      	b.n	8002ecc <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8002fd6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fd8:	f000 f8a0 	bl	800311c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8002fdc:	f000 fb16 	bl	800360c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8002fe0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002fe2:	f000 f8ed 	bl	80031c0 <prvIsQueueEmpty>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f43f af6f 	beq.w	8002ecc <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8002fee:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3730      	adds	r7, #48	; 0x30
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	e000ed04 	.word	0xe000ed04

08002ffc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b086      	sub	sp, #24
 8003000:	af00      	add	r7, sp, #0
 8003002:	60f8      	str	r0, [r7, #12]
 8003004:	60b9      	str	r1, [r7, #8]
 8003006:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003008:	2300      	movs	r3, #0
 800300a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003010:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003016:	2b00      	cmp	r3, #0
 8003018:	d10d      	bne.n	8003036 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d14d      	bne.n	80030be <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	4618      	mov	r0, r3
 8003028:	f000 feb2 	bl	8003d90 <xTaskPriorityDisinherit>
 800302c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800302e:	68fb      	ldr	r3, [r7, #12]
 8003030:	2200      	movs	r2, #0
 8003032:	609a      	str	r2, [r3, #8]
 8003034:	e043      	b.n	80030be <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	2b00      	cmp	r3, #0
 800303a:	d119      	bne.n	8003070 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	6858      	ldr	r0, [r3, #4]
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003044:	461a      	mov	r2, r3
 8003046:	68b9      	ldr	r1, [r7, #8]
 8003048:	f001 ffa2 	bl	8004f90 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003054:	441a      	add	r2, r3
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	685a      	ldr	r2, [r3, #4]
 800305e:	68fb      	ldr	r3, [r7, #12]
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	429a      	cmp	r2, r3
 8003064:	d32b      	bcc.n	80030be <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	605a      	str	r2, [r3, #4]
 800306e:	e026      	b.n	80030be <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003070:	68fb      	ldr	r3, [r7, #12]
 8003072:	68d8      	ldr	r0, [r3, #12]
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003078:	461a      	mov	r2, r3
 800307a:	68b9      	ldr	r1, [r7, #8]
 800307c:	f001 ff88 	bl	8004f90 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	68da      	ldr	r2, [r3, #12]
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003088:	425b      	negs	r3, r3
 800308a:	441a      	add	r2, r3
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003090:	68fb      	ldr	r3, [r7, #12]
 8003092:	68da      	ldr	r2, [r3, #12]
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	429a      	cmp	r2, r3
 800309a:	d207      	bcs.n	80030ac <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	689a      	ldr	r2, [r3, #8]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030a4:	425b      	negs	r3, r3
 80030a6:	441a      	add	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2b02      	cmp	r3, #2
 80030b0:	d105      	bne.n	80030be <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d002      	beq.n	80030be <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80030b8:	693b      	ldr	r3, [r7, #16]
 80030ba:	3b01      	subs	r3, #1
 80030bc:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80030be:	693b      	ldr	r3, [r7, #16]
 80030c0:	1c5a      	adds	r2, r3, #1
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80030c6:	697b      	ldr	r3, [r7, #20]
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3718      	adds	r7, #24
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
 80030d8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d018      	beq.n	8003114 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	68da      	ldr	r2, [r3, #12]
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ea:	441a      	add	r2, r3
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	68da      	ldr	r2, [r3, #12]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d303      	bcc.n	8003104 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	68d9      	ldr	r1, [r3, #12]
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310c:	461a      	mov	r2, r3
 800310e:	6838      	ldr	r0, [r7, #0]
 8003110:	f001 ff3e 	bl	8004f90 <memcpy>
	}
}
 8003114:	bf00      	nop
 8003116:	3708      	adds	r7, #8
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b084      	sub	sp, #16
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003124:	f001 fc1a 	bl	800495c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800312e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003130:	e011      	b.n	8003156 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003136:	2b00      	cmp	r3, #0
 8003138:	d012      	beq.n	8003160 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	3324      	adds	r3, #36	; 0x24
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fc70 	bl	8003a24 <xTaskRemoveFromEventList>
 8003144:	4603      	mov	r3, r0
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800314a:	f000 fd43 	bl	8003bd4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800314e:	7bfb      	ldrb	r3, [r7, #15]
 8003150:	3b01      	subs	r3, #1
 8003152:	b2db      	uxtb	r3, r3
 8003154:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800315a:	2b00      	cmp	r3, #0
 800315c:	dce9      	bgt.n	8003132 <prvUnlockQueue+0x16>
 800315e:	e000      	b.n	8003162 <prvUnlockQueue+0x46>
					break;
 8003160:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	22ff      	movs	r2, #255	; 0xff
 8003166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800316a:	f001 fc25 	bl	80049b8 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800316e:	f001 fbf5 	bl	800495c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003178:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800317a:	e011      	b.n	80031a0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d012      	beq.n	80031aa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3310      	adds	r3, #16
 8003188:	4618      	mov	r0, r3
 800318a:	f000 fc4b 	bl	8003a24 <xTaskRemoveFromEventList>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d001      	beq.n	8003198 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003194:	f000 fd1e 	bl	8003bd4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003198:	7bbb      	ldrb	r3, [r7, #14]
 800319a:	3b01      	subs	r3, #1
 800319c:	b2db      	uxtb	r3, r3
 800319e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80031a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	dce9      	bgt.n	800317c <prvUnlockQueue+0x60>
 80031a8:	e000      	b.n	80031ac <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80031aa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	22ff      	movs	r2, #255	; 0xff
 80031b0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80031b4:	f001 fc00 	bl	80049b8 <vPortExitCritical>
}
 80031b8:	bf00      	nop
 80031ba:	3710      	adds	r7, #16
 80031bc:	46bd      	mov	sp, r7
 80031be:	bd80      	pop	{r7, pc}

080031c0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b084      	sub	sp, #16
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80031c8:	f001 fbc8 	bl	800495c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d102      	bne.n	80031da <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80031d4:	2301      	movs	r3, #1
 80031d6:	60fb      	str	r3, [r7, #12]
 80031d8:	e001      	b.n	80031de <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80031da:	2300      	movs	r3, #0
 80031dc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80031de:	f001 fbeb 	bl	80049b8 <vPortExitCritical>

	return xReturn;
 80031e2:	68fb      	ldr	r3, [r7, #12]
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	3710      	adds	r7, #16
 80031e8:	46bd      	mov	sp, r7
 80031ea:	bd80      	pop	{r7, pc}

080031ec <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b084      	sub	sp, #16
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80031f4:	f001 fbb2 	bl	800495c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003200:	429a      	cmp	r2, r3
 8003202:	d102      	bne.n	800320a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003204:	2301      	movs	r3, #1
 8003206:	60fb      	str	r3, [r7, #12]
 8003208:	e001      	b.n	800320e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800320a:	2300      	movs	r3, #0
 800320c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800320e:	f001 fbd3 	bl	80049b8 <vPortExitCritical>

	return xReturn;
 8003212:	68fb      	ldr	r3, [r7, #12]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3710      	adds	r7, #16
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}

0800321c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800321c:	b480      	push	{r7}
 800321e:	b085      	sub	sp, #20
 8003220:	af00      	add	r7, sp, #0
 8003222:	6078      	str	r0, [r7, #4]
 8003224:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003226:	2300      	movs	r3, #0
 8003228:	60fb      	str	r3, [r7, #12]
 800322a:	e014      	b.n	8003256 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800322c:	4a0e      	ldr	r2, [pc, #56]	; (8003268 <vQueueAddToRegistry+0x4c>)
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003234:	2b00      	cmp	r3, #0
 8003236:	d10b      	bne.n	8003250 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003238:	490b      	ldr	r1, [pc, #44]	; (8003268 <vQueueAddToRegistry+0x4c>)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003242:	4a09      	ldr	r2, [pc, #36]	; (8003268 <vQueueAddToRegistry+0x4c>)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	00db      	lsls	r3, r3, #3
 8003248:	4413      	add	r3, r2
 800324a:	687a      	ldr	r2, [r7, #4]
 800324c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800324e:	e005      	b.n	800325c <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	3301      	adds	r3, #1
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	2b07      	cmp	r3, #7
 800325a:	d9e7      	bls.n	800322c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800325c:	bf00      	nop
 800325e:	3714      	adds	r7, #20
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	20012ec0 	.word	0x20012ec0

0800326c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800326c:	b580      	push	{r7, lr}
 800326e:	b086      	sub	sp, #24
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800327c:	f001 fb6e 	bl	800495c <vPortEnterCritical>
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003286:	b25b      	sxtb	r3, r3
 8003288:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800328c:	d103      	bne.n	8003296 <vQueueWaitForMessageRestricted+0x2a>
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	2200      	movs	r2, #0
 8003292:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800329c:	b25b      	sxtb	r3, r3
 800329e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80032a2:	d103      	bne.n	80032ac <vQueueWaitForMessageRestricted+0x40>
 80032a4:	697b      	ldr	r3, [r7, #20]
 80032a6:	2200      	movs	r2, #0
 80032a8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032ac:	f001 fb84 	bl	80049b8 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80032b0:	697b      	ldr	r3, [r7, #20]
 80032b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d106      	bne.n	80032c6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80032b8:	697b      	ldr	r3, [r7, #20]
 80032ba:	3324      	adds	r3, #36	; 0x24
 80032bc:	687a      	ldr	r2, [r7, #4]
 80032be:	68b9      	ldr	r1, [r7, #8]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f000 fb85 	bl	80039d0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80032c6:	6978      	ldr	r0, [r7, #20]
 80032c8:	f7ff ff28 	bl	800311c <prvUnlockQueue>
	}
 80032cc:	bf00      	nop
 80032ce:	3718      	adds	r7, #24
 80032d0:	46bd      	mov	sp, r7
 80032d2:	bd80      	pop	{r7, pc}

080032d4 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80032d4:	b580      	push	{r7, lr}
 80032d6:	b08c      	sub	sp, #48	; 0x30
 80032d8:	af04      	add	r7, sp, #16
 80032da:	60f8      	str	r0, [r7, #12]
 80032dc:	60b9      	str	r1, [r7, #8]
 80032de:	603b      	str	r3, [r7, #0]
 80032e0:	4613      	mov	r3, r2
 80032e2:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80032e4:	88fb      	ldrh	r3, [r7, #6]
 80032e6:	009b      	lsls	r3, r3, #2
 80032e8:	4618      	mov	r0, r3
 80032ea:	f001 fc51 	bl	8004b90 <pvPortMalloc>
 80032ee:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00e      	beq.n	8003314 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80032f6:	2058      	movs	r0, #88	; 0x58
 80032f8:	f001 fc4a 	bl	8004b90 <pvPortMalloc>
 80032fc:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80032fe:	69fb      	ldr	r3, [r7, #28]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d003      	beq.n	800330c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003304:	69fb      	ldr	r3, [r7, #28]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	631a      	str	r2, [r3, #48]	; 0x30
 800330a:	e005      	b.n	8003318 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800330c:	6978      	ldr	r0, [r7, #20]
 800330e:	f001 fd01 	bl	8004d14 <vPortFree>
 8003312:	e001      	b.n	8003318 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003314:	2300      	movs	r3, #0
 8003316:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003318:	69fb      	ldr	r3, [r7, #28]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d013      	beq.n	8003346 <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800331e:	88fa      	ldrh	r2, [r7, #6]
 8003320:	2300      	movs	r3, #0
 8003322:	9303      	str	r3, [sp, #12]
 8003324:	69fb      	ldr	r3, [r7, #28]
 8003326:	9302      	str	r3, [sp, #8]
 8003328:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800332a:	9301      	str	r3, [sp, #4]
 800332c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800332e:	9300      	str	r3, [sp, #0]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	68b9      	ldr	r1, [r7, #8]
 8003334:	68f8      	ldr	r0, [r7, #12]
 8003336:	f000 f80e 	bl	8003356 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800333a:	69f8      	ldr	r0, [r7, #28]
 800333c:	f000 f89e 	bl	800347c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003340:	2301      	movs	r3, #1
 8003342:	61bb      	str	r3, [r7, #24]
 8003344:	e002      	b.n	800334c <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8003346:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800334a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800334c:	69bb      	ldr	r3, [r7, #24]
	}
 800334e:	4618      	mov	r0, r3
 8003350:	3720      	adds	r7, #32
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}

08003356 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8003356:	b580      	push	{r7, lr}
 8003358:	b088      	sub	sp, #32
 800335a:	af00      	add	r7, sp, #0
 800335c:	60f8      	str	r0, [r7, #12]
 800335e:	60b9      	str	r1, [r7, #8]
 8003360:	607a      	str	r2, [r7, #4]
 8003362:	603b      	str	r3, [r7, #0]
			xRunPrivileged = pdFALSE;
		}
		uxPriority &= ~portPRIVILEGE_BIT;
	#endif /* portUSING_MPU_WRAPPERS == 1 */

	configASSERT( pcName );
 8003364:	68bb      	ldr	r3, [r7, #8]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d109      	bne.n	800337e <prvInitialiseNewTask+0x28>
 800336a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800336e:	f383 8811 	msr	BASEPRI, r3
 8003372:	f3bf 8f6f 	isb	sy
 8003376:	f3bf 8f4f 	dsb	sy
 800337a:	617b      	str	r3, [r7, #20]
 800337c:	e7fe      	b.n	800337c <prvInitialiseNewTask+0x26>

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800337e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003380:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	461a      	mov	r2, r3
 8003388:	21a5      	movs	r1, #165	; 0xa5
 800338a:	f001 fe0c 	bl	8004fa6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800338e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003390:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003398:	3b01      	subs	r3, #1
 800339a:	009b      	lsls	r3, r3, #2
 800339c:	4413      	add	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80033a0:	69bb      	ldr	r3, [r7, #24]
 80033a2:	f023 0307 	bic.w	r3, r3, #7
 80033a6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	f003 0307 	and.w	r3, r3, #7
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d009      	beq.n	80033c6 <prvInitialiseNewTask+0x70>
 80033b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80033b6:	f383 8811 	msr	BASEPRI, r3
 80033ba:	f3bf 8f6f 	isb	sy
 80033be:	f3bf 8f4f 	dsb	sy
 80033c2:	613b      	str	r3, [r7, #16]
 80033c4:	e7fe      	b.n	80033c4 <prvInitialiseNewTask+0x6e>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033c6:	2300      	movs	r3, #0
 80033c8:	61fb      	str	r3, [r7, #28]
 80033ca:	e012      	b.n	80033f2 <prvInitialiseNewTask+0x9c>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80033cc:	68ba      	ldr	r2, [r7, #8]
 80033ce:	69fb      	ldr	r3, [r7, #28]
 80033d0:	4413      	add	r3, r2
 80033d2:	7819      	ldrb	r1, [r3, #0]
 80033d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033d6:	69fb      	ldr	r3, [r7, #28]
 80033d8:	4413      	add	r3, r2
 80033da:	3334      	adds	r3, #52	; 0x34
 80033dc:	460a      	mov	r2, r1
 80033de:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == ( char ) 0x00 )
 80033e0:	68ba      	ldr	r2, [r7, #8]
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	4413      	add	r3, r2
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d006      	beq.n	80033fa <prvInitialiseNewTask+0xa4>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	3301      	adds	r3, #1
 80033f0:	61fb      	str	r3, [r7, #28]
 80033f2:	69fb      	ldr	r3, [r7, #28]
 80033f4:	2b09      	cmp	r3, #9
 80033f6:	d9e9      	bls.n	80033cc <prvInitialiseNewTask+0x76>
 80033f8:	e000      	b.n	80033fc <prvInitialiseNewTask+0xa6>
		{
			break;
 80033fa:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80033fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80033fe:	2200      	movs	r2, #0
 8003400:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003406:	2b04      	cmp	r3, #4
 8003408:	d901      	bls.n	800340e <prvInitialiseNewTask+0xb8>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800340a:	2304      	movs	r3, #4
 800340c:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800340e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003410:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003412:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003416:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003418:	649a      	str	r2, [r3, #72]	; 0x48
		pxNewTCB->uxMutexesHeld = 0;
 800341a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800341c:	2200      	movs	r2, #0
 800341e:	64da      	str	r2, [r3, #76]	; 0x4c
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003420:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003422:	3304      	adds	r3, #4
 8003424:	4618      	mov	r0, r3
 8003426:	f7ff fa25 	bl	8002874 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800342a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800342c:	3318      	adds	r3, #24
 800342e:	4618      	mov	r0, r3
 8003430:	f7ff fa20 	bl	8002874 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003434:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003436:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003438:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800343a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800343c:	f1c3 0205 	rsb	r2, r3, #5
 8003440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003442:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003446:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003448:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800344a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800344c:	2200      	movs	r2, #0
 800344e:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003450:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003452:	2200      	movs	r2, #0
 8003454:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003458:	683a      	ldr	r2, [r7, #0]
 800345a:	68f9      	ldr	r1, [r7, #12]
 800345c:	69b8      	ldr	r0, [r7, #24]
 800345e:	f001 f959 	bl	8004714 <pxPortInitialiseStack>
 8003462:	4602      	mov	r2, r0
 8003464:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003466:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003468:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800346a:	2b00      	cmp	r3, #0
 800346c:	d002      	beq.n	8003474 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800346e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003470:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003472:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003474:	bf00      	nop
 8003476:	3720      	adds	r7, #32
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}

0800347c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003484:	f001 fa6a 	bl	800495c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003488:	4b2c      	ldr	r3, [pc, #176]	; (800353c <prvAddNewTaskToReadyList+0xc0>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	3301      	adds	r3, #1
 800348e:	4a2b      	ldr	r2, [pc, #172]	; (800353c <prvAddNewTaskToReadyList+0xc0>)
 8003490:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003492:	4b2b      	ldr	r3, [pc, #172]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d109      	bne.n	80034ae <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800349a:	4a29      	ldr	r2, [pc, #164]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80034a0:	4b26      	ldr	r3, [pc, #152]	; (800353c <prvAddNewTaskToReadyList+0xc0>)
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	2b01      	cmp	r3, #1
 80034a6:	d110      	bne.n	80034ca <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80034a8:	f000 fbb8 	bl	8003c1c <prvInitialiseTaskLists>
 80034ac:	e00d      	b.n	80034ca <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80034ae:	4b25      	ldr	r3, [pc, #148]	; (8003544 <prvAddNewTaskToReadyList+0xc8>)
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d109      	bne.n	80034ca <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80034b6:	4b22      	ldr	r3, [pc, #136]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d802      	bhi.n	80034ca <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80034c4:	4a1e      	ldr	r2, [pc, #120]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80034ca:	4b1f      	ldr	r3, [pc, #124]	; (8003548 <prvAddNewTaskToReadyList+0xcc>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	3301      	adds	r3, #1
 80034d0:	4a1d      	ldr	r2, [pc, #116]	; (8003548 <prvAddNewTaskToReadyList+0xcc>)
 80034d2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80034d4:	4b1c      	ldr	r3, [pc, #112]	; (8003548 <prvAddNewTaskToReadyList+0xcc>)
 80034d6:	681a      	ldr	r2, [r3, #0]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	641a      	str	r2, [r3, #64]	; 0x40
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034e0:	2201      	movs	r2, #1
 80034e2:	409a      	lsls	r2, r3
 80034e4:	4b19      	ldr	r3, [pc, #100]	; (800354c <prvAddNewTaskToReadyList+0xd0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4313      	orrs	r3, r2
 80034ea:	4a18      	ldr	r2, [pc, #96]	; (800354c <prvAddNewTaskToReadyList+0xd0>)
 80034ec:	6013      	str	r3, [r2, #0]
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80034f2:	4613      	mov	r3, r2
 80034f4:	009b      	lsls	r3, r3, #2
 80034f6:	4413      	add	r3, r2
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	4a15      	ldr	r2, [pc, #84]	; (8003550 <prvAddNewTaskToReadyList+0xd4>)
 80034fc:	441a      	add	r2, r3
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	3304      	adds	r3, #4
 8003502:	4619      	mov	r1, r3
 8003504:	4610      	mov	r0, r2
 8003506:	f7ff f9c2 	bl	800288e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800350a:	f001 fa55 	bl	80049b8 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800350e:	4b0d      	ldr	r3, [pc, #52]	; (8003544 <prvAddNewTaskToReadyList+0xc8>)
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	2b00      	cmp	r3, #0
 8003514:	d00e      	beq.n	8003534 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003516:	4b0a      	ldr	r3, [pc, #40]	; (8003540 <prvAddNewTaskToReadyList+0xc4>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003520:	429a      	cmp	r2, r3
 8003522:	d207      	bcs.n	8003534 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003524:	4b0b      	ldr	r3, [pc, #44]	; (8003554 <prvAddNewTaskToReadyList+0xd8>)
 8003526:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800352a:	601a      	str	r2, [r3, #0]
 800352c:	f3bf 8f4f 	dsb	sy
 8003530:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}
 800353c:	20000178 	.word	0x20000178
 8003540:	200000a0 	.word	0x200000a0
 8003544:	20000184 	.word	0x20000184
 8003548:	20000194 	.word	0x20000194
 800354c:	20000180 	.word	0x20000180
 8003550:	200000a4 	.word	0x200000a4
 8003554:	e000ed04 	.word	0xe000ed04

08003558 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 800355e:	4b1e      	ldr	r3, [pc, #120]	; (80035d8 <vTaskStartScheduler+0x80>)
 8003560:	9301      	str	r3, [sp, #4]
 8003562:	2300      	movs	r3, #0
 8003564:	9300      	str	r3, [sp, #0]
 8003566:	2300      	movs	r3, #0
 8003568:	2282      	movs	r2, #130	; 0x82
 800356a:	491c      	ldr	r1, [pc, #112]	; (80035dc <vTaskStartScheduler+0x84>)
 800356c:	481c      	ldr	r0, [pc, #112]	; (80035e0 <vTaskStartScheduler+0x88>)
 800356e:	f7ff feb1 	bl	80032d4 <xTaskCreate>
 8003572:	60f8      	str	r0, [r7, #12]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2b01      	cmp	r3, #1
 8003578:	d102      	bne.n	8003580 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 800357a:	f000 fdff 	bl	800417c <xTimerCreateTimerTask>
 800357e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	2b01      	cmp	r3, #1
 8003584:	d115      	bne.n	80035b2 <vTaskStartScheduler+0x5a>
 8003586:	f04f 0350 	mov.w	r3, #80	; 0x50
 800358a:	f383 8811 	msr	BASEPRI, r3
 800358e:	f3bf 8f6f 	isb	sy
 8003592:	f3bf 8f4f 	dsb	sy
 8003596:	60bb      	str	r3, [r7, #8]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003598:	4b12      	ldr	r3, [pc, #72]	; (80035e4 <vTaskStartScheduler+0x8c>)
 800359a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800359e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80035a0:	4b11      	ldr	r3, [pc, #68]	; (80035e8 <vTaskStartScheduler+0x90>)
 80035a2:	2201      	movs	r2, #1
 80035a4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80035a6:	4b11      	ldr	r3, [pc, #68]	; (80035ec <vTaskStartScheduler+0x94>)
 80035a8:	2200      	movs	r2, #0
 80035aa:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80035ac:	f001 f938 	bl	8004820 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80035b0:	e00d      	b.n	80035ce <vTaskStartScheduler+0x76>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80035b8:	d109      	bne.n	80035ce <vTaskStartScheduler+0x76>
 80035ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80035be:	f383 8811 	msr	BASEPRI, r3
 80035c2:	f3bf 8f6f 	isb	sy
 80035c6:	f3bf 8f4f 	dsb	sy
 80035ca:	607b      	str	r3, [r7, #4]
 80035cc:	e7fe      	b.n	80035cc <vTaskStartScheduler+0x74>
}
 80035ce:	bf00      	nop
 80035d0:	3710      	adds	r7, #16
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	2000019c 	.word	0x2000019c
 80035dc:	08005814 	.word	0x08005814
 80035e0:	08003bed 	.word	0x08003bed
 80035e4:	20000198 	.word	0x20000198
 80035e8:	20000184 	.word	0x20000184
 80035ec:	2000017c 	.word	0x2000017c

080035f0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80035f0:	b480      	push	{r7}
 80035f2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 80035f4:	4b04      	ldr	r3, [pc, #16]	; (8003608 <vTaskSuspendAll+0x18>)
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	3301      	adds	r3, #1
 80035fa:	4a03      	ldr	r2, [pc, #12]	; (8003608 <vTaskSuspendAll+0x18>)
 80035fc:	6013      	str	r3, [r2, #0]
}
 80035fe:	bf00      	nop
 8003600:	46bd      	mov	sp, r7
 8003602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003606:	4770      	bx	lr
 8003608:	200001a0 	.word	0x200001a0

0800360c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003612:	2300      	movs	r3, #0
 8003614:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003616:	2300      	movs	r3, #0
 8003618:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800361a:	4b41      	ldr	r3, [pc, #260]	; (8003720 <xTaskResumeAll+0x114>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d109      	bne.n	8003636 <xTaskResumeAll+0x2a>
 8003622:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003626:	f383 8811 	msr	BASEPRI, r3
 800362a:	f3bf 8f6f 	isb	sy
 800362e:	f3bf 8f4f 	dsb	sy
 8003632:	603b      	str	r3, [r7, #0]
 8003634:	e7fe      	b.n	8003634 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003636:	f001 f991 	bl	800495c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800363a:	4b39      	ldr	r3, [pc, #228]	; (8003720 <xTaskResumeAll+0x114>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	3b01      	subs	r3, #1
 8003640:	4a37      	ldr	r2, [pc, #220]	; (8003720 <xTaskResumeAll+0x114>)
 8003642:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003644:	4b36      	ldr	r3, [pc, #216]	; (8003720 <xTaskResumeAll+0x114>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d161      	bne.n	8003710 <xTaskResumeAll+0x104>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800364c:	4b35      	ldr	r3, [pc, #212]	; (8003724 <xTaskResumeAll+0x118>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2b00      	cmp	r3, #0
 8003652:	d05d      	beq.n	8003710 <xTaskResumeAll+0x104>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003654:	e02e      	b.n	80036b4 <xTaskResumeAll+0xa8>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003656:	4b34      	ldr	r3, [pc, #208]	; (8003728 <xTaskResumeAll+0x11c>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	3318      	adds	r3, #24
 8003662:	4618      	mov	r0, r3
 8003664:	f7ff f970 	bl	8002948 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	3304      	adds	r3, #4
 800366c:	4618      	mov	r0, r3
 800366e:	f7ff f96b 	bl	8002948 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003676:	2201      	movs	r2, #1
 8003678:	409a      	lsls	r2, r3
 800367a:	4b2c      	ldr	r3, [pc, #176]	; (800372c <xTaskResumeAll+0x120>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4313      	orrs	r3, r2
 8003680:	4a2a      	ldr	r2, [pc, #168]	; (800372c <xTaskResumeAll+0x120>)
 8003682:	6013      	str	r3, [r2, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003688:	4613      	mov	r3, r2
 800368a:	009b      	lsls	r3, r3, #2
 800368c:	4413      	add	r3, r2
 800368e:	009b      	lsls	r3, r3, #2
 8003690:	4a27      	ldr	r2, [pc, #156]	; (8003730 <xTaskResumeAll+0x124>)
 8003692:	441a      	add	r2, r3
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	3304      	adds	r3, #4
 8003698:	4619      	mov	r1, r3
 800369a:	4610      	mov	r0, r2
 800369c:	f7ff f8f7 	bl	800288e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036a4:	4b23      	ldr	r3, [pc, #140]	; (8003734 <xTaskResumeAll+0x128>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036aa:	429a      	cmp	r2, r3
 80036ac:	d302      	bcc.n	80036b4 <xTaskResumeAll+0xa8>
					{
						xYieldPending = pdTRUE;
 80036ae:	4b22      	ldr	r3, [pc, #136]	; (8003738 <xTaskResumeAll+0x12c>)
 80036b0:	2201      	movs	r2, #1
 80036b2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80036b4:	4b1c      	ldr	r3, [pc, #112]	; (8003728 <xTaskResumeAll+0x11c>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d1cc      	bne.n	8003656 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <xTaskResumeAll+0xba>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80036c2:	f000 fb27 	bl	8003d14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80036c6:	4b1d      	ldr	r3, [pc, #116]	; (800373c <xTaskResumeAll+0x130>)
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d010      	beq.n	80036f4 <xTaskResumeAll+0xe8>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80036d2:	f000 f847 	bl	8003764 <xTaskIncrementTick>
 80036d6:	4603      	mov	r3, r0
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d002      	beq.n	80036e2 <xTaskResumeAll+0xd6>
							{
								xYieldPending = pdTRUE;
 80036dc:	4b16      	ldr	r3, [pc, #88]	; (8003738 <xTaskResumeAll+0x12c>)
 80036de:	2201      	movs	r2, #1
 80036e0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	3b01      	subs	r3, #1
 80036e6:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d1f1      	bne.n	80036d2 <xTaskResumeAll+0xc6>

						uxPendedTicks = 0;
 80036ee:	4b13      	ldr	r3, [pc, #76]	; (800373c <xTaskResumeAll+0x130>)
 80036f0:	2200      	movs	r2, #0
 80036f2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80036f4:	4b10      	ldr	r3, [pc, #64]	; (8003738 <xTaskResumeAll+0x12c>)
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d009      	beq.n	8003710 <xTaskResumeAll+0x104>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80036fc:	2301      	movs	r3, #1
 80036fe:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003700:	4b0f      	ldr	r3, [pc, #60]	; (8003740 <xTaskResumeAll+0x134>)
 8003702:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003706:	601a      	str	r2, [r3, #0]
 8003708:	f3bf 8f4f 	dsb	sy
 800370c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003710:	f001 f952 	bl	80049b8 <vPortExitCritical>

	return xAlreadyYielded;
 8003714:	68bb      	ldr	r3, [r7, #8]
}
 8003716:	4618      	mov	r0, r3
 8003718:	3710      	adds	r7, #16
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}
 800371e:	bf00      	nop
 8003720:	200001a0 	.word	0x200001a0
 8003724:	20000178 	.word	0x20000178
 8003728:	20000138 	.word	0x20000138
 800372c:	20000180 	.word	0x20000180
 8003730:	200000a4 	.word	0x200000a4
 8003734:	200000a0 	.word	0x200000a0
 8003738:	2000018c 	.word	0x2000018c
 800373c:	20000188 	.word	0x20000188
 8003740:	e000ed04 	.word	0xe000ed04

08003744 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800374a:	4b05      	ldr	r3, [pc, #20]	; (8003760 <xTaskGetTickCount+0x1c>)
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003750:	687b      	ldr	r3, [r7, #4]
}
 8003752:	4618      	mov	r0, r3
 8003754:	370c      	adds	r7, #12
 8003756:	46bd      	mov	sp, r7
 8003758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375c:	4770      	bx	lr
 800375e:	bf00      	nop
 8003760:	2000017c 	.word	0x2000017c

08003764 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003764:	b580      	push	{r7, lr}
 8003766:	b086      	sub	sp, #24
 8003768:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800376a:	2300      	movs	r3, #0
 800376c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800376e:	4b4e      	ldr	r3, [pc, #312]	; (80038a8 <xTaskIncrementTick+0x144>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	2b00      	cmp	r3, #0
 8003774:	f040 8087 	bne.w	8003886 <xTaskIncrementTick+0x122>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003778:	4b4c      	ldr	r3, [pc, #304]	; (80038ac <xTaskIncrementTick+0x148>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	3301      	adds	r3, #1
 800377e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003780:	4a4a      	ldr	r2, [pc, #296]	; (80038ac <xTaskIncrementTick+0x148>)
 8003782:	693b      	ldr	r3, [r7, #16]
 8003784:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	2b00      	cmp	r3, #0
 800378a:	d11f      	bne.n	80037cc <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 800378c:	4b48      	ldr	r3, [pc, #288]	; (80038b0 <xTaskIncrementTick+0x14c>)
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d009      	beq.n	80037aa <xTaskIncrementTick+0x46>
 8003796:	f04f 0350 	mov.w	r3, #80	; 0x50
 800379a:	f383 8811 	msr	BASEPRI, r3
 800379e:	f3bf 8f6f 	isb	sy
 80037a2:	f3bf 8f4f 	dsb	sy
 80037a6:	603b      	str	r3, [r7, #0]
 80037a8:	e7fe      	b.n	80037a8 <xTaskIncrementTick+0x44>
 80037aa:	4b41      	ldr	r3, [pc, #260]	; (80038b0 <xTaskIncrementTick+0x14c>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	60fb      	str	r3, [r7, #12]
 80037b0:	4b40      	ldr	r3, [pc, #256]	; (80038b4 <xTaskIncrementTick+0x150>)
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a3e      	ldr	r2, [pc, #248]	; (80038b0 <xTaskIncrementTick+0x14c>)
 80037b6:	6013      	str	r3, [r2, #0]
 80037b8:	4a3e      	ldr	r2, [pc, #248]	; (80038b4 <xTaskIncrementTick+0x150>)
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	6013      	str	r3, [r2, #0]
 80037be:	4b3e      	ldr	r3, [pc, #248]	; (80038b8 <xTaskIncrementTick+0x154>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	3301      	adds	r3, #1
 80037c4:	4a3c      	ldr	r2, [pc, #240]	; (80038b8 <xTaskIncrementTick+0x154>)
 80037c6:	6013      	str	r3, [r2, #0]
 80037c8:	f000 faa4 	bl	8003d14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80037cc:	4b3b      	ldr	r3, [pc, #236]	; (80038bc <xTaskIncrementTick+0x158>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	693a      	ldr	r2, [r7, #16]
 80037d2:	429a      	cmp	r2, r3
 80037d4:	d348      	bcc.n	8003868 <xTaskIncrementTick+0x104>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80037d6:	4b36      	ldr	r3, [pc, #216]	; (80038b0 <xTaskIncrementTick+0x14c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d104      	bne.n	80037ea <xTaskIncrementTick+0x86>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80037e0:	4b36      	ldr	r3, [pc, #216]	; (80038bc <xTaskIncrementTick+0x158>)
 80037e2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80037e6:	601a      	str	r2, [r3, #0]
					break;
 80037e8:	e03e      	b.n	8003868 <xTaskIncrementTick+0x104>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80037ea:	4b31      	ldr	r3, [pc, #196]	; (80038b0 <xTaskIncrementTick+0x14c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	68db      	ldr	r3, [r3, #12]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	685b      	ldr	r3, [r3, #4]
 80037f8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80037fa:	693a      	ldr	r2, [r7, #16]
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	429a      	cmp	r2, r3
 8003800:	d203      	bcs.n	800380a <xTaskIncrementTick+0xa6>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003802:	4a2e      	ldr	r2, [pc, #184]	; (80038bc <xTaskIncrementTick+0x158>)
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003808:	e02e      	b.n	8003868 <xTaskIncrementTick+0x104>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	3304      	adds	r3, #4
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff f89a 	bl	8002948 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003814:	68bb      	ldr	r3, [r7, #8]
 8003816:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003818:	2b00      	cmp	r3, #0
 800381a:	d004      	beq.n	8003826 <xTaskIncrementTick+0xc2>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	3318      	adds	r3, #24
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff f891 	bl	8002948 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003826:	68bb      	ldr	r3, [r7, #8]
 8003828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800382a:	2201      	movs	r2, #1
 800382c:	409a      	lsls	r2, r3
 800382e:	4b24      	ldr	r3, [pc, #144]	; (80038c0 <xTaskIncrementTick+0x15c>)
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4313      	orrs	r3, r2
 8003834:	4a22      	ldr	r2, [pc, #136]	; (80038c0 <xTaskIncrementTick+0x15c>)
 8003836:	6013      	str	r3, [r2, #0]
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800383c:	4613      	mov	r3, r2
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	4413      	add	r3, r2
 8003842:	009b      	lsls	r3, r3, #2
 8003844:	4a1f      	ldr	r2, [pc, #124]	; (80038c4 <xTaskIncrementTick+0x160>)
 8003846:	441a      	add	r2, r3
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	3304      	adds	r3, #4
 800384c:	4619      	mov	r1, r3
 800384e:	4610      	mov	r0, r2
 8003850:	f7ff f81d 	bl	800288e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003858:	4b1b      	ldr	r3, [pc, #108]	; (80038c8 <xTaskIncrementTick+0x164>)
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800385e:	429a      	cmp	r2, r3
 8003860:	d3b9      	bcc.n	80037d6 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8003862:	2301      	movs	r3, #1
 8003864:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003866:	e7b6      	b.n	80037d6 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003868:	4b17      	ldr	r3, [pc, #92]	; (80038c8 <xTaskIncrementTick+0x164>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800386e:	4915      	ldr	r1, [pc, #84]	; (80038c4 <xTaskIncrementTick+0x160>)
 8003870:	4613      	mov	r3, r2
 8003872:	009b      	lsls	r3, r3, #2
 8003874:	4413      	add	r3, r2
 8003876:	009b      	lsls	r3, r3, #2
 8003878:	440b      	add	r3, r1
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	2b01      	cmp	r3, #1
 800387e:	d907      	bls.n	8003890 <xTaskIncrementTick+0x12c>
			{
				xSwitchRequired = pdTRUE;
 8003880:	2301      	movs	r3, #1
 8003882:	617b      	str	r3, [r7, #20]
 8003884:	e004      	b.n	8003890 <xTaskIncrementTick+0x12c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8003886:	4b11      	ldr	r3, [pc, #68]	; (80038cc <xTaskIncrementTick+0x168>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	3301      	adds	r3, #1
 800388c:	4a0f      	ldr	r2, [pc, #60]	; (80038cc <xTaskIncrementTick+0x168>)
 800388e:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003890:	4b0f      	ldr	r3, [pc, #60]	; (80038d0 <xTaskIncrementTick+0x16c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d001      	beq.n	800389c <xTaskIncrementTick+0x138>
		{
			xSwitchRequired = pdTRUE;
 8003898:	2301      	movs	r3, #1
 800389a:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800389c:	697b      	ldr	r3, [r7, #20]
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	200001a0 	.word	0x200001a0
 80038ac:	2000017c 	.word	0x2000017c
 80038b0:	20000130 	.word	0x20000130
 80038b4:	20000134 	.word	0x20000134
 80038b8:	20000190 	.word	0x20000190
 80038bc:	20000198 	.word	0x20000198
 80038c0:	20000180 	.word	0x20000180
 80038c4:	200000a4 	.word	0x200000a4
 80038c8:	200000a0 	.word	0x200000a0
 80038cc:	20000188 	.word	0x20000188
 80038d0:	2000018c 	.word	0x2000018c

080038d4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80038d4:	b480      	push	{r7}
 80038d6:	b087      	sub	sp, #28
 80038d8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80038da:	4b26      	ldr	r3, [pc, #152]	; (8003974 <vTaskSwitchContext+0xa0>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d003      	beq.n	80038ea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80038e2:	4b25      	ldr	r3, [pc, #148]	; (8003978 <vTaskSwitchContext+0xa4>)
 80038e4:	2201      	movs	r2, #1
 80038e6:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80038e8:	e03e      	b.n	8003968 <vTaskSwitchContext+0x94>
		xYieldPending = pdFALSE;
 80038ea:	4b23      	ldr	r3, [pc, #140]	; (8003978 <vTaskSwitchContext+0xa4>)
 80038ec:	2200      	movs	r2, #0
 80038ee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80038f0:	4b22      	ldr	r3, [pc, #136]	; (800397c <vTaskSwitchContext+0xa8>)
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80038f6:	68fb      	ldr	r3, [r7, #12]
 80038f8:	fab3 f383 	clz	r3, r3
 80038fc:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80038fe:	7afb      	ldrb	r3, [r7, #11]
 8003900:	f1c3 031f 	rsb	r3, r3, #31
 8003904:	617b      	str	r3, [r7, #20]
 8003906:	491e      	ldr	r1, [pc, #120]	; (8003980 <vTaskSwitchContext+0xac>)
 8003908:	697a      	ldr	r2, [r7, #20]
 800390a:	4613      	mov	r3, r2
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	440b      	add	r3, r1
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d109      	bne.n	800392e <vTaskSwitchContext+0x5a>
	__asm volatile
 800391a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800391e:	f383 8811 	msr	BASEPRI, r3
 8003922:	f3bf 8f6f 	isb	sy
 8003926:	f3bf 8f4f 	dsb	sy
 800392a:	607b      	str	r3, [r7, #4]
 800392c:	e7fe      	b.n	800392c <vTaskSwitchContext+0x58>
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4a11      	ldr	r2, [pc, #68]	; (8003980 <vTaskSwitchContext+0xac>)
 800393a:	4413      	add	r3, r2
 800393c:	613b      	str	r3, [r7, #16]
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	693b      	ldr	r3, [r7, #16]
 8003946:	605a      	str	r2, [r3, #4]
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	693b      	ldr	r3, [r7, #16]
 800394e:	3308      	adds	r3, #8
 8003950:	429a      	cmp	r2, r3
 8003952:	d104      	bne.n	800395e <vTaskSwitchContext+0x8a>
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	685a      	ldr	r2, [r3, #4]
 800395a:	693b      	ldr	r3, [r7, #16]
 800395c:	605a      	str	r2, [r3, #4]
 800395e:	693b      	ldr	r3, [r7, #16]
 8003960:	685b      	ldr	r3, [r3, #4]
 8003962:	68db      	ldr	r3, [r3, #12]
 8003964:	4a07      	ldr	r2, [pc, #28]	; (8003984 <vTaskSwitchContext+0xb0>)
 8003966:	6013      	str	r3, [r2, #0]
}
 8003968:	bf00      	nop
 800396a:	371c      	adds	r7, #28
 800396c:	46bd      	mov	sp, r7
 800396e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003972:	4770      	bx	lr
 8003974:	200001a0 	.word	0x200001a0
 8003978:	2000018c 	.word	0x2000018c
 800397c:	20000180 	.word	0x20000180
 8003980:	200000a4 	.word	0x200000a4
 8003984:	200000a0 	.word	0x200000a0

08003988 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b084      	sub	sp, #16
 800398c:	af00      	add	r7, sp, #0
 800398e:	6078      	str	r0, [r7, #4]
 8003990:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	2b00      	cmp	r3, #0
 8003996:	d109      	bne.n	80039ac <vTaskPlaceOnEventList+0x24>
 8003998:	f04f 0350 	mov.w	r3, #80	; 0x50
 800399c:	f383 8811 	msr	BASEPRI, r3
 80039a0:	f3bf 8f6f 	isb	sy
 80039a4:	f3bf 8f4f 	dsb	sy
 80039a8:	60fb      	str	r3, [r7, #12]
 80039aa:	e7fe      	b.n	80039aa <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80039ac:	4b07      	ldr	r3, [pc, #28]	; (80039cc <vTaskPlaceOnEventList+0x44>)
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	3318      	adds	r3, #24
 80039b2:	4619      	mov	r1, r3
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	f7fe ff8e 	bl	80028d6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80039ba:	2101      	movs	r1, #1
 80039bc:	6838      	ldr	r0, [r7, #0]
 80039be:	f000 fb77 	bl	80040b0 <prvAddCurrentTaskToDelayedList>
}
 80039c2:	bf00      	nop
 80039c4:	3710      	adds	r7, #16
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	200000a0 	.word	0x200000a0

080039d0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b086      	sub	sp, #24
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	60b9      	str	r1, [r7, #8]
 80039da:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d109      	bne.n	80039f6 <vTaskPlaceOnEventListRestricted+0x26>
 80039e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039e6:	f383 8811 	msr	BASEPRI, r3
 80039ea:	f3bf 8f6f 	isb	sy
 80039ee:	f3bf 8f4f 	dsb	sy
 80039f2:	617b      	str	r3, [r7, #20]
 80039f4:	e7fe      	b.n	80039f4 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80039f6:	4b0a      	ldr	r3, [pc, #40]	; (8003a20 <vTaskPlaceOnEventListRestricted+0x50>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	3318      	adds	r3, #24
 80039fc:	4619      	mov	r1, r3
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f7fe ff45 	bl	800288e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 8003a0a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003a0e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003a10:	6879      	ldr	r1, [r7, #4]
 8003a12:	68b8      	ldr	r0, [r7, #8]
 8003a14:	f000 fb4c 	bl	80040b0 <prvAddCurrentTaskToDelayedList>
	}
 8003a18:	bf00      	nop
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	200000a0 	.word	0x200000a0

08003a24 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	68db      	ldr	r3, [r3, #12]
 8003a32:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003a34:	693b      	ldr	r3, [r7, #16]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d109      	bne.n	8003a4e <xTaskRemoveFromEventList+0x2a>
 8003a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a3e:	f383 8811 	msr	BASEPRI, r3
 8003a42:	f3bf 8f6f 	isb	sy
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	60fb      	str	r3, [r7, #12]
 8003a4c:	e7fe      	b.n	8003a4c <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003a4e:	693b      	ldr	r3, [r7, #16]
 8003a50:	3318      	adds	r3, #24
 8003a52:	4618      	mov	r0, r3
 8003a54:	f7fe ff78 	bl	8002948 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003a58:	4b1d      	ldr	r3, [pc, #116]	; (8003ad0 <xTaskRemoveFromEventList+0xac>)
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d11c      	bne.n	8003a9a <xTaskRemoveFromEventList+0x76>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	3304      	adds	r3, #4
 8003a64:	4618      	mov	r0, r3
 8003a66:	f7fe ff6f 	bl	8002948 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a6e:	2201      	movs	r2, #1
 8003a70:	409a      	lsls	r2, r3
 8003a72:	4b18      	ldr	r3, [pc, #96]	; (8003ad4 <xTaskRemoveFromEventList+0xb0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	4a16      	ldr	r2, [pc, #88]	; (8003ad4 <xTaskRemoveFromEventList+0xb0>)
 8003a7a:	6013      	str	r3, [r2, #0]
 8003a7c:	693b      	ldr	r3, [r7, #16]
 8003a7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003a80:	4613      	mov	r3, r2
 8003a82:	009b      	lsls	r3, r3, #2
 8003a84:	4413      	add	r3, r2
 8003a86:	009b      	lsls	r3, r3, #2
 8003a88:	4a13      	ldr	r2, [pc, #76]	; (8003ad8 <xTaskRemoveFromEventList+0xb4>)
 8003a8a:	441a      	add	r2, r3
 8003a8c:	693b      	ldr	r3, [r7, #16]
 8003a8e:	3304      	adds	r3, #4
 8003a90:	4619      	mov	r1, r3
 8003a92:	4610      	mov	r0, r2
 8003a94:	f7fe fefb 	bl	800288e <vListInsertEnd>
 8003a98:	e005      	b.n	8003aa6 <xTaskRemoveFromEventList+0x82>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	3318      	adds	r3, #24
 8003a9e:	4619      	mov	r1, r3
 8003aa0:	480e      	ldr	r0, [pc, #56]	; (8003adc <xTaskRemoveFromEventList+0xb8>)
 8003aa2:	f7fe fef4 	bl	800288e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003aa6:	693b      	ldr	r3, [r7, #16]
 8003aa8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003aaa:	4b0d      	ldr	r3, [pc, #52]	; (8003ae0 <xTaskRemoveFromEventList+0xbc>)
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003ab0:	429a      	cmp	r2, r3
 8003ab2:	d905      	bls.n	8003ac0 <xTaskRemoveFromEventList+0x9c>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <xTaskRemoveFromEventList+0xc0>)
 8003aba:	2201      	movs	r2, #1
 8003abc:	601a      	str	r2, [r3, #0]
 8003abe:	e001      	b.n	8003ac4 <xTaskRemoveFromEventList+0xa0>
	}
	else
	{
		xReturn = pdFALSE;
 8003ac0:	2300      	movs	r3, #0
 8003ac2:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8003ac4:	697b      	ldr	r3, [r7, #20]
}
 8003ac6:	4618      	mov	r0, r3
 8003ac8:	3718      	adds	r7, #24
 8003aca:	46bd      	mov	sp, r7
 8003acc:	bd80      	pop	{r7, pc}
 8003ace:	bf00      	nop
 8003ad0:	200001a0 	.word	0x200001a0
 8003ad4:	20000180 	.word	0x20000180
 8003ad8:	200000a4 	.word	0x200000a4
 8003adc:	20000138 	.word	0x20000138
 8003ae0:	200000a0 	.word	0x200000a0
 8003ae4:	2000018c 	.word	0x2000018c

08003ae8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ae8:	b480      	push	{r7}
 8003aea:	b083      	sub	sp, #12
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003af0:	4b06      	ldr	r3, [pc, #24]	; (8003b0c <vTaskInternalSetTimeOutState+0x24>)
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8003af8:	4b05      	ldr	r3, [pc, #20]	; (8003b10 <vTaskInternalSetTimeOutState+0x28>)
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	605a      	str	r2, [r3, #4]
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr
 8003b0c:	20000190 	.word	0x20000190
 8003b10:	2000017c 	.word	0x2000017c

08003b14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b088      	sub	sp, #32
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d109      	bne.n	8003b38 <xTaskCheckForTimeOut+0x24>
 8003b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b28:	f383 8811 	msr	BASEPRI, r3
 8003b2c:	f3bf 8f6f 	isb	sy
 8003b30:	f3bf 8f4f 	dsb	sy
 8003b34:	613b      	str	r3, [r7, #16]
 8003b36:	e7fe      	b.n	8003b36 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d109      	bne.n	8003b52 <xTaskCheckForTimeOut+0x3e>
 8003b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b42:	f383 8811 	msr	BASEPRI, r3
 8003b46:	f3bf 8f6f 	isb	sy
 8003b4a:	f3bf 8f4f 	dsb	sy
 8003b4e:	60fb      	str	r3, [r7, #12]
 8003b50:	e7fe      	b.n	8003b50 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 8003b52:	f000 ff03 	bl	800495c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8003b56:	4b1d      	ldr	r3, [pc, #116]	; (8003bcc <xTaskCheckForTimeOut+0xb8>)
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	685b      	ldr	r3, [r3, #4]
 8003b60:	69ba      	ldr	r2, [r7, #24]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b6e:	d102      	bne.n	8003b76 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8003b70:	2300      	movs	r3, #0
 8003b72:	61fb      	str	r3, [r7, #28]
 8003b74:	e023      	b.n	8003bbe <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681a      	ldr	r2, [r3, #0]
 8003b7a:	4b15      	ldr	r3, [pc, #84]	; (8003bd0 <xTaskCheckForTimeOut+0xbc>)
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d007      	beq.n	8003b92 <xTaskCheckForTimeOut+0x7e>
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	685b      	ldr	r3, [r3, #4]
 8003b86:	69ba      	ldr	r2, [r7, #24]
 8003b88:	429a      	cmp	r2, r3
 8003b8a:	d302      	bcc.n	8003b92 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8003b8c:	2301      	movs	r3, #1
 8003b8e:	61fb      	str	r3, [r7, #28]
 8003b90:	e015      	b.n	8003bbe <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003b92:	683b      	ldr	r3, [r7, #0]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d20b      	bcs.n	8003bb4 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8003b9c:	683b      	ldr	r3, [r7, #0]
 8003b9e:	681a      	ldr	r2, [r3, #0]
 8003ba0:	697b      	ldr	r3, [r7, #20]
 8003ba2:	1ad2      	subs	r2, r2, r3
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff ff9d 	bl	8003ae8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8003bae:	2300      	movs	r3, #0
 8003bb0:	61fb      	str	r3, [r7, #28]
 8003bb2:	e004      	b.n	8003bbe <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8003bba:	2301      	movs	r3, #1
 8003bbc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8003bbe:	f000 fefb 	bl	80049b8 <vPortExitCritical>

	return xReturn;
 8003bc2:	69fb      	ldr	r3, [r7, #28]
}
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	3720      	adds	r7, #32
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	bd80      	pop	{r7, pc}
 8003bcc:	2000017c 	.word	0x2000017c
 8003bd0:	20000190 	.word	0x20000190

08003bd4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003bd8:	4b03      	ldr	r3, [pc, #12]	; (8003be8 <vTaskMissedYield+0x14>)
 8003bda:	2201      	movs	r2, #1
 8003bdc:	601a      	str	r2, [r3, #0]
}
 8003bde:	bf00      	nop
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	2000018c 	.word	0x2000018c

08003bec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003bec:	b580      	push	{r7, lr}
 8003bee:	b082      	sub	sp, #8
 8003bf0:	af00      	add	r7, sp, #0
 8003bf2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003bf4:	f000 f852 	bl	8003c9c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003bf8:	4b06      	ldr	r3, [pc, #24]	; (8003c14 <prvIdleTask+0x28>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d9f9      	bls.n	8003bf4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8003c00:	4b05      	ldr	r3, [pc, #20]	; (8003c18 <prvIdleTask+0x2c>)
 8003c02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c06:	601a      	str	r2, [r3, #0]
 8003c08:	f3bf 8f4f 	dsb	sy
 8003c0c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8003c10:	e7f0      	b.n	8003bf4 <prvIdleTask+0x8>
 8003c12:	bf00      	nop
 8003c14:	200000a4 	.word	0x200000a4
 8003c18:	e000ed04 	.word	0xe000ed04

08003c1c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c22:	2300      	movs	r3, #0
 8003c24:	607b      	str	r3, [r7, #4]
 8003c26:	e00c      	b.n	8003c42 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8003c28:	687a      	ldr	r2, [r7, #4]
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	4413      	add	r3, r2
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	4a12      	ldr	r2, [pc, #72]	; (8003c7c <prvInitialiseTaskLists+0x60>)
 8003c34:	4413      	add	r3, r2
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7fe fdfc 	bl	8002834 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	3301      	adds	r3, #1
 8003c40:	607b      	str	r3, [r7, #4]
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	2b04      	cmp	r3, #4
 8003c46:	d9ef      	bls.n	8003c28 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8003c48:	480d      	ldr	r0, [pc, #52]	; (8003c80 <prvInitialiseTaskLists+0x64>)
 8003c4a:	f7fe fdf3 	bl	8002834 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8003c4e:	480d      	ldr	r0, [pc, #52]	; (8003c84 <prvInitialiseTaskLists+0x68>)
 8003c50:	f7fe fdf0 	bl	8002834 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8003c54:	480c      	ldr	r0, [pc, #48]	; (8003c88 <prvInitialiseTaskLists+0x6c>)
 8003c56:	f7fe fded 	bl	8002834 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8003c5a:	480c      	ldr	r0, [pc, #48]	; (8003c8c <prvInitialiseTaskLists+0x70>)
 8003c5c:	f7fe fdea 	bl	8002834 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8003c60:	480b      	ldr	r0, [pc, #44]	; (8003c90 <prvInitialiseTaskLists+0x74>)
 8003c62:	f7fe fde7 	bl	8002834 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8003c66:	4b0b      	ldr	r3, [pc, #44]	; (8003c94 <prvInitialiseTaskLists+0x78>)
 8003c68:	4a05      	ldr	r2, [pc, #20]	; (8003c80 <prvInitialiseTaskLists+0x64>)
 8003c6a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003c6c:	4b0a      	ldr	r3, [pc, #40]	; (8003c98 <prvInitialiseTaskLists+0x7c>)
 8003c6e:	4a05      	ldr	r2, [pc, #20]	; (8003c84 <prvInitialiseTaskLists+0x68>)
 8003c70:	601a      	str	r2, [r3, #0]
}
 8003c72:	bf00      	nop
 8003c74:	3708      	adds	r7, #8
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}
 8003c7a:	bf00      	nop
 8003c7c:	200000a4 	.word	0x200000a4
 8003c80:	20000108 	.word	0x20000108
 8003c84:	2000011c 	.word	0x2000011c
 8003c88:	20000138 	.word	0x20000138
 8003c8c:	2000014c 	.word	0x2000014c
 8003c90:	20000164 	.word	0x20000164
 8003c94:	20000130 	.word	0x20000130
 8003c98:	20000134 	.word	0x20000134

08003c9c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b082      	sub	sp, #8
 8003ca0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003ca2:	e019      	b.n	8003cd8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8003ca4:	f000 fe5a 	bl	800495c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ca8:	4b0f      	ldr	r3, [pc, #60]	; (8003ce8 <prvCheckTasksWaitingTermination+0x4c>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	68db      	ldr	r3, [r3, #12]
 8003cae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	3304      	adds	r3, #4
 8003cb4:	4618      	mov	r0, r3
 8003cb6:	f7fe fe47 	bl	8002948 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003cba:	4b0c      	ldr	r3, [pc, #48]	; (8003cec <prvCheckTasksWaitingTermination+0x50>)
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	3b01      	subs	r3, #1
 8003cc0:	4a0a      	ldr	r2, [pc, #40]	; (8003cec <prvCheckTasksWaitingTermination+0x50>)
 8003cc2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8003cc4:	4b0a      	ldr	r3, [pc, #40]	; (8003cf0 <prvCheckTasksWaitingTermination+0x54>)
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	4a09      	ldr	r2, [pc, #36]	; (8003cf0 <prvCheckTasksWaitingTermination+0x54>)
 8003ccc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003cce:	f000 fe73 	bl	80049b8 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8003cd2:	6878      	ldr	r0, [r7, #4]
 8003cd4:	f000 f80e 	bl	8003cf4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003cd8:	4b05      	ldr	r3, [pc, #20]	; (8003cf0 <prvCheckTasksWaitingTermination+0x54>)
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d1e1      	bne.n	8003ca4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003ce0:	bf00      	nop
 8003ce2:	3708      	adds	r7, #8
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	2000014c 	.word	0x2000014c
 8003cec:	20000178 	.word	0x20000178
 8003cf0:	20000160 	.word	0x20000160

08003cf4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b082      	sub	sp, #8
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d00:	4618      	mov	r0, r3
 8003d02:	f001 f807 	bl	8004d14 <vPortFree>
			vPortFree( pxTCB );
 8003d06:	6878      	ldr	r0, [r7, #4]
 8003d08:	f001 f804 	bl	8004d14 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8003d0c:	bf00      	nop
 8003d0e:	3708      	adds	r7, #8
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}

08003d14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d1a:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <prvResetNextTaskUnblockTime+0x38>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d104      	bne.n	8003d2e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003d24:	4b0a      	ldr	r3, [pc, #40]	; (8003d50 <prvResetNextTaskUnblockTime+0x3c>)
 8003d26:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003d2a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003d2c:	e008      	b.n	8003d40 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d2e:	4b07      	ldr	r3, [pc, #28]	; (8003d4c <prvResetNextTaskUnblockTime+0x38>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	68db      	ldr	r3, [r3, #12]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	4a04      	ldr	r2, [pc, #16]	; (8003d50 <prvResetNextTaskUnblockTime+0x3c>)
 8003d3e:	6013      	str	r3, [r2, #0]
}
 8003d40:	bf00      	nop
 8003d42:	370c      	adds	r7, #12
 8003d44:	46bd      	mov	sp, r7
 8003d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4a:	4770      	bx	lr
 8003d4c:	20000130 	.word	0x20000130
 8003d50:	20000198 	.word	0x20000198

08003d54 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003d54:	b480      	push	{r7}
 8003d56:	b083      	sub	sp, #12
 8003d58:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003d5a:	4b0b      	ldr	r3, [pc, #44]	; (8003d88 <xTaskGetSchedulerState+0x34>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d102      	bne.n	8003d68 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8003d62:	2301      	movs	r3, #1
 8003d64:	607b      	str	r3, [r7, #4]
 8003d66:	e008      	b.n	8003d7a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d68:	4b08      	ldr	r3, [pc, #32]	; (8003d8c <xTaskGetSchedulerState+0x38>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d102      	bne.n	8003d76 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8003d70:	2302      	movs	r3, #2
 8003d72:	607b      	str	r3, [r7, #4]
 8003d74:	e001      	b.n	8003d7a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003d76:	2300      	movs	r3, #0
 8003d78:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003d7a:	687b      	ldr	r3, [r7, #4]
	}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	370c      	adds	r7, #12
 8003d80:	46bd      	mov	sp, r7
 8003d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d86:	4770      	bx	lr
 8003d88:	20000184 	.word	0x20000184
 8003d8c:	200001a0 	.word	0x200001a0

08003d90 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b086      	sub	sp, #24
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d06c      	beq.n	8003e80 <xTaskPriorityDisinherit+0xf0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8003da6:	4b39      	ldr	r3, [pc, #228]	; (8003e8c <xTaskPriorityDisinherit+0xfc>)
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	693a      	ldr	r2, [r7, #16]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d009      	beq.n	8003dc4 <xTaskPriorityDisinherit+0x34>
 8003db0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003db4:	f383 8811 	msr	BASEPRI, r3
 8003db8:	f3bf 8f6f 	isb	sy
 8003dbc:	f3bf 8f4f 	dsb	sy
 8003dc0:	60fb      	str	r3, [r7, #12]
 8003dc2:	e7fe      	b.n	8003dc2 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8003dc4:	693b      	ldr	r3, [r7, #16]
 8003dc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d109      	bne.n	8003de0 <xTaskPriorityDisinherit+0x50>
 8003dcc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dd0:	f383 8811 	msr	BASEPRI, r3
 8003dd4:	f3bf 8f6f 	isb	sy
 8003dd8:	f3bf 8f4f 	dsb	sy
 8003ddc:	60bb      	str	r3, [r7, #8]
 8003dde:	e7fe      	b.n	8003dde <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003de4:	1e5a      	subs	r2, r3, #1
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dee:	693b      	ldr	r3, [r7, #16]
 8003df0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003df2:	429a      	cmp	r2, r3
 8003df4:	d044      	beq.n	8003e80 <xTaskPriorityDisinherit+0xf0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8003df6:	693b      	ldr	r3, [r7, #16]
 8003df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d140      	bne.n	8003e80 <xTaskPriorityDisinherit+0xf0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003dfe:	693b      	ldr	r3, [r7, #16]
 8003e00:	3304      	adds	r3, #4
 8003e02:	4618      	mov	r0, r3
 8003e04:	f7fe fda0 	bl	8002948 <uxListRemove>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d115      	bne.n	8003e3a <xTaskPriorityDisinherit+0xaa>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e12:	491f      	ldr	r1, [pc, #124]	; (8003e90 <xTaskPriorityDisinherit+0x100>)
 8003e14:	4613      	mov	r3, r2
 8003e16:	009b      	lsls	r3, r3, #2
 8003e18:	4413      	add	r3, r2
 8003e1a:	009b      	lsls	r3, r3, #2
 8003e1c:	440b      	add	r3, r1
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10a      	bne.n	8003e3a <xTaskPriorityDisinherit+0xaa>
 8003e24:	693b      	ldr	r3, [r7, #16]
 8003e26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e28:	2201      	movs	r2, #1
 8003e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2e:	43da      	mvns	r2, r3
 8003e30:	4b18      	ldr	r3, [pc, #96]	; (8003e94 <xTaskPriorityDisinherit+0x104>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4013      	ands	r3, r2
 8003e36:	4a17      	ldr	r2, [pc, #92]	; (8003e94 <xTaskPriorityDisinherit+0x104>)
 8003e38:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003e42:	693b      	ldr	r3, [r7, #16]
 8003e44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e46:	f1c3 0205 	rsb	r2, r3, #5
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	619a      	str	r2, [r3, #24]
					prvReaddTaskToReadyList( pxTCB );
 8003e4e:	693b      	ldr	r3, [r7, #16]
 8003e50:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e52:	2201      	movs	r2, #1
 8003e54:	409a      	lsls	r2, r3
 8003e56:	4b0f      	ldr	r3, [pc, #60]	; (8003e94 <xTaskPriorityDisinherit+0x104>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	4a0d      	ldr	r2, [pc, #52]	; (8003e94 <xTaskPriorityDisinherit+0x104>)
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	693b      	ldr	r3, [r7, #16]
 8003e62:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003e64:	4613      	mov	r3, r2
 8003e66:	009b      	lsls	r3, r3, #2
 8003e68:	4413      	add	r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	4a08      	ldr	r2, [pc, #32]	; (8003e90 <xTaskPriorityDisinherit+0x100>)
 8003e6e:	441a      	add	r2, r3
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	3304      	adds	r3, #4
 8003e74:	4619      	mov	r1, r3
 8003e76:	4610      	mov	r0, r2
 8003e78:	f7fe fd09 	bl	800288e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8003e80:	697b      	ldr	r3, [r7, #20]
	}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3718      	adds	r7, #24
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	200000a0 	.word	0x200000a0
 8003e90:	200000a4 	.word	0x200000a4
 8003e94:	20000180 	.word	0x20000180

08003e98 <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b086      	sub	sp, #24
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	60f8      	str	r0, [r7, #12]
 8003ea0:	60b9      	str	r1, [r7, #8]
 8003ea2:	607a      	str	r2, [r7, #4]
 8003ea4:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 8003ea6:	f000 fd59 	bl	800495c <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8003eaa:	4b26      	ldr	r3, [pc, #152]	; (8003f44 <xTaskNotifyWait+0xac>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	2b02      	cmp	r3, #2
 8003eb6:	d01a      	beq.n	8003eee <xTaskNotifyWait+0x56>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 8003eb8:	4b22      	ldr	r3, [pc, #136]	; (8003f44 <xTaskNotifyWait+0xac>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003ebe:	68fa      	ldr	r2, [r7, #12]
 8003ec0:	43d2      	mvns	r2, r2
 8003ec2:	400a      	ands	r2, r1
 8003ec4:	651a      	str	r2, [r3, #80]	; 0x50

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8003ec6:	4b1f      	ldr	r3, [pc, #124]	; (8003f44 <xTaskNotifyWait+0xac>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

				if( xTicksToWait > ( TickType_t ) 0 )
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00b      	beq.n	8003eee <xTaskNotifyWait+0x56>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003ed6:	2101      	movs	r1, #1
 8003ed8:	6838      	ldr	r0, [r7, #0]
 8003eda:	f000 f8e9 	bl	80040b0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8003ede:	4b1a      	ldr	r3, [pc, #104]	; (8003f48 <xTaskNotifyWait+0xb0>)
 8003ee0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ee4:	601a      	str	r2, [r3, #0]
 8003ee6:	f3bf 8f4f 	dsb	sy
 8003eea:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8003eee:	f000 fd63 	bl	80049b8 <vPortExitCritical>

		taskENTER_CRITICAL();
 8003ef2:	f000 fd33 	bl	800495c <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d004      	beq.n	8003f06 <xTaskNotifyWait+0x6e>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 8003efc:	4b11      	ldr	r3, [pc, #68]	; (8003f44 <xTaskNotifyWait+0xac>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 8003f06:	4b0f      	ldr	r3, [pc, #60]	; (8003f44 <xTaskNotifyWait+0xac>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003f0e:	b2db      	uxtb	r3, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d002      	beq.n	8003f1a <xTaskNotifyWait+0x82>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 8003f14:	2300      	movs	r3, #0
 8003f16:	617b      	str	r3, [r7, #20]
 8003f18:	e008      	b.n	8003f2c <xTaskNotifyWait+0x94>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 8003f1a:	4b0a      	ldr	r3, [pc, #40]	; (8003f44 <xTaskNotifyWait+0xac>)
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	6d19      	ldr	r1, [r3, #80]	; 0x50
 8003f20:	68ba      	ldr	r2, [r7, #8]
 8003f22:	43d2      	mvns	r2, r2
 8003f24:	400a      	ands	r2, r1
 8003f26:	651a      	str	r2, [r3, #80]	; 0x50
				xReturn = pdTRUE;
 8003f28:	2301      	movs	r3, #1
 8003f2a:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003f2c:	4b05      	ldr	r3, [pc, #20]	; (8003f44 <xTaskNotifyWait+0xac>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	2200      	movs	r2, #0
 8003f32:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
		}
		taskEXIT_CRITICAL();
 8003f36:	f000 fd3f 	bl	80049b8 <vPortExitCritical>

		return xReturn;
 8003f3a:	697b      	ldr	r3, [r7, #20]
	}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3718      	adds	r7, #24
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	200000a0 	.word	0x200000a0
 8003f48:	e000ed04 	.word	0xe000ed04

08003f4c <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b08a      	sub	sp, #40	; 0x28
 8003f50:	af00      	add	r7, sp, #0
 8003f52:	60f8      	str	r0, [r7, #12]
 8003f54:	60b9      	str	r1, [r7, #8]
 8003f56:	603b      	str	r3, [r7, #0]
 8003f58:	4613      	mov	r3, r2
 8003f5a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 8003f5c:	2301      	movs	r3, #1
 8003f5e:	627b      	str	r3, [r7, #36]	; 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d109      	bne.n	8003f7a <xTaskGenericNotify+0x2e>
 8003f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f6a:	f383 8811 	msr	BASEPRI, r3
 8003f6e:	f3bf 8f6f 	isb	sy
 8003f72:	f3bf 8f4f 	dsb	sy
 8003f76:	61bb      	str	r3, [r7, #24]
 8003f78:	e7fe      	b.n	8003f78 <xTaskGenericNotify+0x2c>
		pxTCB = xTaskToNotify;
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 8003f7e:	f000 fced 	bl	800495c <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	2b00      	cmp	r3, #0
 8003f86:	d003      	beq.n	8003f90 <xTaskGenericNotify+0x44>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 8003f88:	6a3b      	ldr	r3, [r7, #32]
 8003f8a:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8003f90:	6a3b      	ldr	r3, [r7, #32]
 8003f92:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003f96:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8003f98:	6a3b      	ldr	r3, [r7, #32]
 8003f9a:	2202      	movs	r2, #2
 8003f9c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

			switch( eAction )
 8003fa0:	79fb      	ldrb	r3, [r7, #7]
 8003fa2:	2b04      	cmp	r3, #4
 8003fa4:	d827      	bhi.n	8003ff6 <xTaskGenericNotify+0xaa>
 8003fa6:	a201      	add	r2, pc, #4	; (adr r2, 8003fac <xTaskGenericNotify+0x60>)
 8003fa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003fac:	08004015 	.word	0x08004015
 8003fb0:	08003fc1 	.word	0x08003fc1
 8003fb4:	08003fcf 	.word	0x08003fcf
 8003fb8:	08003fdb 	.word	0x08003fdb
 8003fbc:	08003fe3 	.word	0x08003fe3
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 8003fc0:	6a3b      	ldr	r3, [r7, #32]
 8003fc2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003fc4:	68bb      	ldr	r3, [r7, #8]
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	6a3b      	ldr	r3, [r7, #32]
 8003fca:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8003fcc:	e025      	b.n	800401a <xTaskGenericNotify+0xce>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 8003fce:	6a3b      	ldr	r3, [r7, #32]
 8003fd0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003fd2:	1c5a      	adds	r2, r3, #1
 8003fd4:	6a3b      	ldr	r3, [r7, #32]
 8003fd6:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8003fd8:	e01f      	b.n	800401a <xTaskGenericNotify+0xce>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 8003fda:	6a3b      	ldr	r3, [r7, #32]
 8003fdc:	68ba      	ldr	r2, [r7, #8]
 8003fde:	651a      	str	r2, [r3, #80]	; 0x50
					break;
 8003fe0:	e01b      	b.n	800401a <xTaskGenericNotify+0xce>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 8003fe2:	7ffb      	ldrb	r3, [r7, #31]
 8003fe4:	2b02      	cmp	r3, #2
 8003fe6:	d003      	beq.n	8003ff0 <xTaskGenericNotify+0xa4>
					{
						pxTCB->ulNotifiedValue = ulValue;
 8003fe8:	6a3b      	ldr	r3, [r7, #32]
 8003fea:	68ba      	ldr	r2, [r7, #8]
 8003fec:	651a      	str	r2, [r3, #80]	; 0x50
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 8003fee:	e014      	b.n	800401a <xTaskGenericNotify+0xce>
						xReturn = pdFAIL;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	627b      	str	r3, [r7, #36]	; 0x24
					break;
 8003ff4:	e011      	b.n	800401a <xTaskGenericNotify+0xce>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 8003ff6:	6a3b      	ldr	r3, [r7, #32]
 8003ff8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ffa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ffe:	d00b      	beq.n	8004018 <xTaskGenericNotify+0xcc>
 8004000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004004:	f383 8811 	msr	BASEPRI, r3
 8004008:	f3bf 8f6f 	isb	sy
 800400c:	f3bf 8f4f 	dsb	sy
 8004010:	617b      	str	r3, [r7, #20]
 8004012:	e7fe      	b.n	8004012 <xTaskGenericNotify+0xc6>
					break;
 8004014:	bf00      	nop
 8004016:	e000      	b.n	800401a <xTaskGenericNotify+0xce>

					break;
 8004018:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800401a:	7ffb      	ldrb	r3, [r7, #31]
 800401c:	2b01      	cmp	r3, #1
 800401e:	d138      	bne.n	8004092 <xTaskGenericNotify+0x146>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004020:	6a3b      	ldr	r3, [r7, #32]
 8004022:	3304      	adds	r3, #4
 8004024:	4618      	mov	r0, r3
 8004026:	f7fe fc8f 	bl	8002948 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800402a:	6a3b      	ldr	r3, [r7, #32]
 800402c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800402e:	2201      	movs	r2, #1
 8004030:	409a      	lsls	r2, r3
 8004032:	4b1b      	ldr	r3, [pc, #108]	; (80040a0 <xTaskGenericNotify+0x154>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4313      	orrs	r3, r2
 8004038:	4a19      	ldr	r2, [pc, #100]	; (80040a0 <xTaskGenericNotify+0x154>)
 800403a:	6013      	str	r3, [r2, #0]
 800403c:	6a3b      	ldr	r3, [r7, #32]
 800403e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004040:	4613      	mov	r3, r2
 8004042:	009b      	lsls	r3, r3, #2
 8004044:	4413      	add	r3, r2
 8004046:	009b      	lsls	r3, r3, #2
 8004048:	4a16      	ldr	r2, [pc, #88]	; (80040a4 <xTaskGenericNotify+0x158>)
 800404a:	441a      	add	r2, r3
 800404c:	6a3b      	ldr	r3, [r7, #32]
 800404e:	3304      	adds	r3, #4
 8004050:	4619      	mov	r1, r3
 8004052:	4610      	mov	r0, r2
 8004054:	f7fe fc1b 	bl	800288e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8004058:	6a3b      	ldr	r3, [r7, #32]
 800405a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800405c:	2b00      	cmp	r3, #0
 800405e:	d009      	beq.n	8004074 <xTaskGenericNotify+0x128>
 8004060:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004064:	f383 8811 	msr	BASEPRI, r3
 8004068:	f3bf 8f6f 	isb	sy
 800406c:	f3bf 8f4f 	dsb	sy
 8004070:	613b      	str	r3, [r7, #16]
 8004072:	e7fe      	b.n	8004072 <xTaskGenericNotify+0x126>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004074:	6a3b      	ldr	r3, [r7, #32]
 8004076:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004078:	4b0b      	ldr	r3, [pc, #44]	; (80040a8 <xTaskGenericNotify+0x15c>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800407e:	429a      	cmp	r2, r3
 8004080:	d907      	bls.n	8004092 <xTaskGenericNotify+0x146>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 8004082:	4b0a      	ldr	r3, [pc, #40]	; (80040ac <xTaskGenericNotify+0x160>)
 8004084:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004088:	601a      	str	r2, [r3, #0]
 800408a:	f3bf 8f4f 	dsb	sy
 800408e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8004092:	f000 fc91 	bl	80049b8 <vPortExitCritical>

		return xReturn;
 8004096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	}
 8004098:	4618      	mov	r0, r3
 800409a:	3728      	adds	r7, #40	; 0x28
 800409c:	46bd      	mov	sp, r7
 800409e:	bd80      	pop	{r7, pc}
 80040a0:	20000180 	.word	0x20000180
 80040a4:	200000a4 	.word	0x200000a4
 80040a8:	200000a0 	.word	0x200000a0
 80040ac:	e000ed04 	.word	0xe000ed04

080040b0 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80040b0:	b580      	push	{r7, lr}
 80040b2:	b084      	sub	sp, #16
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80040ba:	4b29      	ldr	r3, [pc, #164]	; (8004160 <prvAddCurrentTaskToDelayedList+0xb0>)
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80040c0:	4b28      	ldr	r3, [pc, #160]	; (8004164 <prvAddCurrentTaskToDelayedList+0xb4>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	3304      	adds	r3, #4
 80040c6:	4618      	mov	r0, r3
 80040c8:	f7fe fc3e 	bl	8002948 <uxListRemove>
 80040cc:	4603      	mov	r3, r0
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d10b      	bne.n	80040ea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 80040d2:	4b24      	ldr	r3, [pc, #144]	; (8004164 <prvAddCurrentTaskToDelayedList+0xb4>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040d8:	2201      	movs	r2, #1
 80040da:	fa02 f303 	lsl.w	r3, r2, r3
 80040de:	43da      	mvns	r2, r3
 80040e0:	4b21      	ldr	r3, [pc, #132]	; (8004168 <prvAddCurrentTaskToDelayedList+0xb8>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4013      	ands	r3, r2
 80040e6:	4a20      	ldr	r2, [pc, #128]	; (8004168 <prvAddCurrentTaskToDelayedList+0xb8>)
 80040e8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80040f0:	d10a      	bne.n	8004108 <prvAddCurrentTaskToDelayedList+0x58>
 80040f2:	683b      	ldr	r3, [r7, #0]
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d007      	beq.n	8004108 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
      traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80040f8:	4b1a      	ldr	r3, [pc, #104]	; (8004164 <prvAddCurrentTaskToDelayedList+0xb4>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	3304      	adds	r3, #4
 80040fe:	4619      	mov	r1, r3
 8004100:	481a      	ldr	r0, [pc, #104]	; (800416c <prvAddCurrentTaskToDelayedList+0xbc>)
 8004102:	f7fe fbc4 	bl	800288e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004106:	e026      	b.n	8004156 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004108:	68fa      	ldr	r2, [r7, #12]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4413      	add	r3, r2
 800410e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004110:	4b14      	ldr	r3, [pc, #80]	; (8004164 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68ba      	ldr	r2, [r7, #8]
 8004116:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004118:	68ba      	ldr	r2, [r7, #8]
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	429a      	cmp	r2, r3
 800411e:	d209      	bcs.n	8004134 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004120:	4b13      	ldr	r3, [pc, #76]	; (8004170 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	4b0f      	ldr	r3, [pc, #60]	; (8004164 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	3304      	adds	r3, #4
 800412a:	4619      	mov	r1, r3
 800412c:	4610      	mov	r0, r2
 800412e:	f7fe fbd2 	bl	80028d6 <vListInsert>
}
 8004132:	e010      	b.n	8004156 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004134:	4b0f      	ldr	r3, [pc, #60]	; (8004174 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004136:	681a      	ldr	r2, [r3, #0]
 8004138:	4b0a      	ldr	r3, [pc, #40]	; (8004164 <prvAddCurrentTaskToDelayedList+0xb4>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3304      	adds	r3, #4
 800413e:	4619      	mov	r1, r3
 8004140:	4610      	mov	r0, r2
 8004142:	f7fe fbc8 	bl	80028d6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004146:	4b0c      	ldr	r3, [pc, #48]	; (8004178 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68ba      	ldr	r2, [r7, #8]
 800414c:	429a      	cmp	r2, r3
 800414e:	d202      	bcs.n	8004156 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004150:	4a09      	ldr	r2, [pc, #36]	; (8004178 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004152:	68bb      	ldr	r3, [r7, #8]
 8004154:	6013      	str	r3, [r2, #0]
}
 8004156:	bf00      	nop
 8004158:	3710      	adds	r7, #16
 800415a:	46bd      	mov	sp, r7
 800415c:	bd80      	pop	{r7, pc}
 800415e:	bf00      	nop
 8004160:	2000017c 	.word	0x2000017c
 8004164:	200000a0 	.word	0x200000a0
 8004168:	20000180 	.word	0x20000180
 800416c:	20000164 	.word	0x20000164
 8004170:	20000134 	.word	0x20000134
 8004174:	20000130 	.word	0x20000130
 8004178:	20000198 	.word	0x20000198

0800417c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800417c:	b580      	push	{r7, lr}
 800417e:	b084      	sub	sp, #16
 8004180:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8004182:	2300      	movs	r3, #0
 8004184:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004186:	f000 fa8f 	bl	80046a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800418a:	4b11      	ldr	r3, [pc, #68]	; (80041d0 <xTimerCreateTimerTask+0x54>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00b      	beq.n	80041aa <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8004192:	4b10      	ldr	r3, [pc, #64]	; (80041d4 <xTimerCreateTimerTask+0x58>)
 8004194:	9301      	str	r3, [sp, #4]
 8004196:	2302      	movs	r3, #2
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	2300      	movs	r3, #0
 800419c:	f44f 7282 	mov.w	r2, #260	; 0x104
 80041a0:	490d      	ldr	r1, [pc, #52]	; (80041d8 <xTimerCreateTimerTask+0x5c>)
 80041a2:	480e      	ldr	r0, [pc, #56]	; (80041dc <xTimerCreateTimerTask+0x60>)
 80041a4:	f7ff f896 	bl	80032d4 <xTaskCreate>
 80041a8:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d109      	bne.n	80041c4 <xTimerCreateTimerTask+0x48>
 80041b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041b4:	f383 8811 	msr	BASEPRI, r3
 80041b8:	f3bf 8f6f 	isb	sy
 80041bc:	f3bf 8f4f 	dsb	sy
 80041c0:	603b      	str	r3, [r7, #0]
 80041c2:	e7fe      	b.n	80041c2 <xTimerCreateTimerTask+0x46>
	return xReturn;
 80041c4:	687b      	ldr	r3, [r7, #4]
}
 80041c6:	4618      	mov	r0, r3
 80041c8:	3708      	adds	r7, #8
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bd80      	pop	{r7, pc}
 80041ce:	bf00      	nop
 80041d0:	200001d4 	.word	0x200001d4
 80041d4:	200001d8 	.word	0x200001d8
 80041d8:	0800581c 	.word	0x0800581c
 80041dc:	080042f9 	.word	0x080042f9

080041e0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80041e0:	b580      	push	{r7, lr}
 80041e2:	b08a      	sub	sp, #40	; 0x28
 80041e4:	af00      	add	r7, sp, #0
 80041e6:	60f8      	str	r0, [r7, #12]
 80041e8:	60b9      	str	r1, [r7, #8]
 80041ea:	607a      	str	r2, [r7, #4]
 80041ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80041ee:	2300      	movs	r3, #0
 80041f0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d109      	bne.n	800420c <xTimerGenericCommand+0x2c>
 80041f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80041fc:	f383 8811 	msr	BASEPRI, r3
 8004200:	f3bf 8f6f 	isb	sy
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	623b      	str	r3, [r7, #32]
 800420a:	e7fe      	b.n	800420a <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800420c:	4b19      	ldr	r3, [pc, #100]	; (8004274 <xTimerGenericCommand+0x94>)
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	2b00      	cmp	r3, #0
 8004212:	d02a      	beq.n	800426a <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b05      	cmp	r3, #5
 8004224:	dc18      	bgt.n	8004258 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004226:	f7ff fd95 	bl	8003d54 <xTaskGetSchedulerState>
 800422a:	4603      	mov	r3, r0
 800422c:	2b02      	cmp	r3, #2
 800422e:	d109      	bne.n	8004244 <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004230:	4b10      	ldr	r3, [pc, #64]	; (8004274 <xTimerGenericCommand+0x94>)
 8004232:	6818      	ldr	r0, [r3, #0]
 8004234:	f107 0114 	add.w	r1, r7, #20
 8004238:	2300      	movs	r3, #0
 800423a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800423c:	f7fe fc74 	bl	8002b28 <xQueueGenericSend>
 8004240:	6278      	str	r0, [r7, #36]	; 0x24
 8004242:	e012      	b.n	800426a <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004244:	4b0b      	ldr	r3, [pc, #44]	; (8004274 <xTimerGenericCommand+0x94>)
 8004246:	6818      	ldr	r0, [r3, #0]
 8004248:	f107 0114 	add.w	r1, r7, #20
 800424c:	2300      	movs	r3, #0
 800424e:	2200      	movs	r2, #0
 8004250:	f7fe fc6a 	bl	8002b28 <xQueueGenericSend>
 8004254:	6278      	str	r0, [r7, #36]	; 0x24
 8004256:	e008      	b.n	800426a <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004258:	4b06      	ldr	r3, [pc, #24]	; (8004274 <xTimerGenericCommand+0x94>)
 800425a:	6818      	ldr	r0, [r3, #0]
 800425c:	f107 0114 	add.w	r1, r7, #20
 8004260:	2300      	movs	r3, #0
 8004262:	683a      	ldr	r2, [r7, #0]
 8004264:	f7fe fd5a 	bl	8002d1c <xQueueGenericSendFromISR>
 8004268:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800426a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800426c:	4618      	mov	r0, r3
 800426e:	3728      	adds	r7, #40	; 0x28
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}
 8004274:	200001d4 	.word	0x200001d4

08004278 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004278:	b580      	push	{r7, lr}
 800427a:	b088      	sub	sp, #32
 800427c:	af02      	add	r7, sp, #8
 800427e:	6078      	str	r0, [r7, #4]
 8004280:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004282:	4b1c      	ldr	r3, [pc, #112]	; (80042f4 <prvProcessExpiredTimer+0x7c>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	68db      	ldr	r3, [r3, #12]
 800428a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800428c:	697b      	ldr	r3, [r7, #20]
 800428e:	3304      	adds	r3, #4
 8004290:	4618      	mov	r0, r3
 8004292:	f7fe fb59 	bl	8002948 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004296:	697b      	ldr	r3, [r7, #20]
 8004298:	69db      	ldr	r3, [r3, #28]
 800429a:	2b01      	cmp	r3, #1
 800429c:	d121      	bne.n	80042e2 <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800429e:	697b      	ldr	r3, [r7, #20]
 80042a0:	699a      	ldr	r2, [r3, #24]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	18d1      	adds	r1, r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	6978      	ldr	r0, [r7, #20]
 80042ac:	f000 f8c8 	bl	8004440 <prvInsertTimerInActiveList>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d015      	beq.n	80042e2 <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80042b6:	2300      	movs	r3, #0
 80042b8:	9300      	str	r3, [sp, #0]
 80042ba:	2300      	movs	r3, #0
 80042bc:	687a      	ldr	r2, [r7, #4]
 80042be:	2100      	movs	r1, #0
 80042c0:	6978      	ldr	r0, [r7, #20]
 80042c2:	f7ff ff8d 	bl	80041e0 <xTimerGenericCommand>
 80042c6:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d109      	bne.n	80042e2 <prvProcessExpiredTimer+0x6a>
 80042ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80042d2:	f383 8811 	msr	BASEPRI, r3
 80042d6:	f3bf 8f6f 	isb	sy
 80042da:	f3bf 8f4f 	dsb	sy
 80042de:	60fb      	str	r3, [r7, #12]
 80042e0:	e7fe      	b.n	80042e0 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80042e2:	697b      	ldr	r3, [r7, #20]
 80042e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042e6:	6978      	ldr	r0, [r7, #20]
 80042e8:	4798      	blx	r3
}
 80042ea:	bf00      	nop
 80042ec:	3718      	adds	r7, #24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}
 80042f2:	bf00      	nop
 80042f4:	200001cc 	.word	0x200001cc

080042f8 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b084      	sub	sp, #16
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004300:	f107 0308 	add.w	r3, r7, #8
 8004304:	4618      	mov	r0, r3
 8004306:	f000 f857 	bl	80043b8 <prvGetNextExpireTime>
 800430a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	4619      	mov	r1, r3
 8004310:	68f8      	ldr	r0, [r7, #12]
 8004312:	f000 f803 	bl	800431c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004316:	f000 f8d5 	bl	80044c4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800431a:	e7f1      	b.n	8004300 <prvTimerTask+0x8>

0800431c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8004326:	f7ff f963 	bl	80035f0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800432a:	f107 0308 	add.w	r3, r7, #8
 800432e:	4618      	mov	r0, r3
 8004330:	f000 f866 	bl	8004400 <prvSampleTimeNow>
 8004334:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8004336:	68bb      	ldr	r3, [r7, #8]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d130      	bne.n	800439e <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d10a      	bne.n	8004358 <prvProcessTimerOrBlockTask+0x3c>
 8004342:	687a      	ldr	r2, [r7, #4]
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	429a      	cmp	r2, r3
 8004348:	d806      	bhi.n	8004358 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800434a:	f7ff f95f 	bl	800360c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800434e:	68f9      	ldr	r1, [r7, #12]
 8004350:	6878      	ldr	r0, [r7, #4]
 8004352:	f7ff ff91 	bl	8004278 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8004356:	e024      	b.n	80043a2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8004358:	683b      	ldr	r3, [r7, #0]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d008      	beq.n	8004370 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800435e:	4b13      	ldr	r3, [pc, #76]	; (80043ac <prvProcessTimerOrBlockTask+0x90>)
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d101      	bne.n	800436c <prvProcessTimerOrBlockTask+0x50>
 8004368:	2301      	movs	r3, #1
 800436a:	e000      	b.n	800436e <prvProcessTimerOrBlockTask+0x52>
 800436c:	2300      	movs	r3, #0
 800436e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8004370:	4b0f      	ldr	r3, [pc, #60]	; (80043b0 <prvProcessTimerOrBlockTask+0x94>)
 8004372:	6818      	ldr	r0, [r3, #0]
 8004374:	687a      	ldr	r2, [r7, #4]
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	1ad3      	subs	r3, r2, r3
 800437a:	683a      	ldr	r2, [r7, #0]
 800437c:	4619      	mov	r1, r3
 800437e:	f7fe ff75 	bl	800326c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8004382:	f7ff f943 	bl	800360c <xTaskResumeAll>
 8004386:	4603      	mov	r3, r0
 8004388:	2b00      	cmp	r3, #0
 800438a:	d10a      	bne.n	80043a2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800438c:	4b09      	ldr	r3, [pc, #36]	; (80043b4 <prvProcessTimerOrBlockTask+0x98>)
 800438e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004392:	601a      	str	r2, [r3, #0]
 8004394:	f3bf 8f4f 	dsb	sy
 8004398:	f3bf 8f6f 	isb	sy
}
 800439c:	e001      	b.n	80043a2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800439e:	f7ff f935 	bl	800360c <xTaskResumeAll>
}
 80043a2:	bf00      	nop
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}
 80043aa:	bf00      	nop
 80043ac:	200001d0 	.word	0x200001d0
 80043b0:	200001d4 	.word	0x200001d4
 80043b4:	e000ed04 	.word	0xe000ed04

080043b8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80043b8:	b480      	push	{r7}
 80043ba:	b085      	sub	sp, #20
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80043c0:	4b0e      	ldr	r3, [pc, #56]	; (80043fc <prvGetNextExpireTime+0x44>)
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d101      	bne.n	80043ce <prvGetNextExpireTime+0x16>
 80043ca:	2201      	movs	r2, #1
 80043cc:	e000      	b.n	80043d0 <prvGetNextExpireTime+0x18>
 80043ce:	2200      	movs	r2, #0
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d105      	bne.n	80043e8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80043dc:	4b07      	ldr	r3, [pc, #28]	; (80043fc <prvGetNextExpireTime+0x44>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	68db      	ldr	r3, [r3, #12]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	60fb      	str	r3, [r7, #12]
 80043e6:	e001      	b.n	80043ec <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 80043e8:	2300      	movs	r3, #0
 80043ea:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 80043ec:	68fb      	ldr	r3, [r7, #12]
}
 80043ee:	4618      	mov	r0, r3
 80043f0:	3714      	adds	r7, #20
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	200001cc 	.word	0x200001cc

08004400 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004408:	f7ff f99c 	bl	8003744 <xTaskGetTickCount>
 800440c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800440e:	4b0b      	ldr	r3, [pc, #44]	; (800443c <prvSampleTimeNow+0x3c>)
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	68fa      	ldr	r2, [r7, #12]
 8004414:	429a      	cmp	r2, r3
 8004416:	d205      	bcs.n	8004424 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004418:	f000 f8e6 	bl	80045e8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	2201      	movs	r2, #1
 8004420:	601a      	str	r2, [r3, #0]
 8004422:	e002      	b.n	800442a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2200      	movs	r2, #0
 8004428:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800442a:	4a04      	ldr	r2, [pc, #16]	; (800443c <prvSampleTimeNow+0x3c>)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004430:	68fb      	ldr	r3, [r7, #12]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3710      	adds	r7, #16
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}
 800443a:	bf00      	nop
 800443c:	200001dc 	.word	0x200001dc

08004440 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b086      	sub	sp, #24
 8004444:	af00      	add	r7, sp, #0
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	607a      	str	r2, [r7, #4]
 800444c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800444e:	2300      	movs	r3, #0
 8004450:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	68ba      	ldr	r2, [r7, #8]
 8004456:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800445e:	68ba      	ldr	r2, [r7, #8]
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	429a      	cmp	r2, r3
 8004464:	d812      	bhi.n	800448c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004466:	687a      	ldr	r2, [r7, #4]
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	1ad2      	subs	r2, r2, r3
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	699b      	ldr	r3, [r3, #24]
 8004470:	429a      	cmp	r2, r3
 8004472:	d302      	bcc.n	800447a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8004474:	2301      	movs	r3, #1
 8004476:	617b      	str	r3, [r7, #20]
 8004478:	e01b      	b.n	80044b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800447a:	4b10      	ldr	r3, [pc, #64]	; (80044bc <prvInsertTimerInActiveList+0x7c>)
 800447c:	681a      	ldr	r2, [r3, #0]
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	3304      	adds	r3, #4
 8004482:	4619      	mov	r1, r3
 8004484:	4610      	mov	r0, r2
 8004486:	f7fe fa26 	bl	80028d6 <vListInsert>
 800448a:	e012      	b.n	80044b2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800448c:	687a      	ldr	r2, [r7, #4]
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	429a      	cmp	r2, r3
 8004492:	d206      	bcs.n	80044a2 <prvInsertTimerInActiveList+0x62>
 8004494:	68ba      	ldr	r2, [r7, #8]
 8004496:	683b      	ldr	r3, [r7, #0]
 8004498:	429a      	cmp	r2, r3
 800449a:	d302      	bcc.n	80044a2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800449c:	2301      	movs	r3, #1
 800449e:	617b      	str	r3, [r7, #20]
 80044a0:	e007      	b.n	80044b2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80044a2:	4b07      	ldr	r3, [pc, #28]	; (80044c0 <prvInsertTimerInActiveList+0x80>)
 80044a4:	681a      	ldr	r2, [r3, #0]
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	3304      	adds	r3, #4
 80044aa:	4619      	mov	r1, r3
 80044ac:	4610      	mov	r0, r2
 80044ae:	f7fe fa12 	bl	80028d6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80044b2:	697b      	ldr	r3, [r7, #20]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	3718      	adds	r7, #24
 80044b8:	46bd      	mov	sp, r7
 80044ba:	bd80      	pop	{r7, pc}
 80044bc:	200001d0 	.word	0x200001d0
 80044c0:	200001cc 	.word	0x200001cc

080044c4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b08c      	sub	sp, #48	; 0x30
 80044c8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80044ca:	e07a      	b.n	80045c2 <prvProcessReceivedCommands+0xfe>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	db76      	blt.n	80045c0 <prvProcessReceivedCommands+0xfc>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	627b      	str	r3, [r7, #36]	; 0x24

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	695b      	ldr	r3, [r3, #20]
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d004      	beq.n	80044e8 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80044de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e0:	3304      	adds	r3, #4
 80044e2:	4618      	mov	r0, r3
 80044e4:	f7fe fa30 	bl	8002948 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80044e8:	1d3b      	adds	r3, r7, #4
 80044ea:	4618      	mov	r0, r3
 80044ec:	f7ff ff88 	bl	8004400 <prvSampleTimeNow>
 80044f0:	6238      	str	r0, [r7, #32]

			switch( xMessage.xMessageID )
 80044f2:	68bb      	ldr	r3, [r7, #8]
 80044f4:	2b09      	cmp	r3, #9
 80044f6:	d864      	bhi.n	80045c2 <prvProcessReceivedCommands+0xfe>
 80044f8:	a201      	add	r2, pc, #4	; (adr r2, 8004500 <prvProcessReceivedCommands+0x3c>)
 80044fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044fe:	bf00      	nop
 8004500:	08004529 	.word	0x08004529
 8004504:	08004529 	.word	0x08004529
 8004508:	08004529 	.word	0x08004529
 800450c:	080045c3 	.word	0x080045c3
 8004510:	08004583 	.word	0x08004583
 8004514:	080045b9 	.word	0x080045b9
 8004518:	08004529 	.word	0x08004529
 800451c:	08004529 	.word	0x08004529
 8004520:	080045c3 	.word	0x080045c3
 8004524:	08004583 	.word	0x08004583
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452c:	699b      	ldr	r3, [r3, #24]
 800452e:	18d1      	adds	r1, r2, r3
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	6a3a      	ldr	r2, [r7, #32]
 8004534:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004536:	f7ff ff83 	bl	8004440 <prvInsertTimerInActiveList>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d040      	beq.n	80045c2 <prvProcessReceivedCommands+0xfe>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004544:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004546:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004548:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800454a:	69db      	ldr	r3, [r3, #28]
 800454c:	2b01      	cmp	r3, #1
 800454e:	d138      	bne.n	80045c2 <prvProcessReceivedCommands+0xfe>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004550:	68fa      	ldr	r2, [r7, #12]
 8004552:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004554:	699b      	ldr	r3, [r3, #24]
 8004556:	441a      	add	r2, r3
 8004558:	2300      	movs	r3, #0
 800455a:	9300      	str	r3, [sp, #0]
 800455c:	2300      	movs	r3, #0
 800455e:	2100      	movs	r1, #0
 8004560:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004562:	f7ff fe3d 	bl	80041e0 <xTimerGenericCommand>
 8004566:	61f8      	str	r0, [r7, #28]
							configASSERT( xResult );
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d129      	bne.n	80045c2 <prvProcessReceivedCommands+0xfe>
 800456e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004572:	f383 8811 	msr	BASEPRI, r3
 8004576:	f3bf 8f6f 	isb	sy
 800457a:	f3bf 8f4f 	dsb	sy
 800457e:	61bb      	str	r3, [r7, #24]
 8004580:	e7fe      	b.n	8004580 <prvProcessReceivedCommands+0xbc>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004586:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800458a:	699b      	ldr	r3, [r3, #24]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d109      	bne.n	80045a4 <prvProcessReceivedCommands+0xe0>
 8004590:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004594:	f383 8811 	msr	BASEPRI, r3
 8004598:	f3bf 8f6f 	isb	sy
 800459c:	f3bf 8f4f 	dsb	sy
 80045a0:	617b      	str	r3, [r7, #20]
 80045a2:	e7fe      	b.n	80045a2 <prvProcessReceivedCommands+0xde>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80045a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a6:	699a      	ldr	r2, [r3, #24]
 80045a8:	6a3b      	ldr	r3, [r7, #32]
 80045aa:	18d1      	adds	r1, r2, r3
 80045ac:	6a3b      	ldr	r3, [r7, #32]
 80045ae:	6a3a      	ldr	r2, [r7, #32]
 80045b0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80045b2:	f7ff ff45 	bl	8004440 <prvInsertTimerInActiveList>
					break;
 80045b6:	e004      	b.n	80045c2 <prvProcessReceivedCommands+0xfe>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 80045b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80045ba:	f000 fbab 	bl	8004d14 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80045be:	e000      	b.n	80045c2 <prvProcessReceivedCommands+0xfe>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80045c0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80045c2:	4b08      	ldr	r3, [pc, #32]	; (80045e4 <prvProcessReceivedCommands+0x120>)
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f107 0108 	add.w	r1, r7, #8
 80045ca:	2200      	movs	r2, #0
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7fe fc39 	bl	8002e44 <xQueueReceive>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f47f af79 	bne.w	80044cc <prvProcessReceivedCommands+0x8>
	}
}
 80045da:	bf00      	nop
 80045dc:	3728      	adds	r7, #40	; 0x28
 80045de:	46bd      	mov	sp, r7
 80045e0:	bd80      	pop	{r7, pc}
 80045e2:	bf00      	nop
 80045e4:	200001d4 	.word	0x200001d4

080045e8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b088      	sub	sp, #32
 80045ec:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80045ee:	e044      	b.n	800467a <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80045f0:	4b2b      	ldr	r3, [pc, #172]	; (80046a0 <prvSwitchTimerLists+0xb8>)
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	68db      	ldr	r3, [r3, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045fa:	4b29      	ldr	r3, [pc, #164]	; (80046a0 <prvSwitchTimerLists+0xb8>)
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	68db      	ldr	r3, [r3, #12]
 8004602:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	3304      	adds	r3, #4
 8004608:	4618      	mov	r0, r3
 800460a:	f7fe f99d 	bl	8002948 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004612:	68f8      	ldr	r0, [r7, #12]
 8004614:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	69db      	ldr	r3, [r3, #28]
 800461a:	2b01      	cmp	r3, #1
 800461c:	d12d      	bne.n	800467a <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	693a      	ldr	r2, [r7, #16]
 8004624:	4413      	add	r3, r2
 8004626:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004628:	68ba      	ldr	r2, [r7, #8]
 800462a:	693b      	ldr	r3, [r7, #16]
 800462c:	429a      	cmp	r2, r3
 800462e:	d90e      	bls.n	800464e <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	68ba      	ldr	r2, [r7, #8]
 8004634:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800463c:	4b18      	ldr	r3, [pc, #96]	; (80046a0 <prvSwitchTimerLists+0xb8>)
 800463e:	681a      	ldr	r2, [r3, #0]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	3304      	adds	r3, #4
 8004644:	4619      	mov	r1, r3
 8004646:	4610      	mov	r0, r2
 8004648:	f7fe f945 	bl	80028d6 <vListInsert>
 800464c:	e015      	b.n	800467a <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800464e:	2300      	movs	r3, #0
 8004650:	9300      	str	r3, [sp, #0]
 8004652:	2300      	movs	r3, #0
 8004654:	693a      	ldr	r2, [r7, #16]
 8004656:	2100      	movs	r1, #0
 8004658:	68f8      	ldr	r0, [r7, #12]
 800465a:	f7ff fdc1 	bl	80041e0 <xTimerGenericCommand>
 800465e:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d109      	bne.n	800467a <prvSwitchTimerLists+0x92>
 8004666:	f04f 0350 	mov.w	r3, #80	; 0x50
 800466a:	f383 8811 	msr	BASEPRI, r3
 800466e:	f3bf 8f6f 	isb	sy
 8004672:	f3bf 8f4f 	dsb	sy
 8004676:	603b      	str	r3, [r7, #0]
 8004678:	e7fe      	b.n	8004678 <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800467a:	4b09      	ldr	r3, [pc, #36]	; (80046a0 <prvSwitchTimerLists+0xb8>)
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d1b5      	bne.n	80045f0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004684:	4b06      	ldr	r3, [pc, #24]	; (80046a0 <prvSwitchTimerLists+0xb8>)
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800468a:	4b06      	ldr	r3, [pc, #24]	; (80046a4 <prvSwitchTimerLists+0xbc>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	4a04      	ldr	r2, [pc, #16]	; (80046a0 <prvSwitchTimerLists+0xb8>)
 8004690:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004692:	4a04      	ldr	r2, [pc, #16]	; (80046a4 <prvSwitchTimerLists+0xbc>)
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	6013      	str	r3, [r2, #0]
}
 8004698:	bf00      	nop
 800469a:	3718      	adds	r7, #24
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	200001cc 	.word	0x200001cc
 80046a4:	200001d0 	.word	0x200001d0

080046a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80046a8:	b580      	push	{r7, lr}
 80046aa:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80046ac:	f000 f956 	bl	800495c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80046b0:	4b12      	ldr	r3, [pc, #72]	; (80046fc <prvCheckForValidListAndQueue+0x54>)
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d11d      	bne.n	80046f4 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 80046b8:	4811      	ldr	r0, [pc, #68]	; (8004700 <prvCheckForValidListAndQueue+0x58>)
 80046ba:	f7fe f8bb 	bl	8002834 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80046be:	4811      	ldr	r0, [pc, #68]	; (8004704 <prvCheckForValidListAndQueue+0x5c>)
 80046c0:	f7fe f8b8 	bl	8002834 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80046c4:	4b10      	ldr	r3, [pc, #64]	; (8004708 <prvCheckForValidListAndQueue+0x60>)
 80046c6:	4a0e      	ldr	r2, [pc, #56]	; (8004700 <prvCheckForValidListAndQueue+0x58>)
 80046c8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80046ca:	4b10      	ldr	r3, [pc, #64]	; (800470c <prvCheckForValidListAndQueue+0x64>)
 80046cc:	4a0d      	ldr	r2, [pc, #52]	; (8004704 <prvCheckForValidListAndQueue+0x5c>)
 80046ce:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 80046d0:	2200      	movs	r2, #0
 80046d2:	210c      	movs	r1, #12
 80046d4:	200a      	movs	r0, #10
 80046d6:	f7fe f9c9 	bl	8002a6c <xQueueGenericCreate>
 80046da:	4602      	mov	r2, r0
 80046dc:	4b07      	ldr	r3, [pc, #28]	; (80046fc <prvCheckForValidListAndQueue+0x54>)
 80046de:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80046e0:	4b06      	ldr	r3, [pc, #24]	; (80046fc <prvCheckForValidListAndQueue+0x54>)
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d005      	beq.n	80046f4 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80046e8:	4b04      	ldr	r3, [pc, #16]	; (80046fc <prvCheckForValidListAndQueue+0x54>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4908      	ldr	r1, [pc, #32]	; (8004710 <prvCheckForValidListAndQueue+0x68>)
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fe fd94 	bl	800321c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80046f4:	f000 f960 	bl	80049b8 <vPortExitCritical>
}
 80046f8:	bf00      	nop
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	200001d4 	.word	0x200001d4
 8004700:	200001a4 	.word	0x200001a4
 8004704:	200001b8 	.word	0x200001b8
 8004708:	200001cc 	.word	0x200001cc
 800470c:	200001d0 	.word	0x200001d0
 8004710:	08005824 	.word	0x08005824

08004714 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t* pxPortInitialiseStack(StackType_t *pxTopOfStack,
		TaskFunction_t pxCode, void *pvParameters) {
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	60b9      	str	r1, [r7, #8]
 800471e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	 interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	 of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	3b04      	subs	r3, #4
 8004724:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR; /* xPSR */
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800472c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	3b04      	subs	r3, #4
 8004732:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ((StackType_t) pxCode) & portSTART_ADDRESS_MASK; /* PC */
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	f023 0201 	bic.w	r2, r3, #1
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	3b04      	subs	r3, #4
 8004742:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (StackType_t) portTASK_RETURN_ADDRESS; /* LR */
 8004744:	4a0c      	ldr	r2, [pc, #48]	; (8004778 <pxPortInitialiseStack+0x64>)
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5; /* R12, R3, R2 and R1. */
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	3b14      	subs	r3, #20
 800474e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = (StackType_t) pvParameters; /* R0 */
 8004750:	687a      	ldr	r2, [r7, #4]
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	 own exec return value. */
	pxTopOfStack--;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	3b04      	subs	r3, #4
 800475a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f06f 0202 	mvn.w	r2, #2
 8004762:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	3b20      	subs	r3, #32
 8004768:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800476a:	68fb      	ldr	r3, [r7, #12]
}
 800476c:	4618      	mov	r0, r3
 800476e:	3714      	adds	r7, #20
 8004770:	46bd      	mov	sp, r7
 8004772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004776:	4770      	bx	lr
 8004778:	0800477d 	.word	0x0800477d

0800477c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError(void) {
 800477c:	b480      	push	{r7}
 800477e:	b085      	sub	sp, #20
 8004780:	af00      	add	r7, sp, #0
	volatile uint32_t ulDummy = 0;
 8004782:	2300      	movs	r3, #0
 8004784:	607b      	str	r3, [r7, #4]
	 its caller as there is nothing to return to.  If a task wants to exit it
	 should instead call vTaskDelete( NULL ).

	 Artificially force an assert() to be triggered if configASSERT() is
	 defined, then stop here so application writers can catch the error. */
	configASSERT(uxCriticalNesting == ~0UL);
 8004786:	4b11      	ldr	r3, [pc, #68]	; (80047cc <prvTaskExitError+0x50>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800478e:	d009      	beq.n	80047a4 <prvTaskExitError+0x28>
 8004790:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004794:	f383 8811 	msr	BASEPRI, r3
 8004798:	f3bf 8f6f 	isb	sy
 800479c:	f3bf 8f4f 	dsb	sy
 80047a0:	60fb      	str	r3, [r7, #12]
 80047a2:	e7fe      	b.n	80047a2 <prvTaskExitError+0x26>
 80047a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80047a8:	f383 8811 	msr	BASEPRI, r3
 80047ac:	f3bf 8f6f 	isb	sy
 80047b0:	f3bf 8f4f 	dsb	sy
 80047b4:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while (ulDummy == 0) {
 80047b6:	bf00      	nop
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d0fc      	beq.n	80047b8 <prvTaskExitError+0x3c>
		 about code appearing after this function is called - making ulDummy
		 volatile makes the compiler think the function could return and
		 therefore not output an 'unreachable code' warning for code that appears
		 after it. */
	}
}
 80047be:	bf00      	nop
 80047c0:	3714      	adds	r7, #20
 80047c2:	46bd      	mov	sp, r7
 80047c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c8:	4770      	bx	lr
 80047ca:	bf00      	nop
 80047cc:	2000000c 	.word	0x2000000c

080047d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler(void) {
	__asm volatile (
 80047d0:	4b07      	ldr	r3, [pc, #28]	; (80047f0 <pxCurrentTCBConst2>)
 80047d2:	6819      	ldr	r1, [r3, #0]
 80047d4:	6808      	ldr	r0, [r1, #0]
 80047d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047da:	f380 8809 	msr	PSP, r0
 80047de:	f3bf 8f6f 	isb	sy
 80047e2:	f04f 0000 	mov.w	r0, #0
 80047e6:	f380 8811 	msr	BASEPRI, r0
 80047ea:	4770      	bx	lr
 80047ec:	f3af 8000 	nop.w

080047f0 <pxCurrentTCBConst2>:
 80047f0:	200000a0 	.word	0x200000a0
			"	bx r14							\n"
			"									\n"
			"	.align 4						\n"
			"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
	);
}
 80047f4:	bf00      	nop
 80047f6:	bf00      	nop

080047f8 <prvPortStartFirstTask>:
static void prvPortStartFirstTask(void) {
	/* Start the first task.  This also clears the bit that indicates the FPU is
	 in use in case the FPU was used before the scheduler was started - which
	 would otherwise result in the unnecessary leaving of space in the SVC stack
	 for lazy saving of FPU registers. */
	__asm volatile(
 80047f8:	4808      	ldr	r0, [pc, #32]	; (800481c <prvPortStartFirstTask+0x24>)
 80047fa:	6800      	ldr	r0, [r0, #0]
 80047fc:	6800      	ldr	r0, [r0, #0]
 80047fe:	f380 8808 	msr	MSP, r0
 8004802:	f04f 0000 	mov.w	r0, #0
 8004806:	f380 8814 	msr	CONTROL, r0
 800480a:	b662      	cpsie	i
 800480c:	b661      	cpsie	f
 800480e:	f3bf 8f4f 	dsb	sy
 8004812:	f3bf 8f6f 	isb	sy
 8004816:	df00      	svc	0
 8004818:	bf00      	nop
			" dsb					\n"
			" isb					\n"
			" svc 0					\n" /* System call to start first task. */
			" nop					\n"
	);
}
 800481a:	bf00      	nop
 800481c:	e000ed08 	.word	0xe000ed08

08004820 <xPortStartScheduler>:
/*-----------------------------------------------------------*/

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler(void) {
 8004820:	b580      	push	{r7, lr}
 8004822:	b086      	sub	sp, #24
 8004824:	af00      	add	r7, sp, #0
	configASSERT(configMAX_SYSCALL_INTERRUPT_PRIORITY);

	/* This port can be used on all revisions of the Cortex-M7 core other than
	 the r0p1 parts.  r0p1 parts should use the port from the
	 /source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT(portCPUID != portCORTEX_M7_r0p1_ID);
 8004826:	4b44      	ldr	r3, [pc, #272]	; (8004938 <xPortStartScheduler+0x118>)
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4a44      	ldr	r2, [pc, #272]	; (800493c <xPortStartScheduler+0x11c>)
 800482c:	4293      	cmp	r3, r2
 800482e:	d109      	bne.n	8004844 <xPortStartScheduler+0x24>
 8004830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004834:	f383 8811 	msr	BASEPRI, r3
 8004838:	f3bf 8f6f 	isb	sy
 800483c:	f3bf 8f4f 	dsb	sy
 8004840:	613b      	str	r3, [r7, #16]
 8004842:	e7fe      	b.n	8004842 <xPortStartScheduler+0x22>
	configASSERT(portCPUID != portCORTEX_M7_r0p0_ID);
 8004844:	4b3c      	ldr	r3, [pc, #240]	; (8004938 <xPortStartScheduler+0x118>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a3d      	ldr	r2, [pc, #244]	; (8004940 <xPortStartScheduler+0x120>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d109      	bne.n	8004862 <xPortStartScheduler+0x42>
 800484e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004852:	f383 8811 	msr	BASEPRI, r3
 8004856:	f3bf 8f6f 	isb	sy
 800485a:	f3bf 8f4f 	dsb	sy
 800485e:	60fb      	str	r3, [r7, #12]
 8004860:	e7fe      	b.n	8004860 <xPortStartScheduler+0x40>

#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t *const pucFirstUserPriorityRegister =
 8004862:	4b38      	ldr	r3, [pc, #224]	; (8004944 <xPortStartScheduler+0x124>)
 8004864:	617b      	str	r3, [r7, #20]
		 functions can be called.  ISR safe functions are those that end in
		 "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		 ensure interrupt entry is as fast and simple as possible.

		 Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004866:	697b      	ldr	r3, [r7, #20]
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	b2db      	uxtb	r3, r3
 800486c:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		 possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800486e:	697b      	ldr	r3, [r7, #20]
 8004870:	22ff      	movs	r2, #255	; 0xff
 8004872:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004874:	697b      	ldr	r3, [r7, #20]
 8004876:	781b      	ldrb	r3, [r3, #0]
 8004878:	b2db      	uxtb	r3, r3
 800487a:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY
				& ucMaxPriorityValue;
 800487c:	78fb      	ldrb	r3, [r7, #3]
 800487e:	b2db      	uxtb	r3, r3
 8004880:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004884:	b2da      	uxtb	r2, r3
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY
 8004886:	4b30      	ldr	r3, [pc, #192]	; (8004948 <xPortStartScheduler+0x128>)
 8004888:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		 of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800488a:	4b30      	ldr	r3, [pc, #192]	; (800494c <xPortStartScheduler+0x12c>)
 800488c:	2207      	movs	r2, #7
 800488e:	601a      	str	r2, [r3, #0]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
 8004890:	e009      	b.n	80048a6 <xPortStartScheduler+0x86>
			ulMaxPRIGROUPValue--;
 8004892:	4b2e      	ldr	r3, [pc, #184]	; (800494c <xPortStartScheduler+0x12c>)
 8004894:	681b      	ldr	r3, [r3, #0]
 8004896:	3b01      	subs	r3, #1
 8004898:	4a2c      	ldr	r2, [pc, #176]	; (800494c <xPortStartScheduler+0x12c>)
 800489a:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= (uint8_t) 0x01;
 800489c:	78fb      	ldrb	r3, [r7, #3]
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	005b      	lsls	r3, r3, #1
 80048a2:	b2db      	uxtb	r3, r3
 80048a4:	70fb      	strb	r3, [r7, #3]
		while ((ucMaxPriorityValue & portTOP_BIT_OF_BYTE) == portTOP_BIT_OF_BYTE) {
 80048a6:	78fb      	ldrb	r3, [r7, #3]
 80048a8:	b2db      	uxtb	r3, r3
 80048aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048ae:	2b80      	cmp	r3, #128	; 0x80
 80048b0:	d0ef      	beq.n	8004892 <xPortStartScheduler+0x72>
#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			 priority bits matches the number of priority bits actually queried
			 from the hardware. */
			configASSERT(
 80048b2:	4b26      	ldr	r3, [pc, #152]	; (800494c <xPortStartScheduler+0x12c>)
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	f1c3 0307 	rsb	r3, r3, #7
 80048ba:	2b04      	cmp	r3, #4
 80048bc:	d009      	beq.n	80048d2 <xPortStartScheduler+0xb2>
 80048be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048c2:	f383 8811 	msr	BASEPRI, r3
 80048c6:	f3bf 8f6f 	isb	sy
 80048ca:	f3bf 8f4f 	dsb	sy
 80048ce:	60bb      	str	r3, [r7, #8]
 80048d0:	e7fe      	b.n	80048d0 <xPortStartScheduler+0xb0>
		}
#endif

		/* Shift the priority group value back to its position within the AIRCR
		 register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80048d2:	4b1e      	ldr	r3, [pc, #120]	; (800494c <xPortStartScheduler+0x12c>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	021b      	lsls	r3, r3, #8
 80048d8:	4a1c      	ldr	r2, [pc, #112]	; (800494c <xPortStartScheduler+0x12c>)
 80048da:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80048dc:	4b1b      	ldr	r3, [pc, #108]	; (800494c <xPortStartScheduler+0x12c>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80048e4:	4a19      	ldr	r2, [pc, #100]	; (800494c <xPortStartScheduler+0x12c>)
 80048e6:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		 value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	b2da      	uxtb	r2, r3
 80048ec:	697b      	ldr	r3, [r7, #20]
 80048ee:	701a      	strb	r2, [r3, #0]
	}
#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80048f0:	4b17      	ldr	r3, [pc, #92]	; (8004950 <xPortStartScheduler+0x130>)
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	4a16      	ldr	r2, [pc, #88]	; (8004950 <xPortStartScheduler+0x130>)
 80048f6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048fa:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80048fc:	4b14      	ldr	r3, [pc, #80]	; (8004950 <xPortStartScheduler+0x130>)
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	4a13      	ldr	r2, [pc, #76]	; (8004950 <xPortStartScheduler+0x130>)
 8004902:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004906:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	 here already. */
	vPortSetupTimerInterrupt();
 8004908:	f000 f8d6 	bl	8004ab8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800490c:	4b11      	ldr	r3, [pc, #68]	; (8004954 <xPortStartScheduler+0x134>)
 800490e:	2200      	movs	r2, #0
 8004910:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004912:	f000 f8f5 	bl	8004b00 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR) |= portASPEN_AND_LSPEN_BITS;
 8004916:	4b10      	ldr	r3, [pc, #64]	; (8004958 <xPortStartScheduler+0x138>)
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	4a0f      	ldr	r2, [pc, #60]	; (8004958 <xPortStartScheduler+0x138>)
 800491c:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004920:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004922:	f7ff ff69 	bl	80047f8 <prvPortStartFirstTask>
	 exit error function to prevent compiler warnings about a static function
	 not being called in the case that the application writer overrides this
	 functionality by defining configTASK_RETURN_ADDRESS.  Call
	 vTaskSwitchContext() so link time optimisation does not remove the
	 symbol. */
	vTaskSwitchContext();
 8004926:	f7fe ffd5 	bl	80038d4 <vTaskSwitchContext>
	prvTaskExitError();
 800492a:	f7ff ff27 	bl	800477c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800492e:	2300      	movs	r3, #0
}
 8004930:	4618      	mov	r0, r3
 8004932:	3718      	adds	r7, #24
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}
 8004938:	e000ed00 	.word	0xe000ed00
 800493c:	410fc271 	.word	0x410fc271
 8004940:	410fc270 	.word	0x410fc270
 8004944:	e000e400 	.word	0xe000e400
 8004948:	200001e0 	.word	0x200001e0
 800494c:	200001e4 	.word	0x200001e4
 8004950:	e000ed20 	.word	0xe000ed20
 8004954:	2000000c 	.word	0x2000000c
 8004958:	e000ef34 	.word	0xe000ef34

0800495c <vPortEnterCritical>:
	 Artificially force an assert. */
	configASSERT(uxCriticalNesting == 1000UL);
}
/*-----------------------------------------------------------*/

void vPortEnterCritical(void) {
 800495c:	b480      	push	{r7}
 800495e:	b083      	sub	sp, #12
 8004960:	af00      	add	r7, sp, #0
 8004962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004966:	f383 8811 	msr	BASEPRI, r3
 800496a:	f3bf 8f6f 	isb	sy
 800496e:	f3bf 8f4f 	dsb	sy
 8004972:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004974:	4b0e      	ldr	r3, [pc, #56]	; (80049b0 <vPortEnterCritical+0x54>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	3301      	adds	r3, #1
 800497a:	4a0d      	ldr	r2, [pc, #52]	; (80049b0 <vPortEnterCritical+0x54>)
 800497c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	 assert() if it is being called from an interrupt context.  Only API
	 functions that end in "FromISR" can be used in an interrupt.  Only assert if
	 the critical nesting count is 1 to protect against recursive calls if the
	 assert function also uses a critical section. */
	if (uxCriticalNesting == 1) {
 800497e:	4b0c      	ldr	r3, [pc, #48]	; (80049b0 <vPortEnterCritical+0x54>)
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	2b01      	cmp	r3, #1
 8004984:	d10e      	bne.n	80049a4 <vPortEnterCritical+0x48>
		configASSERT(( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0);
 8004986:	4b0b      	ldr	r3, [pc, #44]	; (80049b4 <vPortEnterCritical+0x58>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	b2db      	uxtb	r3, r3
 800498c:	2b00      	cmp	r3, #0
 800498e:	d009      	beq.n	80049a4 <vPortEnterCritical+0x48>
 8004990:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004994:	f383 8811 	msr	BASEPRI, r3
 8004998:	f3bf 8f6f 	isb	sy
 800499c:	f3bf 8f4f 	dsb	sy
 80049a0:	603b      	str	r3, [r7, #0]
 80049a2:	e7fe      	b.n	80049a2 <vPortEnterCritical+0x46>
	}
}
 80049a4:	bf00      	nop
 80049a6:	370c      	adds	r7, #12
 80049a8:	46bd      	mov	sp, r7
 80049aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ae:	4770      	bx	lr
 80049b0:	2000000c 	.word	0x2000000c
 80049b4:	e000ed04 	.word	0xe000ed04

080049b8 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical(void) {
 80049b8:	b480      	push	{r7}
 80049ba:	b083      	sub	sp, #12
 80049bc:	af00      	add	r7, sp, #0
	configASSERT(uxCriticalNesting);
 80049be:	4b11      	ldr	r3, [pc, #68]	; (8004a04 <vPortExitCritical+0x4c>)
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d109      	bne.n	80049da <vPortExitCritical+0x22>
 80049c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049ca:	f383 8811 	msr	BASEPRI, r3
 80049ce:	f3bf 8f6f 	isb	sy
 80049d2:	f3bf 8f4f 	dsb	sy
 80049d6:	607b      	str	r3, [r7, #4]
 80049d8:	e7fe      	b.n	80049d8 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 80049da:	4b0a      	ldr	r3, [pc, #40]	; (8004a04 <vPortExitCritical+0x4c>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	3b01      	subs	r3, #1
 80049e0:	4a08      	ldr	r2, [pc, #32]	; (8004a04 <vPortExitCritical+0x4c>)
 80049e2:	6013      	str	r3, [r2, #0]
	if (uxCriticalNesting == 0) {
 80049e4:	4b07      	ldr	r3, [pc, #28]	; (8004a04 <vPortExitCritical+0x4c>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d104      	bne.n	80049f6 <vPortExitCritical+0x3e>
 80049ec:	2300      	movs	r3, #0
 80049ee:	603b      	str	r3, [r7, #0]
	__asm volatile
 80049f0:	683b      	ldr	r3, [r7, #0]
 80049f2:	f383 8811 	msr	BASEPRI, r3
		portENABLE_INTERRUPTS();
	}
}
 80049f6:	bf00      	nop
 80049f8:	370c      	adds	r7, #12
 80049fa:	46bd      	mov	sp, r7
 80049fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a00:	4770      	bx	lr
 8004a02:	bf00      	nop
 8004a04:	2000000c 	.word	0x2000000c
	...

08004a10 <PendSV_Handler>:
/*-----------------------------------------------------------*/

void xPortPendSVHandler(void) {
	/* This is a naked function. */

	__asm volatile
 8004a10:	f3ef 8009 	mrs	r0, PSP
 8004a14:	f3bf 8f6f 	isb	sy
 8004a18:	4b15      	ldr	r3, [pc, #84]	; (8004a70 <pxCurrentTCBConst>)
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	f01e 0f10 	tst.w	lr, #16
 8004a20:	bf08      	it	eq
 8004a22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004a26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a2a:	6010      	str	r0, [r2, #0]
 8004a2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004a30:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004a34:	f380 8811 	msr	BASEPRI, r0
 8004a38:	f3bf 8f4f 	dsb	sy
 8004a3c:	f3bf 8f6f 	isb	sy
 8004a40:	f7fe ff48 	bl	80038d4 <vTaskSwitchContext>
 8004a44:	f04f 0000 	mov.w	r0, #0
 8004a48:	f380 8811 	msr	BASEPRI, r0
 8004a4c:	bc09      	pop	{r0, r3}
 8004a4e:	6819      	ldr	r1, [r3, #0]
 8004a50:	6808      	ldr	r0, [r1, #0]
 8004a52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a56:	f01e 0f10 	tst.w	lr, #16
 8004a5a:	bf08      	it	eq
 8004a5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004a60:	f380 8809 	msr	PSP, r0
 8004a64:	f3bf 8f6f 	isb	sy
 8004a68:	4770      	bx	lr
 8004a6a:	bf00      	nop
 8004a6c:	f3af 8000 	nop.w

08004a70 <pxCurrentTCBConst>:
 8004a70:	200000a0 	.word	0x200000a0
			"										\n"
			"	.align 4							\n"
			"pxCurrentTCBConst: .word pxCurrentTCB	\n"
			::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004a74:	bf00      	nop
 8004a76:	bf00      	nop

08004a78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler(void) {
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b082      	sub	sp, #8
 8004a7c:	af00      	add	r7, sp, #0
	__asm volatile
 8004a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a82:	f383 8811 	msr	BASEPRI, r3
 8004a86:	f3bf 8f6f 	isb	sy
 8004a8a:	f3bf 8f4f 	dsb	sy
 8004a8e:	607b      	str	r3, [r7, #4]
	 known. */
	portDISABLE_INTERRUPTS();
	traceISR_ENTER();
	{
		/* Increment the RTOS tick. */
		if (xTaskIncrementTick() != pdFALSE) {
 8004a90:	f7fe fe68 	bl	8003764 <xTaskIncrementTick>
 8004a94:	4603      	mov	r3, r0
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d003      	beq.n	8004aa2 <SysTick_Handler+0x2a>
			traceISR_EXIT_TO_SCHEDULER();
			/* A context switch is required.  Context switching is performed in
			 the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004a9a:	4b06      	ldr	r3, [pc, #24]	; (8004ab4 <SysTick_Handler+0x3c>)
 8004a9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aa0:	601a      	str	r2, [r3, #0]
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	f383 8811 	msr	BASEPRI, r3
		} else {
			traceISR_EXIT();
		}
	}
	portENABLE_INTERRUPTS();
}
 8004aac:	bf00      	nop
 8004aae:	3708      	adds	r7, #8
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	e000ed04 	.word	0xe000ed04

08004ab8 <vPortSetupTimerInterrupt>:

/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt(void) {
 8004ab8:	b480      	push	{r7}
 8004aba:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004abc:	4b0b      	ldr	r3, [pc, #44]	; (8004aec <vPortSetupTimerInterrupt+0x34>)
 8004abe:	2200      	movs	r2, #0
 8004ac0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ac2:	4b0b      	ldr	r3, [pc, #44]	; (8004af0 <vPortSetupTimerInterrupt+0x38>)
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ)
 8004ac8:	4b0a      	ldr	r3, [pc, #40]	; (8004af4 <vPortSetupTimerInterrupt+0x3c>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	4a0a      	ldr	r2, [pc, #40]	; (8004af8 <vPortSetupTimerInterrupt+0x40>)
 8004ace:	fba2 2303 	umull	r2, r3, r2, r3
 8004ad2:	099b      	lsrs	r3, r3, #6
 8004ad4:	4a09      	ldr	r2, [pc, #36]	; (8004afc <vPortSetupTimerInterrupt+0x44>)
			- 1UL;
 8004ad6:	3b01      	subs	r3, #1
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ)
 8004ad8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT
 8004ada:	4b04      	ldr	r3, [pc, #16]	; (8004aec <vPortSetupTimerInterrupt+0x34>)
 8004adc:	2207      	movs	r2, #7
 8004ade:	601a      	str	r2, [r3, #0]
			| portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT);
}
 8004ae0:	bf00      	nop
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr
 8004aea:	bf00      	nop
 8004aec:	e000e010 	.word	0xe000e010
 8004af0:	e000e018 	.word	0xe000e018
 8004af4:	20000000 	.word	0x20000000
 8004af8:	10624dd3 	.word	0x10624dd3
 8004afc:	e000e014 	.word	0xe000e014

08004b00 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP(void) {
	__asm volatile
 8004b00:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004b10 <vPortEnableVFP+0x10>
 8004b04:	6801      	ldr	r1, [r0, #0]
 8004b06:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004b0a:	6001      	str	r1, [r0, #0]
 8004b0c:	4770      	bx	lr
			"								\n"
			"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
			"	str r1, [r0]				\n"
			"	bx r14						"
	);
}
 8004b0e:	bf00      	nop
 8004b10:	e000ed88 	.word	0xe000ed88

08004b14 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

void vPortValidateInterruptPriority(void) {
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

	/* Obtain the number of the currently executing interrupt. */
	__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004b1a:	f3ef 8305 	mrs	r3, IPSR
 8004b1e:	60fb      	str	r3, [r7, #12]

	/* Is the interrupt number a user defined interrupt? */
	if (ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER) {
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	2b0f      	cmp	r3, #15
 8004b24:	d913      	bls.n	8004b4e <vPortValidateInterruptPriority+0x3a>
		/* Look up the interrupt's priority. */
		ucCurrentPriority = pcInterruptPriorityRegisters[ulCurrentInterrupt];
 8004b26:	4a16      	ldr	r2, [pc, #88]	; (8004b80 <vPortValidateInterruptPriority+0x6c>)
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	781b      	ldrb	r3, [r3, #0]
 8004b2e:	72fb      	strb	r3, [r7, #11]
		 interrupt entry is as fast and simple as possible.

		 The following links provide detailed information:
		 http://www.freertos.org/RTOS-Cortex-M3-M4.html
		 http://www.freertos.org/FAQHelp.html */
		configASSERT(ucCurrentPriority >= ucMaxSysCallPriority);
 8004b30:	4b14      	ldr	r3, [pc, #80]	; (8004b84 <vPortValidateInterruptPriority+0x70>)
 8004b32:	781b      	ldrb	r3, [r3, #0]
 8004b34:	7afa      	ldrb	r2, [r7, #11]
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d209      	bcs.n	8004b4e <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8004b3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b3e:	f383 8811 	msr	BASEPRI, r3
 8004b42:	f3bf 8f6f 	isb	sy
 8004b46:	f3bf 8f4f 	dsb	sy
 8004b4a:	607b      	str	r3, [r7, #4]
 8004b4c:	e7fe      	b.n	8004b4c <vPortValidateInterruptPriority+0x38>
	 configuration then the correct setting can be achieved on all Cortex-M
	 devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
	 scheduler.  Note however that some vendor specific peripheral libraries
	 assume a non-zero priority group setting, in which cases using a value
	 of zero will result in unpredictable behaviour. */
	configASSERT(
 8004b4e:	4b0e      	ldr	r3, [pc, #56]	; (8004b88 <vPortValidateInterruptPriority+0x74>)
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004b56:	4b0d      	ldr	r3, [pc, #52]	; (8004b8c <vPortValidateInterruptPriority+0x78>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d909      	bls.n	8004b72 <vPortValidateInterruptPriority+0x5e>
 8004b5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b62:	f383 8811 	msr	BASEPRI, r3
 8004b66:	f3bf 8f6f 	isb	sy
 8004b6a:	f3bf 8f4f 	dsb	sy
 8004b6e:	603b      	str	r3, [r7, #0]
 8004b70:	e7fe      	b.n	8004b70 <vPortValidateInterruptPriority+0x5c>
			( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue);
}
 8004b72:	bf00      	nop
 8004b74:	3714      	adds	r7, #20
 8004b76:	46bd      	mov	sp, r7
 8004b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7c:	4770      	bx	lr
 8004b7e:	bf00      	nop
 8004b80:	e000e3f0 	.word	0xe000e3f0
 8004b84:	200001e0 	.word	0x200001e0
 8004b88:	e000ed0c 	.word	0xe000ed0c
 8004b8c:	200001e4 	.word	0x200001e4

08004b90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b08a      	sub	sp, #40	; 0x28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004b98:	2300      	movs	r3, #0
 8004b9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004b9c:	f7fe fd28 	bl	80035f0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004ba0:	4b57      	ldr	r3, [pc, #348]	; (8004d00 <pvPortMalloc+0x170>)
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d101      	bne.n	8004bac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004ba8:	f000 f90c 	bl	8004dc4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004bac:	4b55      	ldr	r3, [pc, #340]	; (8004d04 <pvPortMalloc+0x174>)
 8004bae:	681a      	ldr	r2, [r3, #0]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4013      	ands	r3, r2
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f040 808c 	bne.w	8004cd2 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d01c      	beq.n	8004bfa <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8004bc0:	2208      	movs	r2, #8
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4413      	add	r3, r2
 8004bc6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	f003 0307 	and.w	r3, r3, #7
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d013      	beq.n	8004bfa <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f023 0307 	bic.w	r3, r3, #7
 8004bd8:	3308      	adds	r3, #8
 8004bda:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	f003 0307 	and.w	r3, r3, #7
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d009      	beq.n	8004bfa <pvPortMalloc+0x6a>
 8004be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004bea:	f383 8811 	msr	BASEPRI, r3
 8004bee:	f3bf 8f6f 	isb	sy
 8004bf2:	f3bf 8f4f 	dsb	sy
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	e7fe      	b.n	8004bf8 <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d068      	beq.n	8004cd2 <pvPortMalloc+0x142>
 8004c00:	4b41      	ldr	r3, [pc, #260]	; (8004d08 <pvPortMalloc+0x178>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	687a      	ldr	r2, [r7, #4]
 8004c06:	429a      	cmp	r2, r3
 8004c08:	d863      	bhi.n	8004cd2 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8004c0a:	4b40      	ldr	r3, [pc, #256]	; (8004d0c <pvPortMalloc+0x17c>)
 8004c0c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8004c0e:	4b3f      	ldr	r3, [pc, #252]	; (8004d0c <pvPortMalloc+0x17c>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c14:	e004      	b.n	8004c20 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 8004c16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c18:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8004c1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8004c20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c22:	685b      	ldr	r3, [r3, #4]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	429a      	cmp	r2, r3
 8004c28:	d903      	bls.n	8004c32 <pvPortMalloc+0xa2>
 8004c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d1f1      	bne.n	8004c16 <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8004c32:	4b33      	ldr	r3, [pc, #204]	; (8004d00 <pvPortMalloc+0x170>)
 8004c34:	681b      	ldr	r3, [r3, #0]
 8004c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d04a      	beq.n	8004cd2 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8004c3c:	6a3b      	ldr	r3, [r7, #32]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	2208      	movs	r2, #8
 8004c42:	4413      	add	r3, r2
 8004c44:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8004c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c48:	681a      	ldr	r2, [r3, #0]
 8004c4a:	6a3b      	ldr	r3, [r7, #32]
 8004c4c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8004c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c50:	685a      	ldr	r2, [r3, #4]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	1ad2      	subs	r2, r2, r3
 8004c56:	2308      	movs	r3, #8
 8004c58:	005b      	lsls	r3, r3, #1
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	d91e      	bls.n	8004c9c <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8004c5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4413      	add	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8004c66:	69bb      	ldr	r3, [r7, #24]
 8004c68:	f003 0307 	and.w	r3, r3, #7
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d009      	beq.n	8004c84 <pvPortMalloc+0xf4>
 8004c70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c74:	f383 8811 	msr	BASEPRI, r3
 8004c78:	f3bf 8f6f 	isb	sy
 8004c7c:	f3bf 8f4f 	dsb	sy
 8004c80:	613b      	str	r3, [r7, #16]
 8004c82:	e7fe      	b.n	8004c82 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8004c84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c86:	685a      	ldr	r2, [r3, #4]
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	1ad2      	subs	r2, r2, r3
 8004c8c:	69bb      	ldr	r3, [r7, #24]
 8004c8e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8004c90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c92:	687a      	ldr	r2, [r7, #4]
 8004c94:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8004c96:	69b8      	ldr	r0, [r7, #24]
 8004c98:	f000 f8f6 	bl	8004e88 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8004c9c:	4b1a      	ldr	r3, [pc, #104]	; (8004d08 <pvPortMalloc+0x178>)
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	1ad3      	subs	r3, r2, r3
 8004ca6:	4a18      	ldr	r2, [pc, #96]	; (8004d08 <pvPortMalloc+0x178>)
 8004ca8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8004caa:	4b17      	ldr	r3, [pc, #92]	; (8004d08 <pvPortMalloc+0x178>)
 8004cac:	681a      	ldr	r2, [r3, #0]
 8004cae:	4b18      	ldr	r3, [pc, #96]	; (8004d10 <pvPortMalloc+0x180>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d203      	bcs.n	8004cbe <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8004cb6:	4b14      	ldr	r3, [pc, #80]	; (8004d08 <pvPortMalloc+0x178>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	4a15      	ldr	r2, [pc, #84]	; (8004d10 <pvPortMalloc+0x180>)
 8004cbc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8004cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc0:	685a      	ldr	r2, [r3, #4]
 8004cc2:	4b10      	ldr	r3, [pc, #64]	; (8004d04 <pvPortMalloc+0x174>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	431a      	orrs	r2, r3
 8004cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cca:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8004ccc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cce:	2200      	movs	r2, #0
 8004cd0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8004cd2:	f7fe fc9b 	bl	800360c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	f003 0307 	and.w	r3, r3, #7
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d009      	beq.n	8004cf4 <pvPortMalloc+0x164>
 8004ce0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ce4:	f383 8811 	msr	BASEPRI, r3
 8004ce8:	f3bf 8f6f 	isb	sy
 8004cec:	f3bf 8f4f 	dsb	sy
 8004cf0:	60fb      	str	r3, [r7, #12]
 8004cf2:	e7fe      	b.n	8004cf2 <pvPortMalloc+0x162>
	return pvReturn;
 8004cf4:	69fb      	ldr	r3, [r7, #28]
}
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	3728      	adds	r7, #40	; 0x28
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	20012df0 	.word	0x20012df0
 8004d04:	20012dfc 	.word	0x20012dfc
 8004d08:	20012df4 	.word	0x20012df4
 8004d0c:	20012de8 	.word	0x20012de8
 8004d10:	20012df8 	.word	0x20012df8

08004d14 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b086      	sub	sp, #24
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d046      	beq.n	8004db4 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8004d26:	2308      	movs	r3, #8
 8004d28:	425b      	negs	r3, r3
 8004d2a:	697a      	ldr	r2, [r7, #20]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	685a      	ldr	r2, [r3, #4]
 8004d38:	4b20      	ldr	r3, [pc, #128]	; (8004dbc <vPortFree+0xa8>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d109      	bne.n	8004d56 <vPortFree+0x42>
 8004d42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d46:	f383 8811 	msr	BASEPRI, r3
 8004d4a:	f3bf 8f6f 	isb	sy
 8004d4e:	f3bf 8f4f 	dsb	sy
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	e7fe      	b.n	8004d54 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d009      	beq.n	8004d72 <vPortFree+0x5e>
 8004d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d62:	f383 8811 	msr	BASEPRI, r3
 8004d66:	f3bf 8f6f 	isb	sy
 8004d6a:	f3bf 8f4f 	dsb	sy
 8004d6e:	60bb      	str	r3, [r7, #8]
 8004d70:	e7fe      	b.n	8004d70 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8004d72:	693b      	ldr	r3, [r7, #16]
 8004d74:	685a      	ldr	r2, [r3, #4]
 8004d76:	4b11      	ldr	r3, [pc, #68]	; (8004dbc <vPortFree+0xa8>)
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	4013      	ands	r3, r2
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d019      	beq.n	8004db4 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d115      	bne.n	8004db4 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	685a      	ldr	r2, [r3, #4]
 8004d8c:	4b0b      	ldr	r3, [pc, #44]	; (8004dbc <vPortFree+0xa8>)
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	43db      	mvns	r3, r3
 8004d92:	401a      	ands	r2, r3
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8004d98:	f7fe fc2a 	bl	80035f0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	685a      	ldr	r2, [r3, #4]
 8004da0:	4b07      	ldr	r3, [pc, #28]	; (8004dc0 <vPortFree+0xac>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4413      	add	r3, r2
 8004da6:	4a06      	ldr	r2, [pc, #24]	; (8004dc0 <vPortFree+0xac>)
 8004da8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8004daa:	6938      	ldr	r0, [r7, #16]
 8004dac:	f000 f86c 	bl	8004e88 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8004db0:	f7fe fc2c 	bl	800360c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8004db4:	bf00      	nop
 8004db6:	3718      	adds	r7, #24
 8004db8:	46bd      	mov	sp, r7
 8004dba:	bd80      	pop	{r7, pc}
 8004dbc:	20012dfc 	.word	0x20012dfc
 8004dc0:	20012df4 	.word	0x20012df4

08004dc4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8004dc4:	b480      	push	{r7}
 8004dc6:	b085      	sub	sp, #20
 8004dc8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8004dca:	f44f 3396 	mov.w	r3, #76800	; 0x12c00
 8004dce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8004dd0:	4b27      	ldr	r3, [pc, #156]	; (8004e70 <prvHeapInit+0xac>)
 8004dd2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	f003 0307 	and.w	r3, r3, #7
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d00c      	beq.n	8004df8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	3307      	adds	r3, #7
 8004de2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f023 0307 	bic.w	r3, r3, #7
 8004dea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8004dec:	68ba      	ldr	r2, [r7, #8]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	1ad3      	subs	r3, r2, r3
 8004df2:	4a1f      	ldr	r2, [pc, #124]	; (8004e70 <prvHeapInit+0xac>)
 8004df4:	4413      	add	r3, r2
 8004df6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8004dfc:	4a1d      	ldr	r2, [pc, #116]	; (8004e74 <prvHeapInit+0xb0>)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8004e02:	4b1c      	ldr	r3, [pc, #112]	; (8004e74 <prvHeapInit+0xb0>)
 8004e04:	2200      	movs	r2, #0
 8004e06:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8004e10:	2208      	movs	r2, #8
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	1a9b      	subs	r3, r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	f023 0307 	bic.w	r3, r3, #7
 8004e1e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	4a15      	ldr	r2, [pc, #84]	; (8004e78 <prvHeapInit+0xb4>)
 8004e24:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8004e26:	4b14      	ldr	r3, [pc, #80]	; (8004e78 <prvHeapInit+0xb4>)
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8004e2e:	4b12      	ldr	r3, [pc, #72]	; (8004e78 <prvHeapInit+0xb4>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2200      	movs	r2, #0
 8004e34:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	68fa      	ldr	r2, [r7, #12]
 8004e3e:	1ad2      	subs	r2, r2, r3
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8004e44:	4b0c      	ldr	r3, [pc, #48]	; (8004e78 <prvHeapInit+0xb4>)
 8004e46:	681a      	ldr	r2, [r3, #0]
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	685b      	ldr	r3, [r3, #4]
 8004e50:	4a0a      	ldr	r2, [pc, #40]	; (8004e7c <prvHeapInit+0xb8>)
 8004e52:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8004e54:	683b      	ldr	r3, [r7, #0]
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	4a09      	ldr	r2, [pc, #36]	; (8004e80 <prvHeapInit+0xbc>)
 8004e5a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8004e5c:	4b09      	ldr	r3, [pc, #36]	; (8004e84 <prvHeapInit+0xc0>)
 8004e5e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004e62:	601a      	str	r2, [r3, #0]
}
 8004e64:	bf00      	nop
 8004e66:	3714      	adds	r7, #20
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr
 8004e70:	200001e8 	.word	0x200001e8
 8004e74:	20012de8 	.word	0x20012de8
 8004e78:	20012df0 	.word	0x20012df0
 8004e7c:	20012df8 	.word	0x20012df8
 8004e80:	20012df4 	.word	0x20012df4
 8004e84:	20012dfc 	.word	0x20012dfc

08004e88 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8004e88:	b480      	push	{r7}
 8004e8a:	b085      	sub	sp, #20
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8004e90:	4b28      	ldr	r3, [pc, #160]	; (8004f34 <prvInsertBlockIntoFreeList+0xac>)
 8004e92:	60fb      	str	r3, [r7, #12]
 8004e94:	e002      	b.n	8004e9c <prvInsertBlockIntoFreeList+0x14>
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	60fb      	str	r3, [r7, #12]
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d8f7      	bhi.n	8004e96 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	685b      	ldr	r3, [r3, #4]
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	687a      	ldr	r2, [r7, #4]
 8004eb4:	429a      	cmp	r2, r3
 8004eb6:	d108      	bne.n	8004eca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	685a      	ldr	r2, [r3, #4]
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	685b      	ldr	r3, [r3, #4]
 8004ec0:	441a      	add	r2, r3
 8004ec2:	68fb      	ldr	r3, [r7, #12]
 8004ec4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	68ba      	ldr	r2, [r7, #8]
 8004ed4:	441a      	add	r2, r3
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d118      	bne.n	8004f10 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	4b15      	ldr	r3, [pc, #84]	; (8004f38 <prvInsertBlockIntoFreeList+0xb0>)
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d00d      	beq.n	8004f06 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	685a      	ldr	r2, [r3, #4]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	441a      	add	r2, r3
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	601a      	str	r2, [r3, #0]
 8004f04:	e008      	b.n	8004f18 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8004f06:	4b0c      	ldr	r3, [pc, #48]	; (8004f38 <prvInsertBlockIntoFreeList+0xb0>)
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	601a      	str	r2, [r3, #0]
 8004f0e:	e003      	b.n	8004f18 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	681a      	ldr	r2, [r3, #0]
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8004f18:	68fa      	ldr	r2, [r7, #12]
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d002      	beq.n	8004f26 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	687a      	ldr	r2, [r7, #4]
 8004f24:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004f26:	bf00      	nop
 8004f28:	3714      	adds	r7, #20
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f30:	4770      	bx	lr
 8004f32:	bf00      	nop
 8004f34:	20012de8 	.word	0x20012de8
 8004f38:	20012df0 	.word	0x20012df0

08004f3c <__errno>:
 8004f3c:	4b01      	ldr	r3, [pc, #4]	; (8004f44 <__errno+0x8>)
 8004f3e:	6818      	ldr	r0, [r3, #0]
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	20000010 	.word	0x20000010

08004f48 <__libc_init_array>:
 8004f48:	b570      	push	{r4, r5, r6, lr}
 8004f4a:	4e0d      	ldr	r6, [pc, #52]	; (8004f80 <__libc_init_array+0x38>)
 8004f4c:	4c0d      	ldr	r4, [pc, #52]	; (8004f84 <__libc_init_array+0x3c>)
 8004f4e:	1ba4      	subs	r4, r4, r6
 8004f50:	10a4      	asrs	r4, r4, #2
 8004f52:	2500      	movs	r5, #0
 8004f54:	42a5      	cmp	r5, r4
 8004f56:	d109      	bne.n	8004f6c <__libc_init_array+0x24>
 8004f58:	4e0b      	ldr	r6, [pc, #44]	; (8004f88 <__libc_init_array+0x40>)
 8004f5a:	4c0c      	ldr	r4, [pc, #48]	; (8004f8c <__libc_init_array+0x44>)
 8004f5c:	f000 fc28 	bl	80057b0 <_init>
 8004f60:	1ba4      	subs	r4, r4, r6
 8004f62:	10a4      	asrs	r4, r4, #2
 8004f64:	2500      	movs	r5, #0
 8004f66:	42a5      	cmp	r5, r4
 8004f68:	d105      	bne.n	8004f76 <__libc_init_array+0x2e>
 8004f6a:	bd70      	pop	{r4, r5, r6, pc}
 8004f6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f70:	4798      	blx	r3
 8004f72:	3501      	adds	r5, #1
 8004f74:	e7ee      	b.n	8004f54 <__libc_init_array+0xc>
 8004f76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004f7a:	4798      	blx	r3
 8004f7c:	3501      	adds	r5, #1
 8004f7e:	e7f2      	b.n	8004f66 <__libc_init_array+0x1e>
 8004f80:	08005880 	.word	0x08005880
 8004f84:	08005880 	.word	0x08005880
 8004f88:	08005880 	.word	0x08005880
 8004f8c:	08005884 	.word	0x08005884

08004f90 <memcpy>:
 8004f90:	b510      	push	{r4, lr}
 8004f92:	1e43      	subs	r3, r0, #1
 8004f94:	440a      	add	r2, r1
 8004f96:	4291      	cmp	r1, r2
 8004f98:	d100      	bne.n	8004f9c <memcpy+0xc>
 8004f9a:	bd10      	pop	{r4, pc}
 8004f9c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fa0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fa4:	e7f7      	b.n	8004f96 <memcpy+0x6>

08004fa6 <memset>:
 8004fa6:	4402      	add	r2, r0
 8004fa8:	4603      	mov	r3, r0
 8004faa:	4293      	cmp	r3, r2
 8004fac:	d100      	bne.n	8004fb0 <memset+0xa>
 8004fae:	4770      	bx	lr
 8004fb0:	f803 1b01 	strb.w	r1, [r3], #1
 8004fb4:	e7f9      	b.n	8004faa <memset+0x4>
	...

08004fb8 <siprintf>:
 8004fb8:	b40e      	push	{r1, r2, r3}
 8004fba:	b500      	push	{lr}
 8004fbc:	b09c      	sub	sp, #112	; 0x70
 8004fbe:	ab1d      	add	r3, sp, #116	; 0x74
 8004fc0:	9002      	str	r0, [sp, #8]
 8004fc2:	9006      	str	r0, [sp, #24]
 8004fc4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004fc8:	4809      	ldr	r0, [pc, #36]	; (8004ff0 <siprintf+0x38>)
 8004fca:	9107      	str	r1, [sp, #28]
 8004fcc:	9104      	str	r1, [sp, #16]
 8004fce:	4909      	ldr	r1, [pc, #36]	; (8004ff4 <siprintf+0x3c>)
 8004fd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fd4:	9105      	str	r1, [sp, #20]
 8004fd6:	6800      	ldr	r0, [r0, #0]
 8004fd8:	9301      	str	r3, [sp, #4]
 8004fda:	a902      	add	r1, sp, #8
 8004fdc:	f000 f866 	bl	80050ac <_svfiprintf_r>
 8004fe0:	9b02      	ldr	r3, [sp, #8]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	701a      	strb	r2, [r3, #0]
 8004fe6:	b01c      	add	sp, #112	; 0x70
 8004fe8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004fec:	b003      	add	sp, #12
 8004fee:	4770      	bx	lr
 8004ff0:	20000010 	.word	0x20000010
 8004ff4:	ffff0208 	.word	0xffff0208

08004ff8 <__ssputs_r>:
 8004ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ffc:	688e      	ldr	r6, [r1, #8]
 8004ffe:	429e      	cmp	r6, r3
 8005000:	4682      	mov	sl, r0
 8005002:	460c      	mov	r4, r1
 8005004:	4690      	mov	r8, r2
 8005006:	4699      	mov	r9, r3
 8005008:	d837      	bhi.n	800507a <__ssputs_r+0x82>
 800500a:	898a      	ldrh	r2, [r1, #12]
 800500c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005010:	d031      	beq.n	8005076 <__ssputs_r+0x7e>
 8005012:	6825      	ldr	r5, [r4, #0]
 8005014:	6909      	ldr	r1, [r1, #16]
 8005016:	1a6f      	subs	r7, r5, r1
 8005018:	6965      	ldr	r5, [r4, #20]
 800501a:	2302      	movs	r3, #2
 800501c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005020:	fb95 f5f3 	sdiv	r5, r5, r3
 8005024:	f109 0301 	add.w	r3, r9, #1
 8005028:	443b      	add	r3, r7
 800502a:	429d      	cmp	r5, r3
 800502c:	bf38      	it	cc
 800502e:	461d      	movcc	r5, r3
 8005030:	0553      	lsls	r3, r2, #21
 8005032:	d530      	bpl.n	8005096 <__ssputs_r+0x9e>
 8005034:	4629      	mov	r1, r5
 8005036:	f000 fb21 	bl	800567c <_malloc_r>
 800503a:	4606      	mov	r6, r0
 800503c:	b950      	cbnz	r0, 8005054 <__ssputs_r+0x5c>
 800503e:	230c      	movs	r3, #12
 8005040:	f8ca 3000 	str.w	r3, [sl]
 8005044:	89a3      	ldrh	r3, [r4, #12]
 8005046:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800504a:	81a3      	strh	r3, [r4, #12]
 800504c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005050:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005054:	463a      	mov	r2, r7
 8005056:	6921      	ldr	r1, [r4, #16]
 8005058:	f7ff ff9a 	bl	8004f90 <memcpy>
 800505c:	89a3      	ldrh	r3, [r4, #12]
 800505e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005062:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005066:	81a3      	strh	r3, [r4, #12]
 8005068:	6126      	str	r6, [r4, #16]
 800506a:	6165      	str	r5, [r4, #20]
 800506c:	443e      	add	r6, r7
 800506e:	1bed      	subs	r5, r5, r7
 8005070:	6026      	str	r6, [r4, #0]
 8005072:	60a5      	str	r5, [r4, #8]
 8005074:	464e      	mov	r6, r9
 8005076:	454e      	cmp	r6, r9
 8005078:	d900      	bls.n	800507c <__ssputs_r+0x84>
 800507a:	464e      	mov	r6, r9
 800507c:	4632      	mov	r2, r6
 800507e:	4641      	mov	r1, r8
 8005080:	6820      	ldr	r0, [r4, #0]
 8005082:	f000 fa93 	bl	80055ac <memmove>
 8005086:	68a3      	ldr	r3, [r4, #8]
 8005088:	1b9b      	subs	r3, r3, r6
 800508a:	60a3      	str	r3, [r4, #8]
 800508c:	6823      	ldr	r3, [r4, #0]
 800508e:	441e      	add	r6, r3
 8005090:	6026      	str	r6, [r4, #0]
 8005092:	2000      	movs	r0, #0
 8005094:	e7dc      	b.n	8005050 <__ssputs_r+0x58>
 8005096:	462a      	mov	r2, r5
 8005098:	f000 fb4a 	bl	8005730 <_realloc_r>
 800509c:	4606      	mov	r6, r0
 800509e:	2800      	cmp	r0, #0
 80050a0:	d1e2      	bne.n	8005068 <__ssputs_r+0x70>
 80050a2:	6921      	ldr	r1, [r4, #16]
 80050a4:	4650      	mov	r0, sl
 80050a6:	f000 fa9b 	bl	80055e0 <_free_r>
 80050aa:	e7c8      	b.n	800503e <__ssputs_r+0x46>

080050ac <_svfiprintf_r>:
 80050ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050b0:	461d      	mov	r5, r3
 80050b2:	898b      	ldrh	r3, [r1, #12]
 80050b4:	061f      	lsls	r7, r3, #24
 80050b6:	b09d      	sub	sp, #116	; 0x74
 80050b8:	4680      	mov	r8, r0
 80050ba:	460c      	mov	r4, r1
 80050bc:	4616      	mov	r6, r2
 80050be:	d50f      	bpl.n	80050e0 <_svfiprintf_r+0x34>
 80050c0:	690b      	ldr	r3, [r1, #16]
 80050c2:	b96b      	cbnz	r3, 80050e0 <_svfiprintf_r+0x34>
 80050c4:	2140      	movs	r1, #64	; 0x40
 80050c6:	f000 fad9 	bl	800567c <_malloc_r>
 80050ca:	6020      	str	r0, [r4, #0]
 80050cc:	6120      	str	r0, [r4, #16]
 80050ce:	b928      	cbnz	r0, 80050dc <_svfiprintf_r+0x30>
 80050d0:	230c      	movs	r3, #12
 80050d2:	f8c8 3000 	str.w	r3, [r8]
 80050d6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050da:	e0c8      	b.n	800526e <_svfiprintf_r+0x1c2>
 80050dc:	2340      	movs	r3, #64	; 0x40
 80050de:	6163      	str	r3, [r4, #20]
 80050e0:	2300      	movs	r3, #0
 80050e2:	9309      	str	r3, [sp, #36]	; 0x24
 80050e4:	2320      	movs	r3, #32
 80050e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80050ea:	2330      	movs	r3, #48	; 0x30
 80050ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80050f0:	9503      	str	r5, [sp, #12]
 80050f2:	f04f 0b01 	mov.w	fp, #1
 80050f6:	4637      	mov	r7, r6
 80050f8:	463d      	mov	r5, r7
 80050fa:	f815 3b01 	ldrb.w	r3, [r5], #1
 80050fe:	b10b      	cbz	r3, 8005104 <_svfiprintf_r+0x58>
 8005100:	2b25      	cmp	r3, #37	; 0x25
 8005102:	d13e      	bne.n	8005182 <_svfiprintf_r+0xd6>
 8005104:	ebb7 0a06 	subs.w	sl, r7, r6
 8005108:	d00b      	beq.n	8005122 <_svfiprintf_r+0x76>
 800510a:	4653      	mov	r3, sl
 800510c:	4632      	mov	r2, r6
 800510e:	4621      	mov	r1, r4
 8005110:	4640      	mov	r0, r8
 8005112:	f7ff ff71 	bl	8004ff8 <__ssputs_r>
 8005116:	3001      	adds	r0, #1
 8005118:	f000 80a4 	beq.w	8005264 <_svfiprintf_r+0x1b8>
 800511c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800511e:	4453      	add	r3, sl
 8005120:	9309      	str	r3, [sp, #36]	; 0x24
 8005122:	783b      	ldrb	r3, [r7, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	f000 809d 	beq.w	8005264 <_svfiprintf_r+0x1b8>
 800512a:	2300      	movs	r3, #0
 800512c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005130:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005134:	9304      	str	r3, [sp, #16]
 8005136:	9307      	str	r3, [sp, #28]
 8005138:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800513c:	931a      	str	r3, [sp, #104]	; 0x68
 800513e:	462f      	mov	r7, r5
 8005140:	2205      	movs	r2, #5
 8005142:	f817 1b01 	ldrb.w	r1, [r7], #1
 8005146:	4850      	ldr	r0, [pc, #320]	; (8005288 <_svfiprintf_r+0x1dc>)
 8005148:	f7fb f852 	bl	80001f0 <memchr>
 800514c:	9b04      	ldr	r3, [sp, #16]
 800514e:	b9d0      	cbnz	r0, 8005186 <_svfiprintf_r+0xda>
 8005150:	06d9      	lsls	r1, r3, #27
 8005152:	bf44      	itt	mi
 8005154:	2220      	movmi	r2, #32
 8005156:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800515a:	071a      	lsls	r2, r3, #28
 800515c:	bf44      	itt	mi
 800515e:	222b      	movmi	r2, #43	; 0x2b
 8005160:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005164:	782a      	ldrb	r2, [r5, #0]
 8005166:	2a2a      	cmp	r2, #42	; 0x2a
 8005168:	d015      	beq.n	8005196 <_svfiprintf_r+0xea>
 800516a:	9a07      	ldr	r2, [sp, #28]
 800516c:	462f      	mov	r7, r5
 800516e:	2000      	movs	r0, #0
 8005170:	250a      	movs	r5, #10
 8005172:	4639      	mov	r1, r7
 8005174:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005178:	3b30      	subs	r3, #48	; 0x30
 800517a:	2b09      	cmp	r3, #9
 800517c:	d94d      	bls.n	800521a <_svfiprintf_r+0x16e>
 800517e:	b1b8      	cbz	r0, 80051b0 <_svfiprintf_r+0x104>
 8005180:	e00f      	b.n	80051a2 <_svfiprintf_r+0xf6>
 8005182:	462f      	mov	r7, r5
 8005184:	e7b8      	b.n	80050f8 <_svfiprintf_r+0x4c>
 8005186:	4a40      	ldr	r2, [pc, #256]	; (8005288 <_svfiprintf_r+0x1dc>)
 8005188:	1a80      	subs	r0, r0, r2
 800518a:	fa0b f000 	lsl.w	r0, fp, r0
 800518e:	4318      	orrs	r0, r3
 8005190:	9004      	str	r0, [sp, #16]
 8005192:	463d      	mov	r5, r7
 8005194:	e7d3      	b.n	800513e <_svfiprintf_r+0x92>
 8005196:	9a03      	ldr	r2, [sp, #12]
 8005198:	1d11      	adds	r1, r2, #4
 800519a:	6812      	ldr	r2, [r2, #0]
 800519c:	9103      	str	r1, [sp, #12]
 800519e:	2a00      	cmp	r2, #0
 80051a0:	db01      	blt.n	80051a6 <_svfiprintf_r+0xfa>
 80051a2:	9207      	str	r2, [sp, #28]
 80051a4:	e004      	b.n	80051b0 <_svfiprintf_r+0x104>
 80051a6:	4252      	negs	r2, r2
 80051a8:	f043 0302 	orr.w	r3, r3, #2
 80051ac:	9207      	str	r2, [sp, #28]
 80051ae:	9304      	str	r3, [sp, #16]
 80051b0:	783b      	ldrb	r3, [r7, #0]
 80051b2:	2b2e      	cmp	r3, #46	; 0x2e
 80051b4:	d10c      	bne.n	80051d0 <_svfiprintf_r+0x124>
 80051b6:	787b      	ldrb	r3, [r7, #1]
 80051b8:	2b2a      	cmp	r3, #42	; 0x2a
 80051ba:	d133      	bne.n	8005224 <_svfiprintf_r+0x178>
 80051bc:	9b03      	ldr	r3, [sp, #12]
 80051be:	1d1a      	adds	r2, r3, #4
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	9203      	str	r2, [sp, #12]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	bfb8      	it	lt
 80051c8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80051cc:	3702      	adds	r7, #2
 80051ce:	9305      	str	r3, [sp, #20]
 80051d0:	4d2e      	ldr	r5, [pc, #184]	; (800528c <_svfiprintf_r+0x1e0>)
 80051d2:	7839      	ldrb	r1, [r7, #0]
 80051d4:	2203      	movs	r2, #3
 80051d6:	4628      	mov	r0, r5
 80051d8:	f7fb f80a 	bl	80001f0 <memchr>
 80051dc:	b138      	cbz	r0, 80051ee <_svfiprintf_r+0x142>
 80051de:	2340      	movs	r3, #64	; 0x40
 80051e0:	1b40      	subs	r0, r0, r5
 80051e2:	fa03 f000 	lsl.w	r0, r3, r0
 80051e6:	9b04      	ldr	r3, [sp, #16]
 80051e8:	4303      	orrs	r3, r0
 80051ea:	3701      	adds	r7, #1
 80051ec:	9304      	str	r3, [sp, #16]
 80051ee:	7839      	ldrb	r1, [r7, #0]
 80051f0:	4827      	ldr	r0, [pc, #156]	; (8005290 <_svfiprintf_r+0x1e4>)
 80051f2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80051f6:	2206      	movs	r2, #6
 80051f8:	1c7e      	adds	r6, r7, #1
 80051fa:	f7fa fff9 	bl	80001f0 <memchr>
 80051fe:	2800      	cmp	r0, #0
 8005200:	d038      	beq.n	8005274 <_svfiprintf_r+0x1c8>
 8005202:	4b24      	ldr	r3, [pc, #144]	; (8005294 <_svfiprintf_r+0x1e8>)
 8005204:	bb13      	cbnz	r3, 800524c <_svfiprintf_r+0x1a0>
 8005206:	9b03      	ldr	r3, [sp, #12]
 8005208:	3307      	adds	r3, #7
 800520a:	f023 0307 	bic.w	r3, r3, #7
 800520e:	3308      	adds	r3, #8
 8005210:	9303      	str	r3, [sp, #12]
 8005212:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005214:	444b      	add	r3, r9
 8005216:	9309      	str	r3, [sp, #36]	; 0x24
 8005218:	e76d      	b.n	80050f6 <_svfiprintf_r+0x4a>
 800521a:	fb05 3202 	mla	r2, r5, r2, r3
 800521e:	2001      	movs	r0, #1
 8005220:	460f      	mov	r7, r1
 8005222:	e7a6      	b.n	8005172 <_svfiprintf_r+0xc6>
 8005224:	2300      	movs	r3, #0
 8005226:	3701      	adds	r7, #1
 8005228:	9305      	str	r3, [sp, #20]
 800522a:	4619      	mov	r1, r3
 800522c:	250a      	movs	r5, #10
 800522e:	4638      	mov	r0, r7
 8005230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005234:	3a30      	subs	r2, #48	; 0x30
 8005236:	2a09      	cmp	r2, #9
 8005238:	d903      	bls.n	8005242 <_svfiprintf_r+0x196>
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0c8      	beq.n	80051d0 <_svfiprintf_r+0x124>
 800523e:	9105      	str	r1, [sp, #20]
 8005240:	e7c6      	b.n	80051d0 <_svfiprintf_r+0x124>
 8005242:	fb05 2101 	mla	r1, r5, r1, r2
 8005246:	2301      	movs	r3, #1
 8005248:	4607      	mov	r7, r0
 800524a:	e7f0      	b.n	800522e <_svfiprintf_r+0x182>
 800524c:	ab03      	add	r3, sp, #12
 800524e:	9300      	str	r3, [sp, #0]
 8005250:	4622      	mov	r2, r4
 8005252:	4b11      	ldr	r3, [pc, #68]	; (8005298 <_svfiprintf_r+0x1ec>)
 8005254:	a904      	add	r1, sp, #16
 8005256:	4640      	mov	r0, r8
 8005258:	f3af 8000 	nop.w
 800525c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 8005260:	4681      	mov	r9, r0
 8005262:	d1d6      	bne.n	8005212 <_svfiprintf_r+0x166>
 8005264:	89a3      	ldrh	r3, [r4, #12]
 8005266:	065b      	lsls	r3, r3, #25
 8005268:	f53f af35 	bmi.w	80050d6 <_svfiprintf_r+0x2a>
 800526c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800526e:	b01d      	add	sp, #116	; 0x74
 8005270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005274:	ab03      	add	r3, sp, #12
 8005276:	9300      	str	r3, [sp, #0]
 8005278:	4622      	mov	r2, r4
 800527a:	4b07      	ldr	r3, [pc, #28]	; (8005298 <_svfiprintf_r+0x1ec>)
 800527c:	a904      	add	r1, sp, #16
 800527e:	4640      	mov	r0, r8
 8005280:	f000 f882 	bl	8005388 <_printf_i>
 8005284:	e7ea      	b.n	800525c <_svfiprintf_r+0x1b0>
 8005286:	bf00      	nop
 8005288:	08005844 	.word	0x08005844
 800528c:	0800584a 	.word	0x0800584a
 8005290:	0800584e 	.word	0x0800584e
 8005294:	00000000 	.word	0x00000000
 8005298:	08004ff9 	.word	0x08004ff9

0800529c <_printf_common>:
 800529c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052a0:	4691      	mov	r9, r2
 80052a2:	461f      	mov	r7, r3
 80052a4:	688a      	ldr	r2, [r1, #8]
 80052a6:	690b      	ldr	r3, [r1, #16]
 80052a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80052ac:	4293      	cmp	r3, r2
 80052ae:	bfb8      	it	lt
 80052b0:	4613      	movlt	r3, r2
 80052b2:	f8c9 3000 	str.w	r3, [r9]
 80052b6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80052ba:	4606      	mov	r6, r0
 80052bc:	460c      	mov	r4, r1
 80052be:	b112      	cbz	r2, 80052c6 <_printf_common+0x2a>
 80052c0:	3301      	adds	r3, #1
 80052c2:	f8c9 3000 	str.w	r3, [r9]
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	0699      	lsls	r1, r3, #26
 80052ca:	bf42      	ittt	mi
 80052cc:	f8d9 3000 	ldrmi.w	r3, [r9]
 80052d0:	3302      	addmi	r3, #2
 80052d2:	f8c9 3000 	strmi.w	r3, [r9]
 80052d6:	6825      	ldr	r5, [r4, #0]
 80052d8:	f015 0506 	ands.w	r5, r5, #6
 80052dc:	d107      	bne.n	80052ee <_printf_common+0x52>
 80052de:	f104 0a19 	add.w	sl, r4, #25
 80052e2:	68e3      	ldr	r3, [r4, #12]
 80052e4:	f8d9 2000 	ldr.w	r2, [r9]
 80052e8:	1a9b      	subs	r3, r3, r2
 80052ea:	42ab      	cmp	r3, r5
 80052ec:	dc28      	bgt.n	8005340 <_printf_common+0xa4>
 80052ee:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80052f2:	6822      	ldr	r2, [r4, #0]
 80052f4:	3300      	adds	r3, #0
 80052f6:	bf18      	it	ne
 80052f8:	2301      	movne	r3, #1
 80052fa:	0692      	lsls	r2, r2, #26
 80052fc:	d42d      	bmi.n	800535a <_printf_common+0xbe>
 80052fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005302:	4639      	mov	r1, r7
 8005304:	4630      	mov	r0, r6
 8005306:	47c0      	blx	r8
 8005308:	3001      	adds	r0, #1
 800530a:	d020      	beq.n	800534e <_printf_common+0xb2>
 800530c:	6823      	ldr	r3, [r4, #0]
 800530e:	68e5      	ldr	r5, [r4, #12]
 8005310:	f8d9 2000 	ldr.w	r2, [r9]
 8005314:	f003 0306 	and.w	r3, r3, #6
 8005318:	2b04      	cmp	r3, #4
 800531a:	bf08      	it	eq
 800531c:	1aad      	subeq	r5, r5, r2
 800531e:	68a3      	ldr	r3, [r4, #8]
 8005320:	6922      	ldr	r2, [r4, #16]
 8005322:	bf0c      	ite	eq
 8005324:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005328:	2500      	movne	r5, #0
 800532a:	4293      	cmp	r3, r2
 800532c:	bfc4      	itt	gt
 800532e:	1a9b      	subgt	r3, r3, r2
 8005330:	18ed      	addgt	r5, r5, r3
 8005332:	f04f 0900 	mov.w	r9, #0
 8005336:	341a      	adds	r4, #26
 8005338:	454d      	cmp	r5, r9
 800533a:	d11a      	bne.n	8005372 <_printf_common+0xd6>
 800533c:	2000      	movs	r0, #0
 800533e:	e008      	b.n	8005352 <_printf_common+0xb6>
 8005340:	2301      	movs	r3, #1
 8005342:	4652      	mov	r2, sl
 8005344:	4639      	mov	r1, r7
 8005346:	4630      	mov	r0, r6
 8005348:	47c0      	blx	r8
 800534a:	3001      	adds	r0, #1
 800534c:	d103      	bne.n	8005356 <_printf_common+0xba>
 800534e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005356:	3501      	adds	r5, #1
 8005358:	e7c3      	b.n	80052e2 <_printf_common+0x46>
 800535a:	18e1      	adds	r1, r4, r3
 800535c:	1c5a      	adds	r2, r3, #1
 800535e:	2030      	movs	r0, #48	; 0x30
 8005360:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005364:	4422      	add	r2, r4
 8005366:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800536a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800536e:	3302      	adds	r3, #2
 8005370:	e7c5      	b.n	80052fe <_printf_common+0x62>
 8005372:	2301      	movs	r3, #1
 8005374:	4622      	mov	r2, r4
 8005376:	4639      	mov	r1, r7
 8005378:	4630      	mov	r0, r6
 800537a:	47c0      	blx	r8
 800537c:	3001      	adds	r0, #1
 800537e:	d0e6      	beq.n	800534e <_printf_common+0xb2>
 8005380:	f109 0901 	add.w	r9, r9, #1
 8005384:	e7d8      	b.n	8005338 <_printf_common+0x9c>
	...

08005388 <_printf_i>:
 8005388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800538c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8005390:	460c      	mov	r4, r1
 8005392:	7e09      	ldrb	r1, [r1, #24]
 8005394:	b085      	sub	sp, #20
 8005396:	296e      	cmp	r1, #110	; 0x6e
 8005398:	4617      	mov	r7, r2
 800539a:	4606      	mov	r6, r0
 800539c:	4698      	mov	r8, r3
 800539e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80053a0:	f000 80b3 	beq.w	800550a <_printf_i+0x182>
 80053a4:	d822      	bhi.n	80053ec <_printf_i+0x64>
 80053a6:	2963      	cmp	r1, #99	; 0x63
 80053a8:	d036      	beq.n	8005418 <_printf_i+0x90>
 80053aa:	d80a      	bhi.n	80053c2 <_printf_i+0x3a>
 80053ac:	2900      	cmp	r1, #0
 80053ae:	f000 80b9 	beq.w	8005524 <_printf_i+0x19c>
 80053b2:	2958      	cmp	r1, #88	; 0x58
 80053b4:	f000 8083 	beq.w	80054be <_printf_i+0x136>
 80053b8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80053bc:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80053c0:	e032      	b.n	8005428 <_printf_i+0xa0>
 80053c2:	2964      	cmp	r1, #100	; 0x64
 80053c4:	d001      	beq.n	80053ca <_printf_i+0x42>
 80053c6:	2969      	cmp	r1, #105	; 0x69
 80053c8:	d1f6      	bne.n	80053b8 <_printf_i+0x30>
 80053ca:	6820      	ldr	r0, [r4, #0]
 80053cc:	6813      	ldr	r3, [r2, #0]
 80053ce:	0605      	lsls	r5, r0, #24
 80053d0:	f103 0104 	add.w	r1, r3, #4
 80053d4:	d52a      	bpl.n	800542c <_printf_i+0xa4>
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	6011      	str	r1, [r2, #0]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	da03      	bge.n	80053e6 <_printf_i+0x5e>
 80053de:	222d      	movs	r2, #45	; 0x2d
 80053e0:	425b      	negs	r3, r3
 80053e2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80053e6:	486f      	ldr	r0, [pc, #444]	; (80055a4 <_printf_i+0x21c>)
 80053e8:	220a      	movs	r2, #10
 80053ea:	e039      	b.n	8005460 <_printf_i+0xd8>
 80053ec:	2973      	cmp	r1, #115	; 0x73
 80053ee:	f000 809d 	beq.w	800552c <_printf_i+0x1a4>
 80053f2:	d808      	bhi.n	8005406 <_printf_i+0x7e>
 80053f4:	296f      	cmp	r1, #111	; 0x6f
 80053f6:	d020      	beq.n	800543a <_printf_i+0xb2>
 80053f8:	2970      	cmp	r1, #112	; 0x70
 80053fa:	d1dd      	bne.n	80053b8 <_printf_i+0x30>
 80053fc:	6823      	ldr	r3, [r4, #0]
 80053fe:	f043 0320 	orr.w	r3, r3, #32
 8005402:	6023      	str	r3, [r4, #0]
 8005404:	e003      	b.n	800540e <_printf_i+0x86>
 8005406:	2975      	cmp	r1, #117	; 0x75
 8005408:	d017      	beq.n	800543a <_printf_i+0xb2>
 800540a:	2978      	cmp	r1, #120	; 0x78
 800540c:	d1d4      	bne.n	80053b8 <_printf_i+0x30>
 800540e:	2378      	movs	r3, #120	; 0x78
 8005410:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005414:	4864      	ldr	r0, [pc, #400]	; (80055a8 <_printf_i+0x220>)
 8005416:	e055      	b.n	80054c4 <_printf_i+0x13c>
 8005418:	6813      	ldr	r3, [r2, #0]
 800541a:	1d19      	adds	r1, r3, #4
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	6011      	str	r1, [r2, #0]
 8005420:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005424:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005428:	2301      	movs	r3, #1
 800542a:	e08c      	b.n	8005546 <_printf_i+0x1be>
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6011      	str	r1, [r2, #0]
 8005430:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005434:	bf18      	it	ne
 8005436:	b21b      	sxthne	r3, r3
 8005438:	e7cf      	b.n	80053da <_printf_i+0x52>
 800543a:	6813      	ldr	r3, [r2, #0]
 800543c:	6825      	ldr	r5, [r4, #0]
 800543e:	1d18      	adds	r0, r3, #4
 8005440:	6010      	str	r0, [r2, #0]
 8005442:	0628      	lsls	r0, r5, #24
 8005444:	d501      	bpl.n	800544a <_printf_i+0xc2>
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	e002      	b.n	8005450 <_printf_i+0xc8>
 800544a:	0668      	lsls	r0, r5, #25
 800544c:	d5fb      	bpl.n	8005446 <_printf_i+0xbe>
 800544e:	881b      	ldrh	r3, [r3, #0]
 8005450:	4854      	ldr	r0, [pc, #336]	; (80055a4 <_printf_i+0x21c>)
 8005452:	296f      	cmp	r1, #111	; 0x6f
 8005454:	bf14      	ite	ne
 8005456:	220a      	movne	r2, #10
 8005458:	2208      	moveq	r2, #8
 800545a:	2100      	movs	r1, #0
 800545c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005460:	6865      	ldr	r5, [r4, #4]
 8005462:	60a5      	str	r5, [r4, #8]
 8005464:	2d00      	cmp	r5, #0
 8005466:	f2c0 8095 	blt.w	8005594 <_printf_i+0x20c>
 800546a:	6821      	ldr	r1, [r4, #0]
 800546c:	f021 0104 	bic.w	r1, r1, #4
 8005470:	6021      	str	r1, [r4, #0]
 8005472:	2b00      	cmp	r3, #0
 8005474:	d13d      	bne.n	80054f2 <_printf_i+0x16a>
 8005476:	2d00      	cmp	r5, #0
 8005478:	f040 808e 	bne.w	8005598 <_printf_i+0x210>
 800547c:	4665      	mov	r5, ip
 800547e:	2a08      	cmp	r2, #8
 8005480:	d10b      	bne.n	800549a <_printf_i+0x112>
 8005482:	6823      	ldr	r3, [r4, #0]
 8005484:	07db      	lsls	r3, r3, #31
 8005486:	d508      	bpl.n	800549a <_printf_i+0x112>
 8005488:	6923      	ldr	r3, [r4, #16]
 800548a:	6862      	ldr	r2, [r4, #4]
 800548c:	429a      	cmp	r2, r3
 800548e:	bfde      	ittt	le
 8005490:	2330      	movle	r3, #48	; 0x30
 8005492:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005496:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800549a:	ebac 0305 	sub.w	r3, ip, r5
 800549e:	6123      	str	r3, [r4, #16]
 80054a0:	f8cd 8000 	str.w	r8, [sp]
 80054a4:	463b      	mov	r3, r7
 80054a6:	aa03      	add	r2, sp, #12
 80054a8:	4621      	mov	r1, r4
 80054aa:	4630      	mov	r0, r6
 80054ac:	f7ff fef6 	bl	800529c <_printf_common>
 80054b0:	3001      	adds	r0, #1
 80054b2:	d14d      	bne.n	8005550 <_printf_i+0x1c8>
 80054b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80054b8:	b005      	add	sp, #20
 80054ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80054be:	4839      	ldr	r0, [pc, #228]	; (80055a4 <_printf_i+0x21c>)
 80054c0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80054c4:	6813      	ldr	r3, [r2, #0]
 80054c6:	6821      	ldr	r1, [r4, #0]
 80054c8:	1d1d      	adds	r5, r3, #4
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	6015      	str	r5, [r2, #0]
 80054ce:	060a      	lsls	r2, r1, #24
 80054d0:	d50b      	bpl.n	80054ea <_printf_i+0x162>
 80054d2:	07ca      	lsls	r2, r1, #31
 80054d4:	bf44      	itt	mi
 80054d6:	f041 0120 	orrmi.w	r1, r1, #32
 80054da:	6021      	strmi	r1, [r4, #0]
 80054dc:	b91b      	cbnz	r3, 80054e6 <_printf_i+0x15e>
 80054de:	6822      	ldr	r2, [r4, #0]
 80054e0:	f022 0220 	bic.w	r2, r2, #32
 80054e4:	6022      	str	r2, [r4, #0]
 80054e6:	2210      	movs	r2, #16
 80054e8:	e7b7      	b.n	800545a <_printf_i+0xd2>
 80054ea:	064d      	lsls	r5, r1, #25
 80054ec:	bf48      	it	mi
 80054ee:	b29b      	uxthmi	r3, r3
 80054f0:	e7ef      	b.n	80054d2 <_printf_i+0x14a>
 80054f2:	4665      	mov	r5, ip
 80054f4:	fbb3 f1f2 	udiv	r1, r3, r2
 80054f8:	fb02 3311 	mls	r3, r2, r1, r3
 80054fc:	5cc3      	ldrb	r3, [r0, r3]
 80054fe:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8005502:	460b      	mov	r3, r1
 8005504:	2900      	cmp	r1, #0
 8005506:	d1f5      	bne.n	80054f4 <_printf_i+0x16c>
 8005508:	e7b9      	b.n	800547e <_printf_i+0xf6>
 800550a:	6813      	ldr	r3, [r2, #0]
 800550c:	6825      	ldr	r5, [r4, #0]
 800550e:	6961      	ldr	r1, [r4, #20]
 8005510:	1d18      	adds	r0, r3, #4
 8005512:	6010      	str	r0, [r2, #0]
 8005514:	0628      	lsls	r0, r5, #24
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	d501      	bpl.n	800551e <_printf_i+0x196>
 800551a:	6019      	str	r1, [r3, #0]
 800551c:	e002      	b.n	8005524 <_printf_i+0x19c>
 800551e:	066a      	lsls	r2, r5, #25
 8005520:	d5fb      	bpl.n	800551a <_printf_i+0x192>
 8005522:	8019      	strh	r1, [r3, #0]
 8005524:	2300      	movs	r3, #0
 8005526:	6123      	str	r3, [r4, #16]
 8005528:	4665      	mov	r5, ip
 800552a:	e7b9      	b.n	80054a0 <_printf_i+0x118>
 800552c:	6813      	ldr	r3, [r2, #0]
 800552e:	1d19      	adds	r1, r3, #4
 8005530:	6011      	str	r1, [r2, #0]
 8005532:	681d      	ldr	r5, [r3, #0]
 8005534:	6862      	ldr	r2, [r4, #4]
 8005536:	2100      	movs	r1, #0
 8005538:	4628      	mov	r0, r5
 800553a:	f7fa fe59 	bl	80001f0 <memchr>
 800553e:	b108      	cbz	r0, 8005544 <_printf_i+0x1bc>
 8005540:	1b40      	subs	r0, r0, r5
 8005542:	6060      	str	r0, [r4, #4]
 8005544:	6863      	ldr	r3, [r4, #4]
 8005546:	6123      	str	r3, [r4, #16]
 8005548:	2300      	movs	r3, #0
 800554a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800554e:	e7a7      	b.n	80054a0 <_printf_i+0x118>
 8005550:	6923      	ldr	r3, [r4, #16]
 8005552:	462a      	mov	r2, r5
 8005554:	4639      	mov	r1, r7
 8005556:	4630      	mov	r0, r6
 8005558:	47c0      	blx	r8
 800555a:	3001      	adds	r0, #1
 800555c:	d0aa      	beq.n	80054b4 <_printf_i+0x12c>
 800555e:	6823      	ldr	r3, [r4, #0]
 8005560:	079b      	lsls	r3, r3, #30
 8005562:	d413      	bmi.n	800558c <_printf_i+0x204>
 8005564:	68e0      	ldr	r0, [r4, #12]
 8005566:	9b03      	ldr	r3, [sp, #12]
 8005568:	4298      	cmp	r0, r3
 800556a:	bfb8      	it	lt
 800556c:	4618      	movlt	r0, r3
 800556e:	e7a3      	b.n	80054b8 <_printf_i+0x130>
 8005570:	2301      	movs	r3, #1
 8005572:	464a      	mov	r2, r9
 8005574:	4639      	mov	r1, r7
 8005576:	4630      	mov	r0, r6
 8005578:	47c0      	blx	r8
 800557a:	3001      	adds	r0, #1
 800557c:	d09a      	beq.n	80054b4 <_printf_i+0x12c>
 800557e:	3501      	adds	r5, #1
 8005580:	68e3      	ldr	r3, [r4, #12]
 8005582:	9a03      	ldr	r2, [sp, #12]
 8005584:	1a9b      	subs	r3, r3, r2
 8005586:	42ab      	cmp	r3, r5
 8005588:	dcf2      	bgt.n	8005570 <_printf_i+0x1e8>
 800558a:	e7eb      	b.n	8005564 <_printf_i+0x1dc>
 800558c:	2500      	movs	r5, #0
 800558e:	f104 0919 	add.w	r9, r4, #25
 8005592:	e7f5      	b.n	8005580 <_printf_i+0x1f8>
 8005594:	2b00      	cmp	r3, #0
 8005596:	d1ac      	bne.n	80054f2 <_printf_i+0x16a>
 8005598:	7803      	ldrb	r3, [r0, #0]
 800559a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800559e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80055a2:	e76c      	b.n	800547e <_printf_i+0xf6>
 80055a4:	08005855 	.word	0x08005855
 80055a8:	08005866 	.word	0x08005866

080055ac <memmove>:
 80055ac:	4288      	cmp	r0, r1
 80055ae:	b510      	push	{r4, lr}
 80055b0:	eb01 0302 	add.w	r3, r1, r2
 80055b4:	d807      	bhi.n	80055c6 <memmove+0x1a>
 80055b6:	1e42      	subs	r2, r0, #1
 80055b8:	4299      	cmp	r1, r3
 80055ba:	d00a      	beq.n	80055d2 <memmove+0x26>
 80055bc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80055c0:	f802 4f01 	strb.w	r4, [r2, #1]!
 80055c4:	e7f8      	b.n	80055b8 <memmove+0xc>
 80055c6:	4283      	cmp	r3, r0
 80055c8:	d9f5      	bls.n	80055b6 <memmove+0xa>
 80055ca:	1881      	adds	r1, r0, r2
 80055cc:	1ad2      	subs	r2, r2, r3
 80055ce:	42d3      	cmn	r3, r2
 80055d0:	d100      	bne.n	80055d4 <memmove+0x28>
 80055d2:	bd10      	pop	{r4, pc}
 80055d4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80055d8:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80055dc:	e7f7      	b.n	80055ce <memmove+0x22>
	...

080055e0 <_free_r>:
 80055e0:	b538      	push	{r3, r4, r5, lr}
 80055e2:	4605      	mov	r5, r0
 80055e4:	2900      	cmp	r1, #0
 80055e6:	d045      	beq.n	8005674 <_free_r+0x94>
 80055e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80055ec:	1f0c      	subs	r4, r1, #4
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	bfb8      	it	lt
 80055f2:	18e4      	addlt	r4, r4, r3
 80055f4:	f000 f8d2 	bl	800579c <__malloc_lock>
 80055f8:	4a1f      	ldr	r2, [pc, #124]	; (8005678 <_free_r+0x98>)
 80055fa:	6813      	ldr	r3, [r2, #0]
 80055fc:	4610      	mov	r0, r2
 80055fe:	b933      	cbnz	r3, 800560e <_free_r+0x2e>
 8005600:	6063      	str	r3, [r4, #4]
 8005602:	6014      	str	r4, [r2, #0]
 8005604:	4628      	mov	r0, r5
 8005606:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800560a:	f000 b8c8 	b.w	800579e <__malloc_unlock>
 800560e:	42a3      	cmp	r3, r4
 8005610:	d90c      	bls.n	800562c <_free_r+0x4c>
 8005612:	6821      	ldr	r1, [r4, #0]
 8005614:	1862      	adds	r2, r4, r1
 8005616:	4293      	cmp	r3, r2
 8005618:	bf04      	itt	eq
 800561a:	681a      	ldreq	r2, [r3, #0]
 800561c:	685b      	ldreq	r3, [r3, #4]
 800561e:	6063      	str	r3, [r4, #4]
 8005620:	bf04      	itt	eq
 8005622:	1852      	addeq	r2, r2, r1
 8005624:	6022      	streq	r2, [r4, #0]
 8005626:	6004      	str	r4, [r0, #0]
 8005628:	e7ec      	b.n	8005604 <_free_r+0x24>
 800562a:	4613      	mov	r3, r2
 800562c:	685a      	ldr	r2, [r3, #4]
 800562e:	b10a      	cbz	r2, 8005634 <_free_r+0x54>
 8005630:	42a2      	cmp	r2, r4
 8005632:	d9fa      	bls.n	800562a <_free_r+0x4a>
 8005634:	6819      	ldr	r1, [r3, #0]
 8005636:	1858      	adds	r0, r3, r1
 8005638:	42a0      	cmp	r0, r4
 800563a:	d10b      	bne.n	8005654 <_free_r+0x74>
 800563c:	6820      	ldr	r0, [r4, #0]
 800563e:	4401      	add	r1, r0
 8005640:	1858      	adds	r0, r3, r1
 8005642:	4282      	cmp	r2, r0
 8005644:	6019      	str	r1, [r3, #0]
 8005646:	d1dd      	bne.n	8005604 <_free_r+0x24>
 8005648:	6810      	ldr	r0, [r2, #0]
 800564a:	6852      	ldr	r2, [r2, #4]
 800564c:	605a      	str	r2, [r3, #4]
 800564e:	4401      	add	r1, r0
 8005650:	6019      	str	r1, [r3, #0]
 8005652:	e7d7      	b.n	8005604 <_free_r+0x24>
 8005654:	d902      	bls.n	800565c <_free_r+0x7c>
 8005656:	230c      	movs	r3, #12
 8005658:	602b      	str	r3, [r5, #0]
 800565a:	e7d3      	b.n	8005604 <_free_r+0x24>
 800565c:	6820      	ldr	r0, [r4, #0]
 800565e:	1821      	adds	r1, r4, r0
 8005660:	428a      	cmp	r2, r1
 8005662:	bf04      	itt	eq
 8005664:	6811      	ldreq	r1, [r2, #0]
 8005666:	6852      	ldreq	r2, [r2, #4]
 8005668:	6062      	str	r2, [r4, #4]
 800566a:	bf04      	itt	eq
 800566c:	1809      	addeq	r1, r1, r0
 800566e:	6021      	streq	r1, [r4, #0]
 8005670:	605c      	str	r4, [r3, #4]
 8005672:	e7c7      	b.n	8005604 <_free_r+0x24>
 8005674:	bd38      	pop	{r3, r4, r5, pc}
 8005676:	bf00      	nop
 8005678:	20012e00 	.word	0x20012e00

0800567c <_malloc_r>:
 800567c:	b570      	push	{r4, r5, r6, lr}
 800567e:	1ccd      	adds	r5, r1, #3
 8005680:	f025 0503 	bic.w	r5, r5, #3
 8005684:	3508      	adds	r5, #8
 8005686:	2d0c      	cmp	r5, #12
 8005688:	bf38      	it	cc
 800568a:	250c      	movcc	r5, #12
 800568c:	2d00      	cmp	r5, #0
 800568e:	4606      	mov	r6, r0
 8005690:	db01      	blt.n	8005696 <_malloc_r+0x1a>
 8005692:	42a9      	cmp	r1, r5
 8005694:	d903      	bls.n	800569e <_malloc_r+0x22>
 8005696:	230c      	movs	r3, #12
 8005698:	6033      	str	r3, [r6, #0]
 800569a:	2000      	movs	r0, #0
 800569c:	bd70      	pop	{r4, r5, r6, pc}
 800569e:	f000 f87d 	bl	800579c <__malloc_lock>
 80056a2:	4a21      	ldr	r2, [pc, #132]	; (8005728 <_malloc_r+0xac>)
 80056a4:	6814      	ldr	r4, [r2, #0]
 80056a6:	4621      	mov	r1, r4
 80056a8:	b991      	cbnz	r1, 80056d0 <_malloc_r+0x54>
 80056aa:	4c20      	ldr	r4, [pc, #128]	; (800572c <_malloc_r+0xb0>)
 80056ac:	6823      	ldr	r3, [r4, #0]
 80056ae:	b91b      	cbnz	r3, 80056b8 <_malloc_r+0x3c>
 80056b0:	4630      	mov	r0, r6
 80056b2:	f000 f863 	bl	800577c <_sbrk_r>
 80056b6:	6020      	str	r0, [r4, #0]
 80056b8:	4629      	mov	r1, r5
 80056ba:	4630      	mov	r0, r6
 80056bc:	f000 f85e 	bl	800577c <_sbrk_r>
 80056c0:	1c43      	adds	r3, r0, #1
 80056c2:	d124      	bne.n	800570e <_malloc_r+0x92>
 80056c4:	230c      	movs	r3, #12
 80056c6:	6033      	str	r3, [r6, #0]
 80056c8:	4630      	mov	r0, r6
 80056ca:	f000 f868 	bl	800579e <__malloc_unlock>
 80056ce:	e7e4      	b.n	800569a <_malloc_r+0x1e>
 80056d0:	680b      	ldr	r3, [r1, #0]
 80056d2:	1b5b      	subs	r3, r3, r5
 80056d4:	d418      	bmi.n	8005708 <_malloc_r+0x8c>
 80056d6:	2b0b      	cmp	r3, #11
 80056d8:	d90f      	bls.n	80056fa <_malloc_r+0x7e>
 80056da:	600b      	str	r3, [r1, #0]
 80056dc:	50cd      	str	r5, [r1, r3]
 80056de:	18cc      	adds	r4, r1, r3
 80056e0:	4630      	mov	r0, r6
 80056e2:	f000 f85c 	bl	800579e <__malloc_unlock>
 80056e6:	f104 000b 	add.w	r0, r4, #11
 80056ea:	1d23      	adds	r3, r4, #4
 80056ec:	f020 0007 	bic.w	r0, r0, #7
 80056f0:	1ac3      	subs	r3, r0, r3
 80056f2:	d0d3      	beq.n	800569c <_malloc_r+0x20>
 80056f4:	425a      	negs	r2, r3
 80056f6:	50e2      	str	r2, [r4, r3]
 80056f8:	e7d0      	b.n	800569c <_malloc_r+0x20>
 80056fa:	428c      	cmp	r4, r1
 80056fc:	684b      	ldr	r3, [r1, #4]
 80056fe:	bf16      	itet	ne
 8005700:	6063      	strne	r3, [r4, #4]
 8005702:	6013      	streq	r3, [r2, #0]
 8005704:	460c      	movne	r4, r1
 8005706:	e7eb      	b.n	80056e0 <_malloc_r+0x64>
 8005708:	460c      	mov	r4, r1
 800570a:	6849      	ldr	r1, [r1, #4]
 800570c:	e7cc      	b.n	80056a8 <_malloc_r+0x2c>
 800570e:	1cc4      	adds	r4, r0, #3
 8005710:	f024 0403 	bic.w	r4, r4, #3
 8005714:	42a0      	cmp	r0, r4
 8005716:	d005      	beq.n	8005724 <_malloc_r+0xa8>
 8005718:	1a21      	subs	r1, r4, r0
 800571a:	4630      	mov	r0, r6
 800571c:	f000 f82e 	bl	800577c <_sbrk_r>
 8005720:	3001      	adds	r0, #1
 8005722:	d0cf      	beq.n	80056c4 <_malloc_r+0x48>
 8005724:	6025      	str	r5, [r4, #0]
 8005726:	e7db      	b.n	80056e0 <_malloc_r+0x64>
 8005728:	20012e00 	.word	0x20012e00
 800572c:	20012e04 	.word	0x20012e04

08005730 <_realloc_r>:
 8005730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005732:	4607      	mov	r7, r0
 8005734:	4614      	mov	r4, r2
 8005736:	460e      	mov	r6, r1
 8005738:	b921      	cbnz	r1, 8005744 <_realloc_r+0x14>
 800573a:	4611      	mov	r1, r2
 800573c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005740:	f7ff bf9c 	b.w	800567c <_malloc_r>
 8005744:	b922      	cbnz	r2, 8005750 <_realloc_r+0x20>
 8005746:	f7ff ff4b 	bl	80055e0 <_free_r>
 800574a:	4625      	mov	r5, r4
 800574c:	4628      	mov	r0, r5
 800574e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005750:	f000 f826 	bl	80057a0 <_malloc_usable_size_r>
 8005754:	42a0      	cmp	r0, r4
 8005756:	d20f      	bcs.n	8005778 <_realloc_r+0x48>
 8005758:	4621      	mov	r1, r4
 800575a:	4638      	mov	r0, r7
 800575c:	f7ff ff8e 	bl	800567c <_malloc_r>
 8005760:	4605      	mov	r5, r0
 8005762:	2800      	cmp	r0, #0
 8005764:	d0f2      	beq.n	800574c <_realloc_r+0x1c>
 8005766:	4631      	mov	r1, r6
 8005768:	4622      	mov	r2, r4
 800576a:	f7ff fc11 	bl	8004f90 <memcpy>
 800576e:	4631      	mov	r1, r6
 8005770:	4638      	mov	r0, r7
 8005772:	f7ff ff35 	bl	80055e0 <_free_r>
 8005776:	e7e9      	b.n	800574c <_realloc_r+0x1c>
 8005778:	4635      	mov	r5, r6
 800577a:	e7e7      	b.n	800574c <_realloc_r+0x1c>

0800577c <_sbrk_r>:
 800577c:	b538      	push	{r3, r4, r5, lr}
 800577e:	4c06      	ldr	r4, [pc, #24]	; (8005798 <_sbrk_r+0x1c>)
 8005780:	2300      	movs	r3, #0
 8005782:	4605      	mov	r5, r0
 8005784:	4608      	mov	r0, r1
 8005786:	6023      	str	r3, [r4, #0]
 8005788:	f7fb f9a2 	bl	8000ad0 <_sbrk>
 800578c:	1c43      	adds	r3, r0, #1
 800578e:	d102      	bne.n	8005796 <_sbrk_r+0x1a>
 8005790:	6823      	ldr	r3, [r4, #0]
 8005792:	b103      	cbz	r3, 8005796 <_sbrk_r+0x1a>
 8005794:	602b      	str	r3, [r5, #0]
 8005796:	bd38      	pop	{r3, r4, r5, pc}
 8005798:	20012f00 	.word	0x20012f00

0800579c <__malloc_lock>:
 800579c:	4770      	bx	lr

0800579e <__malloc_unlock>:
 800579e:	4770      	bx	lr

080057a0 <_malloc_usable_size_r>:
 80057a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057a4:	1f18      	subs	r0, r3, #4
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	bfbc      	itt	lt
 80057aa:	580b      	ldrlt	r3, [r1, r0]
 80057ac:	18c0      	addlt	r0, r0, r3
 80057ae:	4770      	bx	lr

080057b0 <_init>:
 80057b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057b2:	bf00      	nop
 80057b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057b6:	bc08      	pop	{r3}
 80057b8:	469e      	mov	lr, r3
 80057ba:	4770      	bx	lr

080057bc <_fini>:
 80057bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057be:	bf00      	nop
 80057c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80057c2:	bc08      	pop	{r3}
 80057c4:	469e      	mov	lr, r3
 80057c6:	4770      	bx	lr
