@article{bez2003introduction,
  title={Introduction to flash memory},
  author={Bez, Roberto and Camerlenghi, Emilio and Modelli, Alberto and Visconti, Angelo},
  journal={Proceedings of the IEEE},
  volume={91},
  number={4},
  pages={489--502},
  year={2003},
  publisher={IEEE}
}

% Moore's Law
@article{moore1965cramming,
  author={Moore, Gordon E},
  title={Cramming more components onto integrated circuits.},
  journal={Electronics},
  volume={38},
  number={8},
  pages={114--117},
  year={1965}
}

% DRAM
@patent{US3728695A,
author={Frohman-Bentchkowsky, Dov},
title={Random-access floating gate mos memory array},
year={1973},
number={3728695},
nationality={US},
url={https://patents.google.com/patent/US3728695A}
}

% SRAM
@patent{US4322675A,
 author={Lee, Yong K. and Domitrowich, Joseph R.},
 title={Regulated MOS substrate bias voltage generator for a static random access memory},
 year={1982},
 number={4322675},
 nationality={US},
 url={https://patents.google.com/patent/US4322675A}
}

% Jeff Dean Numbers
@misc{jboner:jeff-dean-numbers,
  title={Latency Numbers Every Programmer Should Know},
  author={B{\'\o}ner, Jonas},
  url={https://gist.github.com/jboner/2841832},
  note={(accessed September 15, 2018)}
}

@misc{jeff-dean:cs-295,
  title={Software Engineering Advice from Building Large-Scale Distributed Systems},
  author={Dean, Jeff},
  url={http://static.googleusercontent.com/media/research.google.com/en/us/people/jeff/stanford-295-talk.pdf},
  note={(accessed September 15, 2018)}
}

@misc{jacobi:2018:nvme_ssd,
  author={Jacobi, Jon L.},
  title={NVMe SSDs: Everything you need to know about this insanely fast storage},
  year={2018},
  month={August},
  day={6},
  publisher={PC World},
  url={https://www.pcworld.com/article/2899351/storage/everything-you-need-to-know-about-nvme.html},
  note={(accessed September 15, 2018)}
}

@misc{anandtech:apache_pass,
  author={Cutress, Ian and Tallis, Billy},
  title={Intel Launches Optane DIMMs Up To 512GB: Apache Pass Is Here!},
  year={2018},
  month={May},
  day={30},
  publisher={AnandTech},
  url={https://www.anandtech.com/show/12828/intel-launches-optane-dimms-up-to-512gb-apache-pass-is-here},
  note={(accessed September 15, 2018)}
}

@article{xie2018self,
  title={Self-healing of a confined phase change memory device with a metallic surfactant layer},
  author={Xie, Yujun and Kim, Wanki and Kim, Yerin and Kim, Sangbum and Gonsalves, Jemima and BrightSky, Matthew and Lam, Chung and Zhu, Yu and Cha, Judy J},
  journal={Advanced Materials},
  volume={30},
  number={9},
  pages={1705587},
  year={2018},
  publisher={Wiley Online Library}
}

@misc{malventano:2017:3DXPoint,
  title={How 3D XPoint Phase-Change Memory Works},
  author={Malventano, Allyn},
  year={2017},
  month={June},
  day={2},
  journal={PC Perspective},
  url={https://www.pcper.com/reviews/Editorial/How-3D-XPoint-Phase-Change-Memory-Works},
  note={(accessed September 15, 2018)}
}

@misc{Intel:3DXPoint:JDP:July:2018,
  title={Micron and Intel Announce Update to 3D XPoint Joint Development Agreement},
  author={Intel Corporation},
  year={2018},
  month={June},
  day={16},
  url={https://newsroom.intel.com/news-releases/micron-intel-announce-update-3d-xpoint-joint-development-program/},
  note={(accessed September 15, 2018)}
}

@article{kawahara2012spin,
  title={Spin-transfer torque RAM technology: Review and prospect},
  author={Kawahara, Takayuki and Ito, Kenchi and Takemura, Riichiro and Ohno, Hideo},
  journal={Microelectronics Reliability},
  volume={52},
  number={4},
  pages={613--627},
  year={2012},
  publisher={Elsevier}
}

@misc{MRAM-info,
  author={MRAM Info},
  title={STT-MRAM: Introduction and Market Status},
  url={https://www.mram-info.com/stt-mram},
  note={(accessed September 15, 2018)}
}

@article{mikolajick2018ferroelectric,
  title={Ferroelectric hafnium oxide for ferroelectric random-access memories and ferroelectric field-effect transistors},
  author={Mikolajick, Thomas and Slesazeck, Stefan and Park, Min Hyuk and Schroeder, Uwe},
  journal={MRS Bulletin},
  volume={43},
  number={5},
  pages={340--346},
  year={2018},
  publisher={Cambridge University Press}
}

@article{zhu2017resistive,
  title={Resistive random access memory and its applications in storage and nonvolatile logic},
  author={Zhu, Dongbin and Li, Yi and Shen, Wensheng and Zhou, Zheng and Liu, Lifeng and Zhang, Xing},
  journal={Journal of Semiconductors},
  volume={38},
  number={7},
  pages={071002},
  year={2017},
  publisher={IOP Publishing}
}

@article{lastras2018resistive,
  title={Resistive random-access memory based on ratioed memristors},
  author={Lastras-Monta{\~n}o, Miguel Angel and Cheng, Kwang-Ting},
  journal={Nature Electronics},
  volume={1},
  number={8},
  pages={466},
  year={2018},
  publisher={Nature Publishing Group}
}

@article{gilmer2018nram,
  title={NRAM: a disruptive carbon-nanotube resistance-change memory},
  author={Gilmer, DC and Rueckes, T and Cleveland, L},
  journal={Nanotechnology},
  volume={29},
  number={13},
  pages={134003},
  year={2018},
  publisher={IOP Publishing}
}

@misc{IntelMLC35,
  title={Intel\textregistered Memory Latency Checker},
  author={Viswanathan, Vish},
  year={2018},
  month={March},
  day={9},
  url={https://software.intel.com/en-us/articles/intelr-memory-latency-checker},
  note={(accessed September 15, 2018)}
}