Project Information         e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 05/20/2002 12:11:15

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful


P3X3


** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

p3x3      EPF10K70RC240-4  38     19     0    0         0  %    192      5  %

User Pins:                 38     19     0  



Project Information         e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt

** FILE HIERARCHY **



|lpm_add_sub:900|
|lpm_add_sub:900|addcore:adder|
|lpm_add_sub:900|altshift:result_ext_latency_ffs|
|lpm_add_sub:900|altshift:carry_ext_latency_ffs|
|lpm_add_sub:900|altshift:oflow_ext_latency_ffs|
|square2:s0|
|square3:s1|
|square2:s2|
|square3:s3|
|square4:s4|
|square3:s5|
|square2:s6|
|square3:s7|
|square2:s8|


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

***** Logic for device 'p3x3' compiled without errors.




Device: EPF10K70RC240-4

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f

                        f                           f                                                                                      
                        i                           i                                                                                      
                        r                           r                                                                                      
                        e                           e                                                                                      
                  R     c       R   R       R       c       R       R           R R R R   R R R R R R R   R R R R R R R   R R R R R R R R  
                  E     l       E   E       E       l       E       E           E E E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                  S i   r   i i S G S i i   S   i V r i i i S i   G S i   i i i S S S S V S S S S S S S G S S S S S S S V S S S S S S S S  
                  E n i _ i n n E N E n n i E i n C _ n n n E n i N E n i n n n E E E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                  R i n o n i i R D R i i n R n i C o i i i R i n D R i n i i i R R R R C R R R R R R R D R R R R R R R C R R R R R R R R  
                  V t i u i t t V I V t t i V i t I u t t t V t i I V t i t t t V V V V I V V V V V V V I V V V V V V V I V V V V V V V V  
                  E 2 t t t 1 1 E N E 1 2 t E t 1 N t 2 1 1 E 2 t N E 2 t 3 3 3 E E E E N E E E E E E E N E E E E E E E N E E E E E E E E  
                  D 0 8 1 3 0 3 D T D 9 4 7 D 6 2 T 5 3 6 5 D 8 0 T D 1 4 3 2 5 D D D D T D D D D D D D T D D D D D D D T D D D D D D D D  
                --------------------------------------------------------------------------------------------------------------------------_ 
               / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
              /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
        #TCK |  1                                                                                                                         180 | ^DATA0 
  ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
       ^nCEO |  3                                                                                                                         178 | ^nCE 
        #TDO |  4                                                                                                                         177 | #TDI 
      VCCINT |  5                                                                                                                         176 | GNDINT 
    RESERVED |  6                                                                                                                         175 | RESERVED 
    RESERVED |  7                                                                                                                         174 | RESERVED 
    RESERVED |  8                                                                                                                         173 | RESERVED 
    RESERVED |  9                                                                                                                         172 | RESERVED 
      GNDINT | 10                                                                                                                         171 | RESERVED 
fireclr_out3 | 11                                                                                                                         170 | VCCINT 
  match_out3 | 12                                                                                                                         169 | init18 
fireclr_out8 | 13                                                                                                                         168 | init31 
fireclr_out4 | 14                                                                                                                         167 | fireclr_out6 
  match_out1 | 15                                                                                                                         166 | match_out6 
      VCCINT | 16                                                                                                                         165 | GNDINT 
fireclr_out0 | 17                                                                                                                         164 | RESERVED 
  match_out0 | 18                                                                                                                         163 | RESERVED 
    RESERVED | 19                                                                                                                         162 | RESERVED 
    RESERVED | 20                                                                                                                         161 | RESERVED 
    RESERVED | 21                                                                                                                         160 | VCCINT 
      GNDINT | 22                                                                                                                         159 | RESERVED 
    RESERVED | 23                                                                                                                         158 | RESERVED 
    RESERVED | 24                                                                                                                         157 | RESERVED 
    RESERVED | 25                                                                                                                         156 | RESERVED 
    RESERVED | 26                                                                                                                         155 | GNDINT 
      VCCINT | 27                                                                                                                         154 | RESERVED 
    RESERVED | 28                                                                                                                         153 | RESERVED 
    RESERVED | 29                                                                                                                         152 | RESERVED 
    RESERVED | 30                                                                                                                         151 | RESERVED 
    RESERVED | 31                                                     EPF10K70RC240-4                                                     150 | VCCINT 
      GNDINT | 32                                                                                                                         149 | RESERVED 
    RESERVED | 33                                                                                                                         148 | RESERVED 
    RESERVED | 34                                                                                                                         147 | RESERVED 
    RESERVED | 35                                                                                                                         146 | RESERVED 
    RESERVED | 36                                                                                                                         145 | GNDINT 
      VCCINT | 37                                                                                                                         144 | RESERVED 
    RESERVED | 38                                                                                                                         143 | RESERVED 
    RESERVED | 39                                                                                                                         142 | RESERVED 
    RESERVED | 40                                                                                                                         141 | RESERVED 
    RESERVED | 41                                                                                                                         140 | VCCINT 
      GNDINT | 42                                                                                                                         139 | RESERVED 
    RESERVED | 43                                                                                                                         138 | RESERVED 
    RESERVED | 44                                                                                                                         137 | RESERVED 
    RESERVED | 45                                                                                                                         136 | RESERVED 
    RESERVED | 46                                                                                                                         135 | GNDINT 
      VCCINT | 47                                                                                                                         134 | RESERVED 
    RESERVED | 48                                                                                                                         133 | RESERVED 
    RESERVED | 49                                                                                                                         132 | RESERVED 
    RESERVED | 50                                                                                                                         131 | RESERVED 
    RESERVED | 51                                                                                                                         130 | VCCINT 
      GNDINT | 52                                                                                                                         129 | RESERVED 
    RESERVED | 53                                                                                                                         128 | RESERVED 
  match_out2 | 54                                                                                                                         127 | RESERVED 
    RESERVED | 55                                                                                                                         126 | RESERVED 
    RESERVED | 56                                                                                                                         125 | GNDINT 
      VCCINT | 57                                                                                                                         124 | ^MSEL0 
        #TMS | 58                                                                                                                         123 | ^MSEL1 
       #TRST | 59                                                                                                                         122 | VCCINT 
    ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
             |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
              \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
               \--------------------------------------------------------------------------------------------------------------------------- 
                  m i f s R f m i G i i i i m i i V i R i i R R m G i i R V r c i G R R V R R R R R R R G R R R R R R R V R R R R R R R R  
                  a n i o E i a n N n n n n a n n C n E n n E E a N n n E C e l n N E E C E E E E E E E N E E E E E E E C E E E E E E E E  
                  t i r l S r t i D i i i i t i i C i S i i S S t D i i S C i k i D S S C S S S S S S S D S S S S S S S C S S S S S S S S  
                  c t e v E e c t I t t t t c t t I t E t t E E c I t t E I n   t I E E I E E E E E E E I E E E E E E E I E E E E E E E E  
                  h 2 c e R c h 1 N 1 2 2 1 h 2 2 N 9 R 1 3 R R h N 2 5 R N i   3 N R R N R R R R R R R N R R R R R R R N R R R R R R R R  
                  _ 6 l d V l _ 1 T   7 5 4 _   9 T   V 7 0 V V _ T 2   V T t   4 T V V T V V V V V V V T V V V V V V V T V V V V V V V V  
                  o   r   E r o             o         E     E E o       E           E E   E E E E E E E   E E E E E E E   E E E E E E E E  
                  u   _   D _ u             u         D     D D u       D           D D   D D D D D D D   D D D D D D D   D D D D D D D D  
                  t   o     o t             t                   t                                                                          
                  8   u     u 5             7                   4                                                                          
                      t     t                                                                                                              
                      7     2                                                                                                              


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (5.0 volts).
GNDINT = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
GNDIO = Dedicated ground pin, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
B27      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
B28      7/ 8( 87%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
B29      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      17/26( 65%)   
B30      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
B31      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
B33      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
B34      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
B35      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      16/26( 61%)   
B36      6/ 8( 75%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
B37      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B38      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      10/26( 38%)   
B39      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2       4/26( 15%)   
B40      8/ 8(100%)   1/ 8( 12%)   6/ 8( 75%)    1/2    0/2      12/26( 46%)   
B41      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
B42      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
B43      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
B44      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
B45      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
B46      8/ 8(100%)   0/ 8(  0%)   6/ 8( 75%)    1/2    0/2      11/26( 42%)   
B47      3/ 8( 37%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       5/26( 19%)   
B48      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
B49      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      17/26( 65%)   
B50      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      17/26( 65%)   
B51      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      15/26( 57%)   
B52      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      13/26( 50%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                            51/183    ( 27%)
Total logic cells used:                        192/3744   (  5%)
Total embedded cells used:                       0/72     (  0%)
Total EABs used:                                 0/9      (  0%)
Average fan-in:                                 3.37/4    ( 84%)
Total fan-in:                                 648/14976   (  4%)

Total input pins required:                      38
Total input I/O cell registers required:         0
Total output pins required:                     19
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                    192
Total flipflops required:                       62
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0
Logic cells inserted for fitting:                2

Synthesized logic cells:                         8/3744   (  0%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 B:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   7   8   8   8   0   8   8   8   6   8   8   8   8   8   8   8   8   8   8   3   8   8   8   8   8    192/0  
 C:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 D:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 E:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 F:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 H:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  
 I:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      0/0  

Total:   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   7   8   8   8   0   8   8   8   6   8   8   8   8   8   8   8   8   8   8   3   8   8   8   8   8    192/0  



Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  91      -     -    -    --      INPUT  G             0    0    0    0  clk
 217      -     -    -    31      INPUT                0    0    0    1  init0
  70      -     -    -    44      INPUT                0    0    0    1  init1
  75      -     -    -    37      INPUT                0    0    0    1  init2
 236      -     -    -    48      INPUT                0    0    0    1  init3
 213      -     -    -    27      INPUT                0    0    0    1  init4
  87      -     -    -    28      INPUT                0    0    0    1  init5
 226      -     -    -    38      INPUT                0    0    0    1  init6
 228      -     -    -    40      INPUT                0    0    0    1  init7
 238      -     -    -    49      INPUT                0    0    0    1  init8
  78      -     -    -    36      INPUT                0    0    0    1  init9
 235      -     -    -    46      INPUT                0    0    0    1  init10
  68      -     -    -    45      INPUT                0    0    0    1  init11
 225      -     -    -    37      INPUT                0    0    0    1  init12
 234      -     -    -    45      INPUT                0    0    0    1  init13
  73      -     -    -    39      INPUT                0    0    0    1  init14
 220      -     -    -    33      INPUT                0    0    0    1  init15
 221      -     -    -    33      INPUT                0    0    0    1  init16
  80      -     -    -    34      INPUT                0    0    0    1  init17
 169      -     -    B    --      INPUT                0    0    0    1  init18
 230      -     -    -    43      INPUT                0    0    0    1  init19
 239      -     -    -    51      INPUT                0    0    0    1  init20
 214      -     -    -    28      INPUT                0    0    0    1  init21
  86      -     -    -    29      INPUT                0    0    0    1  init22
 222      -     -    -    35      INPUT                0    0    0    1  init23
 229      -     -    -    42      INPUT                0    0    0    1  init24
  72      -     -    -    42      INPUT                0    0    0    1  init25
  62      -     -    -    51      INPUT                0    0    0    1  init26
  71      -     -    -    43      INPUT                0    0    0    1  init27
 218      -     -    -    32      INPUT                0    0    0    1  init28
  76      -     -    -    37      INPUT                0    0    0    1  init29
  81      -     -    -    33      INPUT                0    0    0    1  init30
 168      -     -    B    --      INPUT                0    0    0    1  init31
 211      -     -    -    --      INPUT                0    0    0    1  init32
 212      -     -    -    --      INPUT                0    0    0    1  init33
  92      -     -    -    --      INPUT                0    0    0    1  init34
 210      -     -    -    --      INPUT                0    0    0    1  init35
  90      -     -    -    --      INPUT                0    0    0    2  reinit


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  17      -     -    B    --     OUTPUT                0    1    0    0  fireclr_out0
 237      -     -    -    48     OUTPUT                0    1    0    0  fireclr_out1
  66      -     -    -    47     OUTPUT                0    1    0    0  fireclr_out2
  11      -     -    A    --     OUTPUT                0    1    0    0  fireclr_out3
  14      -     -    B    --     OUTPUT                0    1    0    0  fireclr_out4
 223      -     -    -    36     OUTPUT                0    1    0    0  fireclr_out5
 167      -     -    B    --     OUTPUT                0    1    0    0  fireclr_out6
  63      -     -    -    50     OUTPUT                0    1    0    0  fireclr_out7
  13      -     -    B    --     OUTPUT                0    1    0    0  fireclr_out8
  18      -     -    B    --     OUTPUT                0    1    0    0  match_out0
  15      -     -    B    --     OUTPUT                0    1    0    0  match_out1
  54      -     -    I    --     OUTPUT                0    1    0    0  match_out2
  12      -     -    B    --     OUTPUT                0    1    0    0  match_out3
  84      -     -    -    30     OUTPUT                0    1    0    0  match_out4
  67      -     -    -    46     OUTPUT                0    1    0    0  match_out5
 166      -     -    B    --     OUTPUT                0    1    0    0  match_out6
  74      -     -    -    39     OUTPUT                0    1    0    0  match_out7
  61      -     -    -    52     OUTPUT                0    1    0    0  match_out8
  64      -     -    -    49     OUTPUT                0    1    0    0  solved


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      8     -    B    46       SOFT    s    r      1    0    0   27  reinit~fit~out1
   -      3     -    B    46       SOFT    s    r      1    0    0   26  reinit~fit~out2
   -      6     -    B    41       DFFE   +            0    4    0    1  |square2:s0|:22
   -      4     -    B    41       DFFE   +            0    4    0    1  |square2:s0|:24
   -      2     -    B    46       DFFE   +            1    3    0    4  |square2:s0|:26
   -      7     -    B    44       DFFE   +            1    3    0    4  |square2:s0|:28
   -      4     -    B    43       DFFE   +            1    3    0    4  |square2:s0|:30
   -      2     -    B    44       DFFE   +            1    3    0    4  |square2:s0|:32
   -      3     -    B    44       AND2                0    4    0    6  |square2:s0|:72
   -      4     -    B    31        OR2                0    3    0    1  |square2:s0|:160
   -      1     -    B    44        OR2                0    3    0    1  |square2:s0|:166
   -      1     -    B    43        OR2                0    3    0    1  |square2:s0|:172
   -      5     -    B    44        OR2                0    3    0    1  |square2:s0|:178
   -      1     -    B    46        OR2                0    3    0    1  |square2:s0|:232
   -      4     -    B    44        OR2                0    3    0    1  |square2:s0|:244
   -      2     -    B    43        OR2                0    3    0    1  |square2:s0|:256
   -      6     -    B    44        OR2                0    3    0    1  |square2:s0|:268
   -      8     -    B    44       AND2                0    4    1    1  |square2:s0|:338
   -      2     -    B    48       DFFE   +            0    4    0    1  |square2:s2|:22
   -      7     -    B    35       DFFE   +            0    4    0    1  |square2:s2|:24
   -      2     -    B    49       DFFE   +            1    3    0    5  |square2:s2|:26
   -      8     -    B    36       DFFE   +            1    3    0    5  |square2:s2|:28
   -      8     -    B    45       DFFE   +            1    3    0    5  |square2:s2|:30
   -      4     -    B    45       DFFE   +            1    3    0    5  |square2:s2|:32
   -      3     -    B    49       AND2                0    4    0    6  |square2:s2|:72
   -      1     -    B    49        OR2                0    3    0    1  |square2:s2|:160
   -      2     -    B    36        OR2                0    3    0    1  |square2:s2|:166
   -      1     -    B    45        OR2                0    3    0    1  |square2:s2|:172
   -      5     -    B    45        OR2                0    3    0    1  |square2:s2|:178
   -      4     -    B    49        OR2                0    3    0    1  |square2:s2|:232
   -      4     -    B    36        OR2                0    3    0    1  |square2:s2|:244
   -      3     -    B    45        OR2                0    3    0    1  |square2:s2|:256
   -      7     -    B    45        OR2                0    3    0    1  |square2:s2|:268
   -      5     -    B    49       AND2                0    4    1    1  |square2:s2|:338
   -      7     -    B    41       DFFE   +            0    4    0    1  |square2:s6|:22
   -      6     -    B    50       DFFE   +            0    4    0    1  |square2:s6|:24
   -      1     -    B    33       DFFE   +            1    3    0    5  |square2:s6|:26
   -      5     -    B    33       DFFE   +            1    3    0    5  |square2:s6|:28
   -      5     -    B    41       DFFE   +            1    3    0    5  |square2:s6|:30
   -      1     -    B    52       DFFE   +            1    3    0    5  |square2:s6|:32
   -      8     -    B    33       AND2                0    4    0    6  |square2:s6|:72
   -      4     -    B    33        OR2                0    3    0    1  |square2:s6|:160
   -      2     -    B    33        OR2                0    3    0    1  |square2:s6|:166
   -      1     -    B    41        OR2                0    3    0    1  |square2:s6|:172
   -      2     -    B    52        OR2                0    3    0    1  |square2:s6|:178
   -      7     -    B    33        OR2                0    3    0    1  |square2:s6|:232
   -      3     -    B    33        OR2                0    3    0    1  |square2:s6|:244
   -      2     -    B    41        OR2                0    3    0    1  |square2:s6|:256
   -      4     -    B    52        OR2                0    3    0    1  |square2:s6|:268
   -      6     -    B    33       AND2                0    4    1    1  |square2:s6|:338
   -      8     -    B    38       DFFE   +            0    4    0    1  |square2:s8|:22
   -      5     -    B    38       DFFE   +            0    4    0    1  |square2:s8|:24
   -      8     -    B    40       DFFE   +            1    3    0    5  |square2:s8|:26
   -      7     -    B    38       DFFE   +            1    3    0    5  |square2:s8|:28
   -      3     -    B    38       DFFE   +            1    3    0    5  |square2:s8|:30
   -      5     -    B    52       DFFE   +            1    3    0    5  |square2:s8|:32
   -      3     -    B    52       AND2                0    4    0    6  |square2:s8|:72
   -      2     -    B    40        OR2                0    3    0    1  |square2:s8|:160
   -      1     -    B    38        OR2                0    3    0    1  |square2:s8|:166
   -      4     -    B    38        OR2                0    3    0    1  |square2:s8|:172
   -      6     -    B    52        OR2                0    3    0    1  |square2:s8|:178
   -      4     -    B    40        OR2                0    3    0    1  |square2:s8|:232
   -      2     -    B    38        OR2                0    3    0    1  |square2:s8|:244
   -      6     -    B    38        OR2                0    3    0    1  |square2:s8|:256
   -      8     -    B    52        OR2                0    3    0    1  |square2:s8|:268
   -      7     -    B    52       AND2                0    4    1    1  |square2:s8|:338
   -      2     -    B    27       DFFE   +            0    3    0    1  |square3:s1|:26
   -      8     -    B    48       DFFE   +            0    4    0    1  |square3:s1|:28
   -      3     -    B    28       DFFE   +            0    3    0    1  |square3:s1|:30
   -      7     -    B    31       DFFE   +            1    3    0    6  |square3:s1|:32
   -      3     -    B    51       DFFE   +            1    3    0    6  |square3:s1|:34
   -      3     -    B    27       DFFE   +            1    3    0    6  |square3:s1|:36
   -      6     -    B    29       DFFE   +            1    3    0    6  |square3:s1|:38
   -      3     -    B    36       AND2                0    4    0    7  |square3:s1|:85
   -      1     -    B    31        OR2                0    4    0    1  |square3:s1|:219
   -      5     -    B    51        OR2                0    4    0    1  |square3:s1|:228
   -      1     -    B    27        OR2                0    4    0    1  |square3:s1|:237
   -      3     -    B    30        OR2                0    4    0    1  |square3:s1|:246
   -      5     -    B    31        OR2                0    4    0    1  |square3:s1|:314
   -      3     -    B    48       AND2    s           0    2    0    6  |square3:s1|~322~1
   -      6     -    B    51        OR2                0    4    0    1  |square3:s1|:326
   -      5     -    B    27        OR2                0    4    0    1  |square3:s1|:338
   -      4     -    B    29        OR2                0    4    0    1  |square3:s1|:350
   -      5     -    B    36       AND2                0    4    1    1  |square3:s1|:429
   -      6     -    B    46       DFFE   +            0    4    0    1  |square3:s3|:26
   -      2     -    B    28       DFFE   +            0    4    0    1  |square3:s3|:28
   -      6     -    B    28       DFFE   +            0    3    0    1  |square3:s3|:30
   -      2     -    B    31       DFFE   +            1    3    0    6  |square3:s3|:32
   -      4     -    B    51       DFFE   +            1    3    0    6  |square3:s3|:34
   -      8     -    B    27       DFFE   +            1    3    0    6  |square3:s3|:36
   -      2     -    B    51       DFFE   +            1    3    0    6  |square3:s3|:38
   -      5     -    B    46       AND2                0    4    0    7  |square3:s3|:85
   -      3     -    B    31       AND2                0    2    0    2  |square3:s3|:218
   -      6     -    B    31        OR2                0    4    0    1  |square3:s3|:219
   -      1     -    B    51       AND2                0    2    0    2  |square3:s3|:227
   -      7     -    B    51        OR2                0    4    0    1  |square3:s3|:228
   -      4     -    B    27       AND2                0    2    0    2  |square3:s3|:236
   -      6     -    B    27        OR2                0    4    0    1  |square3:s3|:237
   -      3     -    B    29       AND2                0    2    0    2  |square3:s3|:245
   -      5     -    B    29        OR2                0    4    0    1  |square3:s3|:246
   -      8     -    B    31        OR2                0    4    0    1  |square3:s3|:314
   -      8     -    B    51        OR2                0    4    0    1  |square3:s3|:326
   -      7     -    B    27        OR2                0    4    0    1  |square3:s3|:338
   -      2     -    B    29        OR2                0    4    0    1  |square3:s3|:350
   -      4     -    B    46       AND2                0    4    1    1  |square3:s3|:429
   -      7     -    B    48       DFFE   +            0    4    0    1  |square3:s5|:26
   -      5     -    B    28       DFFE   +            0    3    0    1  |square3:s5|:28
   -      2     -    B    47       DFFE   +            0    3    0    1  |square3:s5|:30
   -      6     -    B    37       DFFE   +            0    3    0    5  |square3:s5|:32
   -      2     -    B    34       DFFE   +            0    3    0    5  |square3:s5|:34
   -      5     -    B    42       DFFE   +            0    3    0    5  |square3:s5|:36
   -      1     -    B    30       DFFE   +            0    3    0    5  |square3:s5|:38
   -      2     -    B    45       AND2                0    4    0    7  |square3:s5|:85
   -      2     -    B    39        OR2        !       0    2    0   28  |square3:s5|:122
   -      1     -    B    39        OR2        !       0    2    0   22  |square3:s5|:127
   -      1     -    B    37        OR2                0    3    0    1  |square3:s5|:214
   -      1     -    B    34        OR2                0    4    0    1  |square3:s5|:223
   -      1     -    B    42        OR2                0    3    0    1  |square3:s5|:232
   -      2     -    B    30        OR2                0    3    0    1  |square3:s5|:241
   -      1     -    B    28       AND2    s           0    3    0    5  |square3:s5|~286~1
   -      2     -    B    37        OR2                0    4    0    1  |square3:s5|:315
   -      3     -    B    37       AND2                1    1    0    1  |square3:s5|:321
   -      4     -    B    48       AND2    s           0    2    0    6  |square3:s5|~322~1
   -      3     -    B    34        OR2                0    4    0    1  |square3:s5|:327
   -      4     -    B    34       AND2                1    1    0    1  |square3:s5|:333
   -      2     -    B    42        OR2                0    4    0    1  |square3:s5|:339
   -      3     -    B    42       AND2                1    1    0    1  |square3:s5|:345
   -      4     -    B    30        OR2                0    4    0    1  |square3:s5|:351
   -      1     -    B    36       AND2                1    1    0    1  |square3:s5|:357
   -      6     -    B    45       AND2                0    4    1    1  |square3:s5|:429
   -      7     -    B    40       DFFE   +            0    4    0    1  |square3:s7|:26
   -      5     -    B    40       DFFE   +            0    4    0    1  |square3:s7|:28
   -      1     -    B    47       DFFE   +            0    3    0    1  |square3:s7|:30
   -      8     -    B    37       DFFE   +            0    3    0    5  |square3:s7|:32
   -      8     -    B    34       DFFE   +            0    3    0    5  |square3:s7|:34
   -      4     -    B    42       DFFE   +            0    3    0    5  |square3:s7|:36
   -      6     -    B    30       DFFE   +            0    3    0    5  |square3:s7|:38
   -      1     -    B    40       AND2                0    4    0    7  |square3:s7|:85
   -      4     -    B    37        OR2                0    3    0    1  |square3:s7|:214
   -      5     -    B    34        OR2                0    3    0    1  |square3:s7|:223
   -      6     -    B    42        OR2                0    3    0    1  |square3:s7|:232
   -      5     -    B    30        OR2                0    3    0    1  |square3:s7|:241
   -      5     -    B    37        OR2                0    4    0    1  |square3:s7|:315
   -      7     -    B    37       AND2                1    1    0    1  |square3:s7|:321
   -      6     -    B    40       AND2    s           0    2    0    6  |square3:s7|~322~1
   -      6     -    B    34        OR2                0    4    0    1  |square3:s7|:327
   -      7     -    B    34       AND2                1    1    0    1  |square3:s7|:333
   -      7     -    B    42        OR2                0    4    0    1  |square3:s7|:339
   -      8     -    B    42       AND2                1    1    0    1  |square3:s7|:345
   -      7     -    B    30        OR2                0    4    0    1  |square3:s7|:351
   -      8     -    B    30       AND2                1    1    0    1  |square3:s7|:357
   -      3     -    B    40       AND2                0    4    1    1  |square3:s7|:429
   -      6     -    B    48       DFFE   +            0    4    0    1  |square4:s4|:30
   -      3     -    B    41       DFFE   +            0    4    0    1  |square4:s4|:32
   -      6     -    B    35       DFFE   +            0    4    0    1  |square4:s4|:34
   -      7     -    B    50       DFFE   +            0    4    0    1  |square4:s4|:36
   -      8     -    B    50       DFFE   +            1    3    0    6  |square4:s4|:38
   -      8     -    B    35       DFFE   +            1    3    0    6  |square4:s4|:40
   -      5     -    B    43       DFFE   +            1    3    0    6  |square4:s4|:42
   -      1     -    B    29       DFFE   +            1    3    0    6  |square4:s4|:44
   -      8     -    B    29       AND2                0    4    1    9  |square4:s4|:98
   -      4     -    B    39       AND2                0    2    0    5  |square4:s4|:148
   -      2     -    B    50        OR2                0    3    0    1  |square4:s4|:274
   -      3     -    B    50        OR2                0    3    0    1  |square4:s4|:277
   -      4     -    B    50        OR2                0    3    0    1  |square4:s4|:280
   -      1     -    B    35        OR2                0    3    0    1  |square4:s4|:286
   -      2     -    B    35        OR2                0    3    0    1  |square4:s4|:289
   -      3     -    B    35        OR2                0    3    0    1  |square4:s4|:292
   -      3     -    B    43        OR2                0    3    0    1  |square4:s4|:298
   -      6     -    B    43        OR2                0    3    0    1  |square4:s4|:301
   -      7     -    B    43        OR2                0    3    0    1  |square4:s4|:304
   -      6     -    B    39        OR2                0    4    0    1  |square4:s4|:310
   -      7     -    B    39        OR2                0    4    0    1  |square4:s4|:313
   -      3     -    B    39        OR2                0    3    0    1  |square4:s4|:316
   -      5     -    B    50        OR2                0    3    0    1  |square4:s4|:402
   -      5     -    B    35        OR2                0    3    0    1  |square4:s4|:414
   -      8     -    B    43        OR2                0    3    0    1  |square4:s4|:426
   -      7     -    B    29        OR2                0    3    0    1  |square4:s4|:438
   -      8     -    B    39       DFFE   +            0    1    0   34  rand1 (:58)
   -      5     -    B    39       DFFE   +            0    0    0   11  rand0 (:59)
   -      7     -    B    46       AND2        !       0    2    1    6  :2473
   -      5     -    B    48       AND2        !       0    3    1    2  :2493
   -      1     -    B    48       AND2        !       0    2    1    6  :2512
   -      8     -    B    41       AND2        !       0    3    1    7  :2532
   -      8     -    B    28       AND2        !       0    4    1    8  :2553
   -      4     -    B    35       AND2        !       0    3    1    2  :2573
   -      4     -    B    28       AND2        !       0    2    1    6  :2592
   -      1     -    B    50       AND2        !       0    3    1    2  :2612
   -      3     -    B    47       AND2        !       0    2    1    6  :2631
   -      6     -    B    49       AND2    s           0    3    0    1  ~2660~1
   -      8     -    B    49       AND2    s           0    4    0    1  ~2660~2
   -      7     -    B    49       AND2                0    4    1    0  :2660


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       0/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
B:      44/208( 21%)     0/104(  0%)    80/104( 76%)    2/16( 12%)      8/16( 50%)     0/16(  0%)
C:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
D:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
E:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
F:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
G:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
H:       0/208(  0%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      0/16(  0%)     0/16(  0%)
I:       0/208(  0%)     0/104(  0%)     1/104(  0%)    0/16(  0%)      1/16(  6%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
03:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
06:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
12:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
13:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
14:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
15:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
16:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
17:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
18:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
19:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
20:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
21:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
22:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
23:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
24:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
25:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
26:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
27:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
28:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
29:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
30:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
31:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
32:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
33:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
34:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
35:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
36:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
37:      3/24( 12%)     3/4( 75%)      0/4(  0%)       0/4(  0%)
38:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
39:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
40:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
41:      1/24(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
42:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
43:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
44:      1/24(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
45:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
46:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
47:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
48:      2/24(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
49:      3/24( 12%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
50:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
51:      2/24(  8%)     2/4( 50%)      0/4(  0%)       0/4(  0%)
52:      1/24(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
EA:      0/24(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT       62         clk


Device-Specific Information:e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt
p3x3

** EQUATIONS **

clk      : INPUT;
init0    : INPUT;
init1    : INPUT;
init2    : INPUT;
init3    : INPUT;
init4    : INPUT;
init5    : INPUT;
init6    : INPUT;
init7    : INPUT;
init8    : INPUT;
init9    : INPUT;
init10   : INPUT;
init11   : INPUT;
init12   : INPUT;
init13   : INPUT;
init14   : INPUT;
init15   : INPUT;
init16   : INPUT;
init17   : INPUT;
init18   : INPUT;
init19   : INPUT;
init20   : INPUT;
init21   : INPUT;
init22   : INPUT;
init23   : INPUT;
init24   : INPUT;
init25   : INPUT;
init26   : INPUT;
init27   : INPUT;
init28   : INPUT;
init29   : INPUT;
init30   : INPUT;
init31   : INPUT;
init32   : INPUT;
init33   : INPUT;
init34   : INPUT;
init35   : INPUT;
reinit   : INPUT;

-- Node name is 'fireclr_out0' 
-- Equation name is 'fireclr_out0', type is output 
fireclr_out0 =  _LC7_B46;

-- Node name is 'fireclr_out1' 
-- Equation name is 'fireclr_out1', type is output 
fireclr_out1 =  _LC5_B48;

-- Node name is 'fireclr_out2' 
-- Equation name is 'fireclr_out2', type is output 
fireclr_out2 =  _LC1_B48;

-- Node name is 'fireclr_out3' 
-- Equation name is 'fireclr_out3', type is output 
fireclr_out3 =  _LC8_B41;

-- Node name is 'fireclr_out4' 
-- Equation name is 'fireclr_out4', type is output 
fireclr_out4 =  _LC8_B28;

-- Node name is 'fireclr_out5' 
-- Equation name is 'fireclr_out5', type is output 
fireclr_out5 =  _LC4_B35;

-- Node name is 'fireclr_out6' 
-- Equation name is 'fireclr_out6', type is output 
fireclr_out6 =  _LC4_B28;

-- Node name is 'fireclr_out7' 
-- Equation name is 'fireclr_out7', type is output 
fireclr_out7 =  _LC1_B50;

-- Node name is 'fireclr_out8' 
-- Equation name is 'fireclr_out8', type is output 
fireclr_out8 =  _LC3_B47;

-- Node name is 'match_out0' 
-- Equation name is 'match_out0', type is output 
match_out0 =  _LC8_B44;

-- Node name is 'match_out1' 
-- Equation name is 'match_out1', type is output 
match_out1 =  _LC5_B36;

-- Node name is 'match_out2' 
-- Equation name is 'match_out2', type is output 
match_out2 =  _LC5_B49;

-- Node name is 'match_out3' 
-- Equation name is 'match_out3', type is output 
match_out3 =  _LC4_B46;

-- Node name is 'match_out4' 
-- Equation name is 'match_out4', type is output 
match_out4 =  _LC8_B29;

-- Node name is 'match_out5' 
-- Equation name is 'match_out5', type is output 
match_out5 =  _LC6_B45;

-- Node name is 'match_out6' 
-- Equation name is 'match_out6', type is output 
match_out6 =  _LC6_B33;

-- Node name is 'match_out7' 
-- Equation name is 'match_out7', type is output 
match_out7 =  _LC3_B40;

-- Node name is 'match_out8' 
-- Equation name is 'match_out8', type is output 
match_out8 =  _LC7_B52;

-- Node name is ':59' = 'rand0' 
-- Equation name is 'rand0', location is LC5_B39, type is buried.
rand0    = DFFE(!rand0, GLOBAL( clk),  VCC,  VCC,  VCC);

-- Node name is ':58' = 'rand1' 
-- Equation name is 'rand1', location is LC8_B39, type is buried.
rand1    = DFFE( _EQ001, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ001 = !rand0 &  rand1
         #  rand0 & !rand1;

-- Node name is 'reinit~fit~out1' 
-- Equation name is 'reinit~fit~out1', location is LC8_B46, type is buried.
-- synthesized logic cell 
_LC8_B46 = LCELL( reinit);

-- Node name is 'reinit~fit~out2' 
-- Equation name is 'reinit~fit~out2', location is LC3_B46, type is buried.
-- synthesized logic cell 
_LC3_B46 = LCELL( reinit);

-- Node name is 'solved' 
-- Equation name is 'solved', type is output 
solved   =  _LC7_B49;

-- Node name is '|square2:s0|:22' 
-- Equation name is '_LC6_B41', type is buried 
_LC6_B41 = DFFE( _EQ002, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ002 =  _LC3_B44 & !_LC7_B46 & !_LC8_B46 & !rand1;

-- Node name is '|square2:s0|:24' 
-- Equation name is '_LC4_B41', type is buried 
_LC4_B41 = DFFE( _EQ003, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ003 =  _LC3_B44 & !_LC7_B46 & !_LC8_B46 &  rand1;

-- Node name is '|square2:s0|:26' 
-- Equation name is '_LC2_B46', type is buried 
_LC2_B46 = DFFE( _EQ004, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ004 =  _LC1_B46 & !_LC3_B46 & !_LC7_B46
         #  init35 &  _LC3_B46;

-- Node name is '|square2:s0|:28' 
-- Equation name is '_LC7_B44', type is buried 
_LC7_B44 = DFFE( _EQ005, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ005 = !_LC3_B46 &  _LC4_B44 & !_LC7_B46
         #  init34 &  _LC3_B46;

-- Node name is '|square2:s0|:30' 
-- Equation name is '_LC4_B43', type is buried 
_LC4_B43 = DFFE( _EQ006, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ006 =  _LC2_B43 & !_LC3_B46 & !_LC7_B46
         #  init33 &  _LC3_B46;

-- Node name is '|square2:s0|:32' 
-- Equation name is '_LC2_B44', type is buried 
_LC2_B44 = DFFE( _EQ007, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ007 = !_LC3_B46 &  _LC6_B44 & !_LC7_B46
         #  init32 &  _LC3_B46;

-- Node name is '|square2:s0|:72' 
-- Equation name is '_LC3_B44', type is buried 
_LC3_B44 = LCELL( _EQ008);
  _EQ008 = !_LC2_B44 & !_LC2_B46 & !_LC4_B43 & !_LC7_B44;

-- Node name is '|square2:s0|:160' 
-- Equation name is '_LC4_B31', type is buried 
_LC4_B31 = LCELL( _EQ009);
  _EQ009 =  _LC7_B31 & !rand1
         #  _LC2_B31 &  rand1;

-- Node name is '|square2:s0|:166' 
-- Equation name is '_LC1_B44', type is buried 
_LC1_B44 = LCELL( _EQ010);
  _EQ010 =  _LC3_B51 & !rand1
         #  _LC4_B51 &  rand1;

-- Node name is '|square2:s0|:172' 
-- Equation name is '_LC1_B43', type is buried 
_LC1_B43 = LCELL( _EQ011);
  _EQ011 =  _LC3_B27 & !rand1
         #  _LC8_B27 &  rand1;

-- Node name is '|square2:s0|:178' 
-- Equation name is '_LC5_B44', type is buried 
_LC5_B44 = LCELL( _EQ012);
  _EQ012 =  _LC6_B29 & !rand1
         #  _LC2_B51 &  rand1;

-- Node name is '|square2:s0|:232' 
-- Equation name is '_LC1_B46', type is buried 
_LC1_B46 = LCELL( _EQ013);
  _EQ013 =  _LC2_B46
         #  _LC3_B44 &  _LC4_B31;

-- Node name is '|square2:s0|:244' 
-- Equation name is '_LC4_B44', type is buried 
_LC4_B44 = LCELL( _EQ014);
  _EQ014 =  _LC7_B44
         #  _LC1_B44 &  _LC3_B44;

-- Node name is '|square2:s0|:256' 
-- Equation name is '_LC2_B43', type is buried 
_LC2_B43 = LCELL( _EQ015);
  _EQ015 =  _LC4_B43
         #  _LC1_B43 &  _LC3_B44;

-- Node name is '|square2:s0|:268' 
-- Equation name is '_LC6_B44', type is buried 
_LC6_B44 = LCELL( _EQ016);
  _EQ016 =  _LC2_B44
         #  _LC3_B44 &  _LC5_B44;

-- Node name is '|square2:s0|:338' 
-- Equation name is '_LC8_B44', type is buried 
_LC8_B44 = LCELL( _EQ017);
  _EQ017 =  _LC2_B44 & !_LC2_B46 & !_LC4_B43 & !_LC7_B44;

-- Node name is '|square2:s2|:22' 
-- Equation name is '_LC2_B48', type is buried 
_LC2_B48 = DFFE( _EQ018, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ018 = !_LC1_B48 &  _LC3_B49 & !_LC8_B46 & !rand1;

-- Node name is '|square2:s2|:24' 
-- Equation name is '_LC7_B35', type is buried 
_LC7_B35 = DFFE( _EQ019, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ019 = !_LC1_B48 &  _LC3_B49 & !_LC8_B46 &  rand1;

-- Node name is '|square2:s2|:26' 
-- Equation name is '_LC2_B49', type is buried 
_LC2_B49 = DFFE( _EQ020, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ020 = !_LC1_B48 & !_LC3_B46 &  _LC4_B49
         #  init27 &  _LC3_B46;

-- Node name is '|square2:s2|:28' 
-- Equation name is '_LC8_B36', type is buried 
_LC8_B36 = DFFE( _EQ021, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ021 = !_LC1_B48 & !_LC3_B46 &  _LC4_B36
         #  init26 &  _LC3_B46;

-- Node name is '|square2:s2|:30' 
-- Equation name is '_LC8_B45', type is buried 
_LC8_B45 = DFFE( _EQ022, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ022 = !_LC1_B48 &  _LC3_B45 & !_LC3_B46
         #  init25 &  _LC3_B46;

-- Node name is '|square2:s2|:32' 
-- Equation name is '_LC4_B45', type is buried 
_LC4_B45 = DFFE( _EQ023, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ023 = !_LC1_B48 & !_LC3_B46 &  _LC7_B45
         #  init24 &  _LC3_B46;

-- Node name is '|square2:s2|:72' 
-- Equation name is '_LC3_B49', type is buried 
_LC3_B49 = LCELL( _EQ024);
  _EQ024 = !_LC2_B49 & !_LC4_B45 & !_LC8_B36 & !_LC8_B45;

-- Node name is '|square2:s2|:160' 
-- Equation name is '_LC1_B49', type is buried 
_LC1_B49 = LCELL( _EQ025);
  _EQ025 =  _LC7_B31 & !rand1
         #  _LC6_B37 &  rand1;

-- Node name is '|square2:s2|:166' 
-- Equation name is '_LC2_B36', type is buried 
_LC2_B36 = LCELL( _EQ026);
  _EQ026 =  _LC3_B51 & !rand1
         #  _LC2_B34 &  rand1;

-- Node name is '|square2:s2|:172' 
-- Equation name is '_LC1_B45', type is buried 
_LC1_B45 = LCELL( _EQ027);
  _EQ027 =  _LC5_B42 &  rand1
         #  _LC3_B27 & !rand1;

-- Node name is '|square2:s2|:178' 
-- Equation name is '_LC5_B45', type is buried 
_LC5_B45 = LCELL( _EQ028);
  _EQ028 =  _LC6_B29 & !rand1
         #  _LC1_B30 &  rand1;

-- Node name is '|square2:s2|:232' 
-- Equation name is '_LC4_B49', type is buried 
_LC4_B49 = LCELL( _EQ029);
  _EQ029 =  _LC2_B49
         #  _LC1_B49 &  _LC3_B49;

-- Node name is '|square2:s2|:244' 
-- Equation name is '_LC4_B36', type is buried 
_LC4_B36 = LCELL( _EQ030);
  _EQ030 =  _LC8_B36
         #  _LC2_B36 &  _LC3_B49;

-- Node name is '|square2:s2|:256' 
-- Equation name is '_LC3_B45', type is buried 
_LC3_B45 = LCELL( _EQ031);
  _EQ031 =  _LC8_B45
         #  _LC1_B45 &  _LC3_B49;

-- Node name is '|square2:s2|:268' 
-- Equation name is '_LC7_B45', type is buried 
_LC7_B45 = LCELL( _EQ032);
  _EQ032 =  _LC4_B45
         #  _LC3_B49 &  _LC5_B45;

-- Node name is '|square2:s2|:338' 
-- Equation name is '_LC5_B49', type is buried 
_LC5_B49 = LCELL( _EQ033);
  _EQ033 = !_LC2_B49 &  _LC4_B45 & !_LC8_B36 &  _LC8_B45;

-- Node name is '|square2:s6|:22' 
-- Equation name is '_LC7_B41', type is buried 
_LC7_B41 = DFFE( _EQ034, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ034 = !_LC4_B28 &  _LC8_B33 & !_LC8_B46 & !rand1;

-- Node name is '|square2:s6|:24' 
-- Equation name is '_LC6_B50', type is buried 
_LC6_B50 = DFFE( _EQ035, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ035 = !_LC4_B28 &  _LC8_B33 & !_LC8_B46 &  rand1;

-- Node name is '|square2:s6|:26' 
-- Equation name is '_LC1_B33', type is buried 
_LC1_B33 = DFFE( _EQ036, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ036 = !_LC4_B28 &  _LC7_B33 & !_LC8_B46
         #  init11 &  _LC8_B46;

-- Node name is '|square2:s6|:28' 
-- Equation name is '_LC5_B33', type is buried 
_LC5_B33 = DFFE( _EQ037, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ037 =  _LC3_B33 & !_LC4_B28 & !_LC8_B46
         #  init10 &  _LC8_B46;

-- Node name is '|square2:s6|:30' 
-- Equation name is '_LC5_B41', type is buried 
_LC5_B41 = DFFE( _EQ038, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ038 =  _LC2_B41 & !_LC4_B28 & !_LC8_B46
         #  init9 &  _LC8_B46;

-- Node name is '|square2:s6|:32' 
-- Equation name is '_LC1_B52', type is buried 
_LC1_B52 = DFFE( _EQ039, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ039 = !_LC4_B28 &  _LC4_B52 & !_LC8_B46
         #  init8 &  _LC8_B46;

-- Node name is '|square2:s6|:72' 
-- Equation name is '_LC8_B33', type is buried 
_LC8_B33 = LCELL( _EQ040);
  _EQ040 = !_LC1_B33 & !_LC1_B52 & !_LC5_B33 & !_LC5_B41;

-- Node name is '|square2:s6|:160' 
-- Equation name is '_LC4_B33', type is buried 
_LC4_B33 = LCELL( _EQ041);
  _EQ041 =  _LC8_B37 &  rand1
         #  _LC2_B31 & !rand1;

-- Node name is '|square2:s6|:166' 
-- Equation name is '_LC2_B33', type is buried 
_LC2_B33 = LCELL( _EQ042);
  _EQ042 =  _LC8_B34 &  rand1
         #  _LC4_B51 & !rand1;

-- Node name is '|square2:s6|:172' 
-- Equation name is '_LC1_B41', type is buried 
_LC1_B41 = LCELL( _EQ043);
  _EQ043 =  _LC4_B42 &  rand1
         #  _LC8_B27 & !rand1;

-- Node name is '|square2:s6|:178' 
-- Equation name is '_LC2_B52', type is buried 
_LC2_B52 = LCELL( _EQ044);
  _EQ044 =  _LC6_B30 &  rand1
         #  _LC2_B51 & !rand1;

-- Node name is '|square2:s6|:232' 
-- Equation name is '_LC7_B33', type is buried 
_LC7_B33 = LCELL( _EQ045);
  _EQ045 =  _LC1_B33
         #  _LC4_B33 &  _LC8_B33;

-- Node name is '|square2:s6|:244' 
-- Equation name is '_LC3_B33', type is buried 
_LC3_B33 = LCELL( _EQ046);
  _EQ046 =  _LC5_B33
         #  _LC2_B33 &  _LC8_B33;

-- Node name is '|square2:s6|:256' 
-- Equation name is '_LC2_B41', type is buried 
_LC2_B41 = LCELL( _EQ047);
  _EQ047 =  _LC5_B41
         #  _LC1_B41 &  _LC8_B33;

-- Node name is '|square2:s6|:268' 
-- Equation name is '_LC4_B52', type is buried 
_LC4_B52 = LCELL( _EQ048);
  _EQ048 =  _LC1_B52
         #  _LC2_B52 &  _LC8_B33;

-- Node name is '|square2:s6|:338' 
-- Equation name is '_LC6_B33', type is buried 
_LC6_B33 = LCELL( _EQ049);
  _EQ049 = !_LC1_B33 &  _LC1_B52 &  _LC5_B33 &  _LC5_B41;

-- Node name is '|square2:s8|:22' 
-- Equation name is '_LC8_B38', type is buried 
_LC8_B38 = DFFE( _EQ050, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ050 = !_LC3_B47 &  _LC3_B52 & !_LC8_B46 & !rand1;

-- Node name is '|square2:s8|:24' 
-- Equation name is '_LC5_B38', type is buried 
_LC5_B38 = DFFE( _EQ051, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ051 = !_LC3_B47 &  _LC3_B52 & !_LC8_B46 &  rand1;

-- Node name is '|square2:s8|:26' 
-- Equation name is '_LC8_B40', type is buried 
_LC8_B40 = DFFE( _EQ052, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ052 = !_LC3_B47 &  _LC4_B40 & !_LC8_B46
         #  init3 &  _LC8_B46;

-- Node name is '|square2:s8|:28' 
-- Equation name is '_LC7_B38', type is buried 
_LC7_B38 = DFFE( _EQ053, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ053 =  _LC2_B38 & !_LC3_B47 & !_LC8_B46
         #  init2 &  _LC8_B46;

-- Node name is '|square2:s8|:30' 
-- Equation name is '_LC3_B38', type is buried 
_LC3_B38 = DFFE( _EQ054, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ054 = !_LC3_B47 &  _LC6_B38 & !_LC8_B46
         #  init1 &  _LC8_B46;

-- Node name is '|square2:s8|:32' 
-- Equation name is '_LC5_B52', type is buried 
_LC5_B52 = DFFE( _EQ055, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ055 = !_LC3_B47 & !_LC8_B46 &  _LC8_B52
         #  init0 &  _LC8_B46;

-- Node name is '|square2:s8|:72' 
-- Equation name is '_LC3_B52', type is buried 
_LC3_B52 = LCELL( _EQ056);
  _EQ056 = !_LC3_B38 & !_LC5_B52 & !_LC7_B38 & !_LC8_B40;

-- Node name is '|square2:s8|:160' 
-- Equation name is '_LC2_B40', type is buried 
_LC2_B40 = LCELL( _EQ057);
  _EQ057 =  _LC8_B37 &  rand1
         #  _LC6_B37 & !rand1;

-- Node name is '|square2:s8|:166' 
-- Equation name is '_LC1_B38', type is buried 
_LC1_B38 = LCELL( _EQ058);
  _EQ058 =  _LC8_B34 &  rand1
         #  _LC2_B34 & !rand1;

-- Node name is '|square2:s8|:172' 
-- Equation name is '_LC4_B38', type is buried 
_LC4_B38 = LCELL( _EQ059);
  _EQ059 =  _LC5_B42 & !rand1
         #  _LC4_B42 &  rand1;

-- Node name is '|square2:s8|:178' 
-- Equation name is '_LC6_B52', type is buried 
_LC6_B52 = LCELL( _EQ060);
  _EQ060 =  _LC6_B30 &  rand1
         #  _LC1_B30 & !rand1;

-- Node name is '|square2:s8|:232' 
-- Equation name is '_LC4_B40', type is buried 
_LC4_B40 = LCELL( _EQ061);
  _EQ061 =  _LC8_B40
         #  _LC2_B40 &  _LC3_B52;

-- Node name is '|square2:s8|:244' 
-- Equation name is '_LC2_B38', type is buried 
_LC2_B38 = LCELL( _EQ062);
  _EQ062 =  _LC7_B38
         #  _LC1_B38 &  _LC3_B52;

-- Node name is '|square2:s8|:256' 
-- Equation name is '_LC6_B38', type is buried 
_LC6_B38 = LCELL( _EQ063);
  _EQ063 =  _LC3_B38
         #  _LC3_B52 &  _LC4_B38;

-- Node name is '|square2:s8|:268' 
-- Equation name is '_LC8_B52', type is buried 
_LC8_B52 = LCELL( _EQ064);
  _EQ064 =  _LC5_B52
         #  _LC3_B52 &  _LC6_B52;

-- Node name is '|square2:s8|:338' 
-- Equation name is '_LC7_B52', type is buried 
_LC7_B52 = LCELL( _EQ065);
  _EQ065 = !_LC3_B38 &  _LC5_B52 &  _LC7_B38 & !_LC8_B40;

-- Node name is '|square3:s1|:26' 
-- Equation name is '_LC2_B27', type is buried 
_LC2_B27 = DFFE( _EQ066, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ066 =  _LC2_B39 &  _LC3_B36 &  _LC3_B48;

-- Node name is '|square3:s1|:28' 
-- Equation name is '_LC8_B48', type is buried 
_LC8_B48 = DFFE( _EQ067, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ067 =  _LC3_B36 &  _LC3_B48 &  rand0 & !rand1;

-- Node name is '|square3:s1|:30' 
-- Equation name is '_LC3_B28', type is buried 
_LC3_B28 = DFFE( _EQ068, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ068 =  _LC1_B28 &  _LC3_B36 & !_LC5_B48;

-- Node name is '|square3:s1|:32' 
-- Equation name is '_LC7_B31', type is buried 
_LC7_B31 = DFFE( _EQ069, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ069 =  _LC3_B48 &  _LC5_B31
         #  init31 &  _LC3_B46;

-- Node name is '|square3:s1|:34' 
-- Equation name is '_LC3_B51', type is buried 
_LC3_B51 = DFFE( _EQ070, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ070 =  _LC3_B48 &  _LC6_B51
         #  init30 &  _LC3_B46;

-- Node name is '|square3:s1|:36' 
-- Equation name is '_LC3_B27', type is buried 
_LC3_B27 = DFFE( _EQ071, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ071 =  _LC3_B48 &  _LC5_B27
         #  init29 &  _LC3_B46;

-- Node name is '|square3:s1|:38' 
-- Equation name is '_LC6_B29', type is buried 
_LC6_B29 = DFFE( _EQ072, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ072 =  _LC3_B48 &  _LC4_B29
         #  init28 &  _LC3_B46;

-- Node name is '|square3:s1|:85' 
-- Equation name is '_LC3_B36', type is buried 
_LC3_B36 = LCELL( _EQ073);
  _EQ073 = !_LC3_B27 & !_LC3_B51 & !_LC6_B29 & !_LC7_B31;

-- Node name is '|square3:s1|:219' 
-- Equation name is '_LC1_B31', type is buried 
_LC1_B31 = LCELL( _EQ074);
  _EQ074 =  _LC1_B39 & !_LC2_B39 &  _LC2_B49
         # !_LC1_B39 & !_LC2_B39 &  _LC8_B50;

-- Node name is '|square3:s1|:228' 
-- Equation name is '_LC5_B51', type is buried 
_LC5_B51 = LCELL( _EQ075);
  _EQ075 =  _LC1_B39 & !_LC2_B39 &  _LC8_B36
         # !_LC1_B39 & !_LC2_B39 &  _LC8_B35;

-- Node name is '|square3:s1|:237' 
-- Equation name is '_LC1_B27', type is buried 
_LC1_B27 = LCELL( _EQ076);
  _EQ076 =  _LC1_B39 & !_LC2_B39 &  _LC8_B45
         # !_LC1_B39 & !_LC2_B39 &  _LC5_B43;

-- Node name is '|square3:s1|:246' 
-- Equation name is '_LC3_B30', type is buried 
_LC3_B30 = LCELL( _EQ077);
  _EQ077 =  _LC1_B39 & !_LC2_B39 &  _LC4_B45
         #  _LC1_B29 & !_LC1_B39 & !_LC2_B39;

-- Node name is '|square3:s1|:314' 
-- Equation name is '_LC5_B31', type is buried 
_LC5_B31 = LCELL( _EQ078);
  _EQ078 =  _LC7_B31
         #  _LC1_B31 &  _LC3_B36
         #  _LC3_B31 &  _LC3_B36;

-- Node name is '|square3:s1|~322~1' 
-- Equation name is '_LC3_B48', type is buried 
-- synthesized logic cell 
_LC3_B48 = LCELL( _EQ079);
  _EQ079 = !_LC3_B46 & !_LC5_B48;

-- Node name is '|square3:s1|:326' 
-- Equation name is '_LC6_B51', type is buried 
_LC6_B51 = LCELL( _EQ080);
  _EQ080 =  _LC3_B51
         #  _LC1_B51 &  _LC3_B36
         #  _LC3_B36 &  _LC5_B51;

-- Node name is '|square3:s1|:338' 
-- Equation name is '_LC5_B27', type is buried 
_LC5_B27 = LCELL( _EQ081);
  _EQ081 =  _LC3_B27
         #  _LC1_B27 &  _LC3_B36
         #  _LC3_B36 &  _LC4_B27;

-- Node name is '|square3:s1|:350' 
-- Equation name is '_LC4_B29', type is buried 
_LC4_B29 = LCELL( _EQ082);
  _EQ082 =  _LC6_B29
         #  _LC3_B29 &  _LC3_B36
         #  _LC3_B30 &  _LC3_B36;

-- Node name is '|square3:s1|:429' 
-- Equation name is '_LC5_B36', type is buried 
_LC5_B36 = LCELL( _EQ083);
  _EQ083 =  _LC3_B27 & !_LC3_B51 & !_LC6_B29 & !_LC7_B31;

-- Node name is '|square3:s3|:26' 
-- Equation name is '_LC6_B46', type is buried 
_LC6_B46 = DFFE( _EQ084, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ084 =  _LC2_B39 &  _LC5_B46 & !_LC8_B41 & !_LC8_B46;

-- Node name is '|square3:s3|:28' 
-- Equation name is '_LC2_B28', type is buried 
_LC2_B28 = DFFE( _EQ085, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ085 =  _LC1_B39 &  _LC5_B46 & !_LC8_B41 & !_LC8_B46;

-- Node name is '|square3:s3|:30' 
-- Equation name is '_LC6_B28', type is buried 
_LC6_B28 = DFFE( _EQ086, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ086 =  _LC1_B28 &  _LC5_B46 & !_LC8_B41;

-- Node name is '|square3:s3|:32' 
-- Equation name is '_LC2_B31', type is buried 
_LC2_B31 = DFFE( _EQ087, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ087 = !_LC3_B46 &  _LC8_B31 & !_LC8_B41
         #  init23 &  _LC3_B46;

-- Node name is '|square3:s3|:34' 
-- Equation name is '_LC4_B51', type is buried 
_LC4_B51 = DFFE( _EQ088, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ088 = !_LC3_B46 & !_LC8_B41 &  _LC8_B51
         #  init22 &  _LC3_B46;

-- Node name is '|square3:s3|:36' 
-- Equation name is '_LC8_B27', type is buried 
_LC8_B27 = DFFE( _EQ089, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ089 = !_LC3_B46 &  _LC7_B27 & !_LC8_B41
         #  init21 &  _LC3_B46;

-- Node name is '|square3:s3|:38' 
-- Equation name is '_LC2_B51', type is buried 
_LC2_B51 = DFFE( _EQ090, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ090 =  _LC2_B29 & !_LC3_B46 & !_LC8_B41
         #  init20 &  _LC3_B46;

-- Node name is '|square3:s3|:85' 
-- Equation name is '_LC5_B46', type is buried 
_LC5_B46 = LCELL( _EQ091);
  _EQ091 = !_LC2_B31 & !_LC2_B51 & !_LC4_B51 & !_LC8_B27;

-- Node name is '|square3:s3|:218' 
-- Equation name is '_LC3_B31', type is buried 
_LC3_B31 = LCELL( _EQ092);
  _EQ092 =  _LC2_B39 &  _LC2_B46;

-- Node name is '|square3:s3|:219' 
-- Equation name is '_LC6_B31', type is buried 
_LC6_B31 = LCELL( _EQ093);
  _EQ093 =  _LC1_B39 & !_LC2_B39 &  _LC8_B50
         #  _LC1_B33 & !_LC1_B39 & !_LC2_B39;

-- Node name is '|square3:s3|:227' 
-- Equation name is '_LC1_B51', type is buried 
_LC1_B51 = LCELL( _EQ094);
  _EQ094 =  _LC2_B39 &  _LC7_B44;

-- Node name is '|square3:s3|:228' 
-- Equation name is '_LC7_B51', type is buried 
_LC7_B51 = LCELL( _EQ095);
  _EQ095 =  _LC1_B39 & !_LC2_B39 &  _LC8_B35
         # !_LC1_B39 & !_LC2_B39 &  _LC5_B33;

-- Node name is '|square3:s3|:236' 
-- Equation name is '_LC4_B27', type is buried 
_LC4_B27 = LCELL( _EQ096);
  _EQ096 =  _LC2_B39 &  _LC4_B43;

-- Node name is '|square3:s3|:237' 
-- Equation name is '_LC6_B27', type is buried 
_LC6_B27 = LCELL( _EQ097);
  _EQ097 =  _LC1_B39 & !_LC2_B39 &  _LC5_B43
         # !_LC1_B39 & !_LC2_B39 &  _LC5_B41;

-- Node name is '|square3:s3|:245' 
-- Equation name is '_LC3_B29', type is buried 
_LC3_B29 = LCELL( _EQ098);
  _EQ098 =  _LC2_B39 &  _LC2_B44;

-- Node name is '|square3:s3|:246' 
-- Equation name is '_LC5_B29', type is buried 
_LC5_B29 = LCELL( _EQ099);
  _EQ099 =  _LC1_B29 &  _LC1_B39 & !_LC2_B39
         # !_LC1_B39 &  _LC1_B52 & !_LC2_B39;

-- Node name is '|square3:s3|:314' 
-- Equation name is '_LC8_B31', type is buried 
_LC8_B31 = LCELL( _EQ100);
  _EQ100 =  _LC2_B31
         #  _LC5_B46 &  _LC6_B31
         #  _LC3_B31 &  _LC5_B46;

-- Node name is '|square3:s3|:326' 
-- Equation name is '_LC8_B51', type is buried 
_LC8_B51 = LCELL( _EQ101);
  _EQ101 =  _LC4_B51
         #  _LC5_B46 &  _LC7_B51
         #  _LC1_B51 &  _LC5_B46;

-- Node name is '|square3:s3|:338' 
-- Equation name is '_LC7_B27', type is buried 
_LC7_B27 = LCELL( _EQ102);
  _EQ102 =  _LC8_B27
         #  _LC5_B46 &  _LC6_B27
         #  _LC4_B27 &  _LC5_B46;

-- Node name is '|square3:s3|:350' 
-- Equation name is '_LC2_B29', type is buried 
_LC2_B29 = LCELL( _EQ103);
  _EQ103 =  _LC2_B51
         #  _LC5_B29 &  _LC5_B46
         #  _LC3_B29 &  _LC5_B46;

-- Node name is '|square3:s3|:429' 
-- Equation name is '_LC4_B46', type is buried 
_LC4_B46 = LCELL( _EQ104);
  _EQ104 =  _LC2_B31 & !_LC2_B51 & !_LC4_B51 & !_LC8_B27;

-- Node name is '|square3:s5|:26' 
-- Equation name is '_LC7_B48', type is buried 
_LC7_B48 = DFFE( _EQ105, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ105 =  _LC2_B45 &  _LC4_B48 & !rand0 & !rand1;

-- Node name is '|square3:s5|:28' 
-- Equation name is '_LC5_B28', type is buried 
_LC5_B28 = DFFE( _EQ106, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ106 =  _LC1_B39 &  _LC2_B45 &  _LC4_B48;

-- Node name is '|square3:s5|:30' 
-- Equation name is '_LC2_B47', type is buried 
_LC2_B47 = DFFE( _EQ107, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ107 =  _LC1_B28 &  _LC2_B45 & !_LC4_B35;

-- Node name is '|square3:s5|:32' 
-- Equation name is '_LC6_B37', type is buried 
_LC6_B37 = DFFE( _EQ108, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ108 =  _LC4_B48 &  _LC6_B37
         #  _LC2_B37 &  _LC4_B48
         #  _LC3_B37;

-- Node name is '|square3:s5|:34' 
-- Equation name is '_LC2_B34', type is buried 
_LC2_B34 = DFFE( _EQ109, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ109 =  _LC2_B34 &  _LC4_B48
         #  _LC3_B34 &  _LC4_B48
         #  _LC4_B34;

-- Node name is '|square3:s5|:36' 
-- Equation name is '_LC5_B42', type is buried 
_LC5_B42 = DFFE( _EQ110, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ110 =  _LC4_B48 &  _LC5_B42
         #  _LC2_B42 &  _LC4_B48
         #  _LC3_B42;

-- Node name is '|square3:s5|:38' 
-- Equation name is '_LC1_B30', type is buried 
_LC1_B30 = DFFE( _EQ111, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ111 =  _LC1_B30 &  _LC4_B48
         #  _LC4_B30 &  _LC4_B48
         #  _LC1_B36;

-- Node name is '|square3:s5|:85' 
-- Equation name is '_LC2_B45', type is buried 
_LC2_B45 = LCELL( _EQ112);
  _EQ112 = !_LC1_B30 & !_LC2_B34 & !_LC5_B42 & !_LC6_B37;

-- Node name is '|square3:s5|:122' 
-- Equation name is '_LC2_B39', type is buried 
!_LC2_B39 = _LC2_B39~NOT;
_LC2_B39~NOT = LCELL( _EQ113);
  _EQ113 =  rand1
         #  rand0;

-- Node name is '|square3:s5|:127' 
-- Equation name is '_LC1_B39', type is buried 
!_LC1_B39 = _LC1_B39~NOT;
_LC1_B39~NOT = LCELL( _EQ114);
  _EQ114 =  rand1
         # !rand0;

-- Node name is '|square3:s5|:214' 
-- Equation name is '_LC1_B37', type is buried 
_LC1_B37 = LCELL( _EQ115);
  _EQ115 = !_LC1_B39 &  _LC8_B40
         #  _LC1_B39 &  _LC8_B50;

-- Node name is '|square3:s5|:223' 
-- Equation name is '_LC1_B34', type is buried 
_LC1_B34 = LCELL( _EQ116);
  _EQ116 =  _LC8_B35 &  rand0 & !rand1
         #  _LC7_B38 &  rand1
         #  _LC7_B38 & !rand0;

-- Node name is '|square3:s5|:232' 
-- Equation name is '_LC1_B42', type is buried 
_LC1_B42 = LCELL( _EQ117);
  _EQ117 = !_LC1_B39 &  _LC3_B38
         #  _LC1_B39 &  _LC5_B43;

-- Node name is '|square3:s5|:241' 
-- Equation name is '_LC2_B30', type is buried 
_LC2_B30 = LCELL( _EQ118);
  _EQ118 = !_LC1_B39 &  _LC5_B52
         #  _LC1_B29 &  _LC1_B39;

-- Node name is '|square3:s5|~286~1' 
-- Equation name is '_LC1_B28', type is buried 
-- synthesized logic cell 
_LC1_B28 = LCELL( _EQ119);
  _EQ119 = !_LC1_B39 & !_LC2_B39 & !_LC8_B46;

-- Node name is '|square3:s5|:315' 
-- Equation name is '_LC2_B37', type is buried 
_LC2_B37 = LCELL( _EQ120);
  _EQ120 =  _LC1_B37 & !_LC2_B39 &  _LC2_B45
         #  _LC2_B39 &  _LC2_B45 &  _LC2_B49;

-- Node name is '|square3:s5|:321' 
-- Equation name is '_LC3_B37', type is buried 
_LC3_B37 = LCELL( _EQ121);
  _EQ121 =  init15 &  _LC3_B46;

-- Node name is '|square3:s5|~322~1' 
-- Equation name is '_LC4_B48', type is buried 
-- synthesized logic cell 
_LC4_B48 = LCELL( _EQ122);
  _EQ122 = !_LC3_B46 & !_LC4_B35;

-- Node name is '|square3:s5|:327' 
-- Equation name is '_LC3_B34', type is buried 
_LC3_B34 = LCELL( _EQ123);
  _EQ123 =  _LC1_B34 & !_LC2_B39 &  _LC2_B45
         #  _LC2_B39 &  _LC2_B45 &  _LC8_B36;

-- Node name is '|square3:s5|:333' 
-- Equation name is '_LC4_B34', type is buried 
_LC4_B34 = LCELL( _EQ124);
  _EQ124 =  init14 &  _LC3_B46;

-- Node name is '|square3:s5|:339' 
-- Equation name is '_LC2_B42', type is buried 
_LC2_B42 = LCELL( _EQ125);
  _EQ125 =  _LC1_B42 & !_LC2_B39 &  _LC2_B45
         #  _LC2_B39 &  _LC2_B45 &  _LC8_B45;

-- Node name is '|square3:s5|:345' 
-- Equation name is '_LC3_B42', type is buried 
_LC3_B42 = LCELL( _EQ126);
  _EQ126 =  init13 &  _LC3_B46;

-- Node name is '|square3:s5|:351' 
-- Equation name is '_LC4_B30', type is buried 
_LC4_B30 = LCELL( _EQ127);
  _EQ127 =  _LC2_B30 & !_LC2_B39 &  _LC2_B45
         #  _LC2_B39 &  _LC2_B45 &  _LC4_B45;

-- Node name is '|square3:s5|:357' 
-- Equation name is '_LC1_B36', type is buried 
_LC1_B36 = LCELL( _EQ128);
  _EQ128 =  init12 &  _LC3_B46;

-- Node name is '|square3:s5|:429' 
-- Equation name is '_LC6_B45', type is buried 
_LC6_B45 = LCELL( _EQ129);
  _EQ129 = !_LC1_B30 &  _LC2_B34 & !_LC5_B42 & !_LC6_B37;

-- Node name is '|square3:s7|:26' 
-- Equation name is '_LC7_B40', type is buried 
_LC7_B40 = DFFE( _EQ130, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ130 =  _LC1_B40 &  _LC6_B40 & !rand0 & !rand1;

-- Node name is '|square3:s7|:28' 
-- Equation name is '_LC5_B40', type is buried 
_LC5_B40 = DFFE( _EQ131, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ131 =  _LC1_B40 &  _LC6_B40 &  rand0 & !rand1;

-- Node name is '|square3:s7|:30' 
-- Equation name is '_LC1_B47', type is buried 
_LC1_B47 = DFFE( _EQ132, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ132 =  _LC1_B28 &  _LC1_B40 & !_LC1_B50;

-- Node name is '|square3:s7|:32' 
-- Equation name is '_LC8_B37', type is buried 
_LC8_B37 = DFFE( _EQ133, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ133 =  _LC6_B40 &  _LC8_B37
         #  _LC5_B37 &  _LC6_B40
         #  _LC7_B37;

-- Node name is '|square3:s7|:34' 
-- Equation name is '_LC8_B34', type is buried 
_LC8_B34 = DFFE( _EQ134, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ134 =  _LC6_B40 &  _LC8_B34
         #  _LC6_B34 &  _LC6_B40
         #  _LC7_B34;

-- Node name is '|square3:s7|:36' 
-- Equation name is '_LC4_B42', type is buried 
_LC4_B42 = DFFE( _EQ135, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ135 =  _LC4_B42 &  _LC6_B40
         #  _LC6_B40 &  _LC7_B42
         #  _LC8_B42;

-- Node name is '|square3:s7|:38' 
-- Equation name is '_LC6_B30', type is buried 
_LC6_B30 = DFFE( _EQ136, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ136 =  _LC6_B30 &  _LC6_B40
         #  _LC6_B40 &  _LC7_B30
         #  _LC8_B30;

-- Node name is '|square3:s7|:85' 
-- Equation name is '_LC1_B40', type is buried 
_LC1_B40 = LCELL( _EQ137);
  _EQ137 = !_LC4_B42 & !_LC6_B30 & !_LC8_B34 & !_LC8_B37;

-- Node name is '|square3:s7|:214' 
-- Equation name is '_LC4_B37', type is buried 
_LC4_B37 = LCELL( _EQ138);
  _EQ138 = !_LC1_B39 &  _LC8_B40
         #  _LC1_B33 &  _LC1_B39;

-- Node name is '|square3:s7|:223' 
-- Equation name is '_LC5_B34', type is buried 
_LC5_B34 = LCELL( _EQ139);
  _EQ139 = !_LC1_B39 &  _LC7_B38
         #  _LC1_B39 &  _LC5_B33;

-- Node name is '|square3:s7|:232' 
-- Equation name is '_LC6_B42', type is buried 
_LC6_B42 = LCELL( _EQ140);
  _EQ140 = !_LC1_B39 &  _LC3_B38
         #  _LC1_B39 &  _LC5_B41;

-- Node name is '|square3:s7|:241' 
-- Equation name is '_LC5_B30', type is buried 
_LC5_B30 = LCELL( _EQ141);
  _EQ141 =  _LC1_B39 &  _LC1_B52
         # !_LC1_B39 &  _LC5_B52;

-- Node name is '|square3:s7|:315' 
-- Equation name is '_LC5_B37', type is buried 
_LC5_B37 = LCELL( _EQ142);
  _EQ142 =  _LC1_B40 & !_LC2_B39 &  _LC4_B37
         #  _LC1_B40 &  _LC2_B39 &  _LC8_B50;

-- Node name is '|square3:s7|:321' 
-- Equation name is '_LC7_B37', type is buried 
_LC7_B37 = LCELL( _EQ143);
  _EQ143 =  init7 &  _LC8_B46;

-- Node name is '|square3:s7|~322~1' 
-- Equation name is '_LC6_B40', type is buried 
-- synthesized logic cell 
_LC6_B40 = LCELL( _EQ144);
  _EQ144 = !_LC1_B50 & !_LC8_B46;

-- Node name is '|square3:s7|:327' 
-- Equation name is '_LC6_B34', type is buried 
_LC6_B34 = LCELL( _EQ145);
  _EQ145 =  _LC1_B40 & !_LC2_B39 &  _LC5_B34
         #  _LC1_B40 &  _LC2_B39 &  _LC8_B35;

-- Node name is '|square3:s7|:333' 
-- Equation name is '_LC7_B34', type is buried 
_LC7_B34 = LCELL( _EQ146);
  _EQ146 =  init6 &  _LC8_B46;

-- Node name is '|square3:s7|:339' 
-- Equation name is '_LC7_B42', type is buried 
_LC7_B42 = LCELL( _EQ147);
  _EQ147 =  _LC1_B40 & !_LC2_B39 &  _LC6_B42
         #  _LC1_B40 &  _LC2_B39 &  _LC5_B43;

-- Node name is '|square3:s7|:345' 
-- Equation name is '_LC8_B42', type is buried 
_LC8_B42 = LCELL( _EQ148);
  _EQ148 =  init5 &  _LC8_B46;

-- Node name is '|square3:s7|:351' 
-- Equation name is '_LC7_B30', type is buried 
_LC7_B30 = LCELL( _EQ149);
  _EQ149 =  _LC1_B40 & !_LC2_B39 &  _LC5_B30
         #  _LC1_B29 &  _LC1_B40 &  _LC2_B39;

-- Node name is '|square3:s7|:357' 
-- Equation name is '_LC8_B30', type is buried 
_LC8_B30 = LCELL( _EQ150);
  _EQ150 =  init4 &  _LC8_B46;

-- Node name is '|square3:s7|:429' 
-- Equation name is '_LC3_B40', type is buried 
_LC3_B40 = LCELL( _EQ151);
  _EQ151 =  _LC4_B42 & !_LC6_B30 &  _LC8_B34 & !_LC8_B37;

-- Node name is '|square4:s4|:30' 
-- Equation name is '_LC6_B48', type is buried 
_LC6_B48 = DFFE( _EQ152, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ152 =  _LC2_B39 & !_LC8_B28 &  _LC8_B29 & !_LC8_B46;

-- Node name is '|square4:s4|:32' 
-- Equation name is '_LC3_B41', type is buried 
_LC3_B41 = DFFE( _EQ153, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ153 =  _LC1_B39 & !_LC8_B28 &  _LC8_B29 & !_LC8_B46;

-- Node name is '|square4:s4|:34' 
-- Equation name is '_LC6_B35', type is buried 
_LC6_B35 = DFFE( _EQ154, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ154 =  _LC4_B39 & !_LC8_B28 &  _LC8_B29 & !_LC8_B46;

-- Node name is '|square4:s4|:36' 
-- Equation name is '_LC7_B50', type is buried 
_LC7_B50 = DFFE( _EQ155, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ155 =  _LC1_B28 & !_LC4_B39 & !_LC8_B28 &  _LC8_B29;

-- Node name is '|square4:s4|:38' 
-- Equation name is '_LC8_B50', type is buried 
_LC8_B50 = DFFE( _EQ156, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ156 = !_LC3_B46 &  _LC5_B50 & !_LC8_B28
         #  init19 &  _LC3_B46;

-- Node name is '|square4:s4|:40' 
-- Equation name is '_LC8_B35', type is buried 
_LC8_B35 = DFFE( _EQ157, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ157 = !_LC3_B46 &  _LC5_B35 & !_LC8_B28
         #  init18 &  _LC3_B46;

-- Node name is '|square4:s4|:42' 
-- Equation name is '_LC5_B43', type is buried 
_LC5_B43 = DFFE( _EQ158, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ158 = !_LC3_B46 & !_LC8_B28 &  _LC8_B43
         #  init17 &  _LC3_B46;

-- Node name is '|square4:s4|:44' 
-- Equation name is '_LC1_B29', type is buried 
_LC1_B29 = DFFE( _EQ159, GLOBAL( clk),  VCC,  VCC,  VCC);
  _EQ159 = !_LC3_B46 &  _LC7_B29 & !_LC8_B28
         #  init16 &  _LC3_B46;

-- Node name is '|square4:s4|:98' 
-- Equation name is '_LC8_B29', type is buried 
_LC8_B29 = LCELL( _EQ160);
  _EQ160 = !_LC1_B29 & !_LC5_B43 & !_LC8_B35 & !_LC8_B50;

-- Node name is '|square4:s4|:148' 
-- Equation name is '_LC4_B39', type is buried 
_LC4_B39 = LCELL( _EQ161);
  _EQ161 = !rand0 &  rand1;

-- Node name is '|square4:s4|:274' 
-- Equation name is '_LC2_B50', type is buried 
_LC2_B50 = LCELL( _EQ162);
  _EQ162 =  _LC4_B39 &  _LC6_B37
         # !_LC4_B39 &  _LC8_B37;

-- Node name is '|square4:s4|:277' 
-- Equation name is '_LC3_B50', type is buried 
_LC3_B50 = LCELL( _EQ163);
  _EQ163 = !_LC1_B39 &  _LC2_B50
         #  _LC1_B39 &  _LC2_B31;

-- Node name is '|square4:s4|:280' 
-- Equation name is '_LC4_B50', type is buried 
_LC4_B50 = LCELL( _EQ164);
  _EQ164 = !_LC2_B39 &  _LC3_B50
         #  _LC2_B39 &  _LC7_B31;

-- Node name is '|square4:s4|:286' 
-- Equation name is '_LC1_B35', type is buried 
_LC1_B35 = LCELL( _EQ165);
  _EQ165 = !_LC4_B39 &  _LC8_B34
         #  _LC2_B34 &  _LC4_B39;

-- Node name is '|square4:s4|:289' 
-- Equation name is '_LC2_B35', type is buried 
_LC2_B35 = LCELL( _EQ166);
  _EQ166 =  _LC1_B35 & !_LC1_B39
         #  _LC1_B39 &  _LC4_B51;

-- Node name is '|square4:s4|:292' 
-- Equation name is '_LC3_B35', type is buried 
_LC3_B35 = LCELL( _EQ167);
  _EQ167 =  _LC2_B35 & !_LC2_B39
         #  _LC2_B39 &  _LC3_B51;

-- Node name is '|square4:s4|:298' 
-- Equation name is '_LC3_B43', type is buried 
_LC3_B43 = LCELL( _EQ168);
  _EQ168 =  _LC4_B39 &  _LC5_B42
         # !_LC4_B39 &  _LC4_B42;

-- Node name is '|square4:s4|:301' 
-- Equation name is '_LC6_B43', type is buried 
_LC6_B43 = LCELL( _EQ169);
  _EQ169 = !_LC1_B39 &  _LC3_B43
         #  _LC1_B39 &  _LC8_B27;

-- Node name is '|square4:s4|:304' 
-- Equation name is '_LC7_B43', type is buried 
_LC7_B43 = LCELL( _EQ170);
  _EQ170 = !_LC2_B39 &  _LC6_B43
         #  _LC2_B39 &  _LC3_B27;

-- Node name is '|square4:s4|:310' 
-- Equation name is '_LC6_B39', type is buried 
_LC6_B39 = LCELL( _EQ171);
  _EQ171 =  _LC1_B30 & !rand0 &  rand1
         #  _LC6_B30 & !rand1
         #  _LC6_B30 &  rand0;

-- Node name is '|square4:s4|:313' 
-- Equation name is '_LC7_B39', type is buried 
_LC7_B39 = LCELL( _EQ172);
  _EQ172 =  _LC6_B39 &  rand1
         #  _LC6_B39 & !rand0
         #  _LC2_B51 &  rand0 & !rand1;

-- Node name is '|square4:s4|:316' 
-- Equation name is '_LC3_B39', type is buried 
_LC3_B39 = LCELL( _EQ173);
  _EQ173 = !_LC2_B39 &  _LC7_B39
         #  _LC2_B39 &  _LC6_B29;

-- Node name is '|square4:s4|:402' 
-- Equation name is '_LC5_B50', type is buried 
_LC5_B50 = LCELL( _EQ174);
  _EQ174 =  _LC8_B50
         #  _LC4_B50 &  _LC8_B29;

-- Node name is '|square4:s4|:414' 
-- Equation name is '_LC5_B35', type is buried 
_LC5_B35 = LCELL( _EQ175);
  _EQ175 =  _LC8_B35
         #  _LC3_B35 &  _LC8_B29;

-- Node name is '|square4:s4|:426' 
-- Equation name is '_LC8_B43', type is buried 
_LC8_B43 = LCELL( _EQ176);
  _EQ176 =  _LC5_B43
         #  _LC7_B43 &  _LC8_B29;

-- Node name is '|square4:s4|:438' 
-- Equation name is '_LC7_B29', type is buried 
_LC7_B29 = LCELL( _EQ177);
  _EQ177 =  _LC1_B29
         #  _LC3_B39 &  _LC8_B29;

-- Node name is ':2473' 
-- Equation name is '_LC7_B46', type is buried 
!_LC7_B46 = _LC7_B46~NOT;
_LC7_B46~NOT = LCELL( _EQ178);
  _EQ178 = !_LC2_B27 & !_LC6_B46;

-- Node name is ':2493' 
-- Equation name is '_LC5_B48', type is buried 
!_LC5_B48 = _LC5_B48~NOT;
_LC5_B48~NOT = LCELL( _EQ179);
  _EQ179 = !_LC2_B48 & !_LC6_B41 & !_LC6_B48;

-- Node name is ':2512' 
-- Equation name is '_LC1_B48', type is buried 
!_LC1_B48 = _LC1_B48~NOT;
_LC1_B48~NOT = LCELL( _EQ180);
  _EQ180 = !_LC7_B48 & !_LC8_B48;

-- Node name is ':2532' 
-- Equation name is '_LC8_B41', type is buried 
!_LC8_B41 = _LC8_B41~NOT;
_LC8_B41~NOT = LCELL( _EQ181);
  _EQ181 = !_LC3_B41 & !_LC4_B41 & !_LC7_B41;

-- Node name is ':2553' 
-- Equation name is '_LC8_B28', type is buried 
!_LC8_B28 = _LC8_B28~NOT;
_LC8_B28~NOT = LCELL( _EQ182);
  _EQ182 = !_LC2_B28 & !_LC3_B28 & !_LC5_B28 & !_LC7_B40;

-- Node name is ':2573' 
-- Equation name is '_LC4_B35', type is buried 
!_LC4_B35 = _LC4_B35~NOT;
_LC4_B35~NOT = LCELL( _EQ183);
  _EQ183 = !_LC6_B35 & !_LC7_B35 & !_LC8_B38;

-- Node name is ':2592' 
-- Equation name is '_LC4_B28', type is buried 
!_LC4_B28 = _LC4_B28~NOT;
_LC4_B28~NOT = LCELL( _EQ184);
  _EQ184 = !_LC5_B40 & !_LC6_B28;

-- Node name is ':2612' 
-- Equation name is '_LC1_B50', type is buried 
!_LC1_B50 = _LC1_B50~NOT;
_LC1_B50~NOT = LCELL( _EQ185);
  _EQ185 = !_LC5_B38 & !_LC6_B50 & !_LC7_B50;

-- Node name is ':2631' 
-- Equation name is '_LC3_B47', type is buried 
!_LC3_B47 = _LC3_B47~NOT;
_LC3_B47~NOT = LCELL( _EQ186);
  _EQ186 = !_LC1_B47 & !_LC2_B47;

-- Node name is '~2660~1' 
-- Equation name is '~2660~1', location is LC6_B49, type is buried.
-- synthesized logic cell 
_LC6_B49 = LCELL( _EQ187);
  _EQ187 =  _LC5_B36 &  _LC6_B33 &  _LC8_B44;

-- Node name is '~2660~2' 
-- Equation name is '~2660~2', location is LC8_B49, type is buried.
-- synthesized logic cell 
_LC8_B49 = LCELL( _EQ188);
  _EQ188 =  _LC4_B46 &  _LC6_B45 &  _LC6_B49 &  _LC8_B29;

-- Node name is ':2660' 
-- Equation name is '_LC7_B49', type is buried 
_LC7_B49 = LCELL( _EQ189);
  _EQ189 =  _LC3_B40 &  _LC5_B49 &  _LC7_B52 &  _LC8_B49;



Project Information         e:\vhdldesigns\research\8puzzlevhdl-rev02\p3x3.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10K' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:01
   Fitter                                 00:00:14
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:02
   --------------------------             --------
   Total Time                             00:00:20


Memory Allocated
-----------------

Peak memory allocated during compilation  = 53,912K
