{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482167238042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482167238042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 12:07:17 2016 " "Processing started: Mon Dec 19 12:07:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482167238042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482167238042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AudioLab -c DE2_Audio_Example " "Command: quartus_map --read_settings_files=on --write_settings_files=off AudioLab -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482167238042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/fft_controller_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/fft_controller_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fft_controller_block-arch " "Found design unit 1: fft_controller_block-arch" {  } { { "../VideoLab/fft_controller_block.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/fft_controller_block.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239792 ""} { "Info" "ISGN_ENTITY_NAME" "1 fft_controller_block " "Found entity 1: fft_controller_block" {  } { { "../VideoLab/fft_controller_block.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/fft_controller_block.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/sqrt.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/sqrt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sqrt_p " "Found design unit 1: sqrt_p" {  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239795 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sqrt_p-body " "Found design unit 2: sqrt_p-body" {  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/magnitude.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/magnitude.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 magnitude-arch " "Found design unit 1: magnitude-arch" {  } { { "../VideoLab/magnitude.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/magnitude.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239798 ""} { "Info" "ISGN_ENTITY_NAME" "1 magnitude " "Found entity 1: magnitude" {  } { { "../VideoLab/magnitude.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/magnitude.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/buffer_fft_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/buffer_fft_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_fft_output-arch " "Found design unit 1: buffer_fft_output-arch" {  } { { "../VideoLab/buffer_fft_output.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/buffer_fft_output.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239802 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_fft_output " "Found entity 1: buffer_fft_output" {  } { { "../VideoLab/buffer_fft_output.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/buffer_fft_output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/twiddletable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/twiddletable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TwiddleTable-rtl " "Found design unit 1: TwiddleTable-rtl" {  } { { "../VideoLab/hdlcoderfftdit/TwiddleTable.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/TwiddleTable.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239805 ""} { "Info" "ISGN_ENTITY_NAME" "1 TwiddleTable " "Found entity 1: TwiddleTable" {  } { { "../VideoLab/hdlcoderfftdit/TwiddleTable.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/TwiddleTable.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdlfftdut_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdlfftdut_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDLFFTDUT_pkg " "Found design unit 1: HDLFFTDUT_pkg" {  } { { "../VideoLab/hdlcoderfftdit/HDLFFTDUT_pkg.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDLFFTDUT_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdlfftdut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdlfftdut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDLFFTDUT-rtl " "Found design unit 1: HDLFFTDUT-rtl" {  } { { "../VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239813 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDLFFTDUT " "Found entity 1: HDLFFTDUT" {  } { { "../VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdl_fft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/hdl_fft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HDL_FFT-rtl " "Found design unit 1: HDL_FFT-rtl" {  } { { "../VideoLab/hdlcoderfftdit/HDL_FFT.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDL_FFT.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239817 ""} { "Info" "ISGN_ENTITY_NAME" "1 HDL_FFT " "Found entity 1: HDL_FFT" {  } { { "../VideoLab/hdlcoderfftdit/HDL_FFT.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDL_FFT.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/fftlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/fftlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFTLogic-rtl " "Found design unit 1: FFTLogic-rtl" {  } { { "../VideoLab/hdlcoderfftdit/FFTLogic.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/FFTLogic.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239822 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFTLogic " "Found entity 1: FFTLogic" {  } { { "../VideoLab/hdlcoderfftdit/FFTLogic.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/FFTLogic.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/dualportram0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/dualportram0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRam0-rtl " "Found design unit 1: DualPortRam0-rtl" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam0.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam0.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239825 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRam0 " "Found entity 1: DualPortRam0" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam0.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam0.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/dualportram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/dualportram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DualPortRam-rtl " "Found design unit 1: DualPortRam-rtl" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239829 ""} { "Info" "ISGN_ENTITY_NAME" "1 DualPortRam " "Found entity 1: DualPortRam" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/butterfly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/hdlcoderfftdit/butterfly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Butterfly-rtl " "Found design unit 1: Butterfly-rtl" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239833 ""} { "Info" "ISGN_ENTITY_NAME" "1 Butterfly " "Found entity 1: Butterfly" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239833 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "show_square.v(55) " "Verilog HDL information at show_square.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "../VideoLab/src/show_square.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/src/show_square.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1482167239837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED show_square.v(24) " "Verilog HDL Declaration information at show_square.v(24): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "../VideoLab/src/show_square.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/src/show_square.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482167239837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green GREEN show_square.v(25) " "Verilog HDL Declaration information at show_square.v(25): object \"green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "../VideoLab/src/show_square.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/src/show_square.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482167239837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE show_square.v(26) " "Verilog HDL Declaration information at show_square.v(26): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "../VideoLab/src/show_square.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/src/show_square.v" 26 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1482167239837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/show_square.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/show_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 show_square " "Found entity 1: show_square" {  } { { "../VideoLab/src/show_square.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/src/show_square.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/screen_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/screen_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 screen_test " "Found entity 1: screen_test" {  } { { "../VideoLab/src/screen_test.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/src/screen_test.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/color_map.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/src/color_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_map " "Found entity 1: color_map" {  } { { "../VideoLab/src/color_map.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/src/color_map.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/vga_controller/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/vga_controller/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/vga_controller/vga_audio_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/vga_controller/vga_audio_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Found entity 1: VGA_Audio_PLL" {  } { { "../VideoLab/VGA_Controller/VGA_Audio_PLL.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Audio_PLL.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/video_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/video_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 video_generator " "Found entity 1: video_generator" {  } { { "../VideoLab/video_generator.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/video_generator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/top_level.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/top_level.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "../VideoLab/top_level.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/top_level.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/switch_to_array.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/switch_to_array.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 switch_to_array-arch " "Found design unit 1: switch_to_array-arch" {  } { { "../VideoLab/switch_to_array.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/switch_to_array.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239863 ""} { "Info" "ISGN_ENTITY_NAME" "1 switch_to_array " "Found entity 1: switch_to_array" {  } { { "../VideoLab/switch_to_array.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/switch_to_array.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/sub10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/sub10.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub10 " "Found entity 1: sub10" {  } { { "../VideoLab/sub10.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sub10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../VideoLab/Reset_Delay.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/mult10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/mult10.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult10 " "Found entity 1: mult10" {  } { { "../VideoLab/mult10.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/mult10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/graph_display.vhd 3 1 " "Found 3 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/graph_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 graph_data_parameters " "Found design unit 1: graph_data_parameters" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239878 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 graph_display-arch " "Found design unit 2: graph_display-arch" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239878 ""} { "Info" "ISGN_ENTITY_NAME" "1 graph_display " "Found entity 1: graph_display" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/de2_default.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/de2_default.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Default " "Found entity 1: DE2_Default" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/const_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/const_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 const4 " "Found entity 1: const4" {  } { { "../VideoLab/const_4.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/const_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/compare_lt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/compare_lt.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_lt " "Found entity 1: compare_lt" {  } { { "../VideoLab/compare_lt.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/compare_lt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/compar_eq.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/compar_eq.v" { { "Info" "ISGN_ENTITY_NAME" "1 compare_eq " "Found entity 1: compare_eq" {  } { { "../VideoLab/compar_eq.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/compar_eq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/add10.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/add10.v" { { "Info" "ISGN_ENTITY_NAME" "1 add10 " "Found entity 1: add10" {  } { { "../VideoLab/add10.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/add10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/2mux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/david lavoie-boutin/onedrive - mcgill university/classes/ecse 436/final project/videolab/2mux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_2_4 " "Found entity 1: mux1_2_4" {  } { { "../VideoLab/2mux1_4.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/2mux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mult_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mult_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_32 " "Found entity 1: mult_32" {  } { { "modules/mult_32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/mult_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/add32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/add32.v" { { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "modules/add32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/add32.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/const32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/const32.v" { { "Info" "ISGN_ENTITY_NAME" "1 const32 " "Found entity 1: const32" {  } { { "modules/const32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/const32.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux1_32 " "Found entity 1: mux1_32" {  } { { "modules/mux1_32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/mux1_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "modules/reg32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/reg32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/avconf.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Found entity 1: avconf" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avconf/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file avconf/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_bit_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_bit_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_in_deserializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_in_deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_audio_out_serializer.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_audio_out_serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_clock_edge.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_clock_edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/altera_up_sync_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/altera_up_sync_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_controller/audio_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file audio_controller/audio_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239953 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE2_Audio_Example.v(140) " "Verilog HDL Module Instantiation warning at DE2_Audio_Example.v(140): ignored dangling comma in List of Port Connections" {  } { { "DE2_Audio_Example.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.v" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1482167239957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_audio_example.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_audio_example.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_Audio_Example " "Found entity 1: DE2_Audio_Example" {  } { { "DE2_Audio_Example.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.bdf 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leddriver.v 1 1 " "Found 1 design units, including 1 entities, in source file leddriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDdriver " "Found entity 1: LEDdriver" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter_demo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file filter_demo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 filter_demo " "Found entity 1: filter_demo" {  } { { "filter_demo.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/filter_demo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/sll2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/sll2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 sll2_32 " "Found entity 1: sll2_32" {  } { { "modules/sll2_32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/sll2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/srl2_32.v 1 1 " "Found 1 design units, including 1 entities, in source file modules/srl2_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 srl2_32 " "Found entity 1: srl2_32" {  } { { "modules/srl2_32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/srl2_32.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167239974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167239974 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mux_out mux1_32.v(15) " "Verilog HDL Implicit Net warning at mux1_32.v(15): created implicit net for \"mux_out\"" {  } { { "modules/mux1_32.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/modules/mux1_32.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167239982 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1482167240198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf avconf:inst1 " "Elaborating entity \"avconf\" for hierarchy \"avconf:inst1\"" {  } { { "toplevel.bdf" "inst1" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 672 416 576 768 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240203 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240205 "|toplevel|avconf:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240206 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240207 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240207 "|toplevel|avconf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167240207 "|toplevel|avconf:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller avconf:inst1\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"avconf:inst1\|I2C_Controller:u0\"" {  } { { "avconf/avconf.v" "u0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240210 "|toplevel|avconf:inst1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240210 "|toplevel|avconf:inst1|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240210 "|toplevel|avconf:inst1|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller Audio_Controller:inst " "Elaborating entity \"Audio_Controller\" for hierarchy \"Audio_Controller:inst\"" {  } { { "toplevel.bdf" "inst" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 64 384 728 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge Audio_Controller:inst\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Elaborated megafunction instantiation \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167240279 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Instantiated megafunction \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240280 ""}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167240280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5041.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5041 " "Found entity 1: scfifo_5041" {  } { { "db/scfifo_5041.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/scfifo_5041.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167240340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167240340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5041 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated " "Elaborating entity \"scfifo_5041\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_on31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_on31 " "Found entity 1: a_dpfifo_on31" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167240354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167240354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_on31 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo " "Elaborating entity \"a_dpfifo_on31\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\"" {  } { { "db/scfifo_5041.tdf" "dpfifo" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/scfifo_5041.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167240416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167240416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc81 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram " "Elaborating entity \"altsyncram_rc81\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\"" {  } { { "db/a_dpfifo_on31.tdf" "FIFOram" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167240468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167240468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer " "Elaborating entity \"cmpr_2o8\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_on31.tdf" "almost_full_comparer" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison " "Elaborating entity \"cmpr_2o8\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_on31.tdf" "three_comparison" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167240525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167240525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb " "Elaborating entity \"cntr_d5b\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_on31.tdf" "rd_ptr_msb" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_q57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167240577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167240577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter " "Elaborating entity \"cntr_q57\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_on31.tdf" "usedw_counter" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_e5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167240632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167240632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr " "Elaborating entity \"cntr_e5b\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_on31.tdf" "wr_ptr" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock Audio_Controller:inst\|Audio_Clock:Audio_Clock " "Elaborating entity \"Audio_Clock\" for hierarchy \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Instantiated megafunction \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240834 ""}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167240834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "filter_demo filter_demo:inst4 " "Elaborating entity \"filter_demo\" for hierarchy \"filter_demo:inst4\"" {  } { { "toplevel.bdf" "inst4" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 104 1112 1504 264 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_fft_output filter_demo:inst4\|buffer_fft_output:inst_buffer " "Elaborating entity \"buffer_fft_output\" for hierarchy \"filter_demo:inst4\|buffer_fft_output:inst_buffer\"" {  } { { "filter_demo.bdf" "inst_buffer" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/filter_demo.bdf" { { 112 1000 1248 224 "inst_buffer" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240843 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_valid buffer_fft_output.vhd(23) " "Verilog HDL or VHDL warning at buffer_fft_output.vhd(23): object \"last_valid\" assigned a value but never read" {  } { { "../VideoLab/buffer_fft_output.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/buffer_fft_output.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482167240845 "|toplevel|filter_demo:inst4|buffer_fft_output:inst_buffer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDLFFTDUT filter_demo:inst4\|HDLFFTDUT:inst_fftdut " "Elaborating entity \"HDLFFTDUT\" for hierarchy \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\"" {  } { { "filter_demo.bdf" "inst_fftdut" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/filter_demo.bdf" { { 144 560 768 288 "inst_fftdut" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "HDL_FFT filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT A:rtl " "Elaborating entity \"HDL_FFT\" using architecture \"A:rtl\" for hierarchy \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\"" {  } { { "../VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd" "u_HDL_FFT" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDLFFTDUT.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TwiddleTable filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|TwiddleTable:u_TwiddleTable0 A:rtl " "Elaborating entity \"TwiddleTable\" using architecture \"A:rtl\" for hierarchy \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|TwiddleTable:u_TwiddleTable0\"" {  } { { "../VideoLab/hdlcoderfftdit/HDL_FFT.vhd" "u_TwiddleTable0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDL_FFT.vhd" 196 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Butterfly filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0 A:rtl " "Elaborating entity \"Butterfly\" using architecture \"A:rtl\" for hierarchy \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\"" {  } { { "../VideoLab/hdlcoderfftdit/HDL_FFT.vhd" "u_Butterfly0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDL_FFT.vhd" 205 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240904 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bfin1_cast_re Butterfly.vhd(96) " "Verilog HDL or VHDL warning at Butterfly.vhd(96): object \"bfin1_cast_re\" assigned a value but never read" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 96 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482167240907 "|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bfin1_cast_im Butterfly.vhd(97) " "Verilog HDL or VHDL warning at Butterfly.vhd(97): object \"bfin1_cast_im\" assigned a value but never read" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482167240907 "|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bfin2_cast_re Butterfly.vhd(98) " "Verilog HDL or VHDL warning at Butterfly.vhd(98): object \"bfin2_cast_re\" assigned a value but never read" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 98 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482167240908 "|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "bfin2_cast_im Butterfly.vhd(99) " "Verilog HDL or VHDL warning at Butterfly.vhd(99): object \"bfin2_cast_im\" assigned a value but never read" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1482167240908 "|toplevel|filter_demo:inst4|HDLFFTDUT:inst_fftdut|HDL_FFT:u_HDL_FFT|Butterfly:u_Butterfly0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DualPortRam filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b2 A:rtl " "Elaborating entity \"DualPortRam\" using architecture \"A:rtl\" for hierarchy \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b2\"" {  } { { "../VideoLab/hdlcoderfftdit/HDL_FFT.vhd" "u_DualRam_m2b2" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDL_FFT.vhd" 224 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DualPortRam0 filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b2\|DualPortRam0:u_DualPortRam0 A:rtl " "Elaborating entity \"DualPortRam0\" using architecture \"A:rtl\" for hierarchy \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b2\|DualPortRam0:u_DualPortRam0\"" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam.vhd" "u_DualPortRam0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam.vhd" 71 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FFTLogic filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|FFTLogic:u_FFTLogic0 A:rtl " "Elaborating entity \"FFTLogic\" using architecture \"A:rtl\" for hierarchy \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|FFTLogic:u_FFTLogic0\"" {  } { { "../VideoLab/hdlcoderfftdit/HDL_FFT.vhd" "u_FFTLogic0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/HDL_FFT.vhd" 284 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fft_controller_block filter_demo:inst4\|fft_controller_block:inst_fft_ctl " "Elaborating entity \"fft_controller_block\" for hierarchy \"filter_demo:inst4\|fft_controller_block:inst_fft_ctl\"" {  } { { "filter_demo.bdf" "inst_fft_ctl" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/filter_demo.bdf" { { 192 312 504 304 "inst_fft_ctl" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitude filter_demo:inst4\|magnitude:inst_mag " "Elaborating entity \"magnitude\" for hierarchy \"filter_demo:inst4\|magnitude:inst_mag\"" {  } { { "filter_demo.bdf" "inst_mag" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/filter_demo.bdf" { { 192 800 976 272 "inst_mag" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE2_Default DE2_Default:inst3 " "Elaborating entity \"DE2_Default\" for hierarchy \"DE2_Default:inst3\"" {  } { { "toplevel.bdf" "inst3" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 320 1584 1896 1712 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240961 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 DE2_Default.v(180) " "Output port \"HEX0\" at DE2_Default.v(180) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 180 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 DE2_Default.v(181) " "Output port \"HEX1\" at DE2_Default.v(181) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 181 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 DE2_Default.v(182) " "Output port \"HEX2\" at DE2_Default.v(182) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 DE2_Default.v(183) " "Output port \"HEX3\" at DE2_Default.v(183) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 183 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 DE2_Default.v(184) " "Output port \"HEX4\" at DE2_Default.v(184) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 184 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 DE2_Default.v(185) " "Output port \"HEX5\" at DE2_Default.v(185) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 185 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 DE2_Default.v(186) " "Output port \"HEX6\" at DE2_Default.v(186) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 DE2_Default.v(187) " "Output port \"HEX7\" at DE2_Default.v(187) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE2_Default.v(199) " "Output port \"DRAM_ADDR\" at DE2_Default.v(199) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 199 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE2_Default.v(212) " "Output port \"FL_ADDR\" at DE2_Default.v(212) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240965 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR DE2_Default.v(227) " "Output port \"OTG_ADDR\" at DE2_Default.v(227) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 227 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD DE2_Default.v(192) " "Output port \"UART_TXD\" at DE2_Default.v(192) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE2_Default.v(195) " "Output port \"IRDA_TXD\" at DE2_Default.v(195) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE2_Default.v(200) " "Output port \"DRAM_LDQM\" at DE2_Default.v(200) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE2_Default.v(201) " "Output port \"DRAM_UDQM\" at DE2_Default.v(201) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE2_Default.v(202) " "Output port \"DRAM_WE_N\" at DE2_Default.v(202) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE2_Default.v(203) " "Output port \"DRAM_CAS_N\" at DE2_Default.v(203) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE2_Default.v(204) " "Output port \"DRAM_RAS_N\" at DE2_Default.v(204) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 204 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE2_Default.v(205) " "Output port \"DRAM_CS_N\" at DE2_Default.v(205) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_0 DE2_Default.v(206) " "Output port \"DRAM_BA_0\" at DE2_Default.v(206) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA_1 DE2_Default.v(207) " "Output port \"DRAM_BA_1\" at DE2_Default.v(207) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE2_Default.v(208) " "Output port \"DRAM_CLK\" at DE2_Default.v(208) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE2_Default.v(209) " "Output port \"DRAM_CKE\" at DE2_Default.v(209) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE2_Default.v(213) " "Output port \"FL_WE_N\" at DE2_Default.v(213) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE2_Default.v(214) " "Output port \"FL_RST_N\" at DE2_Default.v(214) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE2_Default.v(215) " "Output port \"FL_OE_N\" at DE2_Default.v(215) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE2_Default.v(216) " "Output port \"FL_CE_N\" at DE2_Default.v(216) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N DE2_Default.v(228) " "Output port \"OTG_CS_N\" at DE2_Default.v(228) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 228 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240966 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N DE2_Default.v(229) " "Output port \"OTG_RD_N\" at DE2_Default.v(229) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 229 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N DE2_Default.v(230) " "Output port \"OTG_WR_N\" at DE2_Default.v(230) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 230 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N DE2_Default.v(231) " "Output port \"OTG_RST_N\" at DE2_Default.v(231) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_FSPEED DE2_Default.v(232) " "Output port \"OTG_FSPEED\" at DE2_Default.v(232) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_LSPEED DE2_Default.v(233) " "Output port \"OTG_LSPEED\" at DE2_Default.v(233) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 233 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK0_N DE2_Default.v(238) " "Output port \"OTG_DACK0_N\" at DE2_Default.v(238) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 238 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK1_N DE2_Default.v(239) " "Output port \"OTG_DACK1_N\" at DE2_Default.v(239) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RW DE2_Default.v(244) " "Output port \"LCD_RW\" at DE2_Default.v(244) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 244 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_EN DE2_Default.v(245) " "Output port \"LCD_EN\" at DE2_Default.v(245) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LCD_RS DE2_Default.v(246) " "Output port \"LCD_RS\" at DE2_Default.v(246) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE2_Default.v(251) " "Output port \"SD_CLK\" at DE2_Default.v(251) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE2_Default.v(262) " "Output port \"TDO\" at DE2_Default.v(262) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 262 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE2_Default.v(254) " "Output port \"I2C_SCLK\" at DE2_Default.v(254) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 254 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD DE2_Default.v(274) " "Output port \"ENET_CMD\" at DE2_Default.v(274) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N DE2_Default.v(275) " "Output port \"ENET_CS_N\" at DE2_Default.v(275) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 275 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N DE2_Default.v(276) " "Output port \"ENET_WR_N\" at DE2_Default.v(276) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 276 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N DE2_Default.v(277) " "Output port \"ENET_RD_N\" at DE2_Default.v(277) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 277 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240967 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N DE2_Default.v(278) " "Output port \"ENET_RST_N\" at DE2_Default.v(278) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 278 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240968 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK DE2_Default.v(280) " "Output port \"ENET_CLK\" at DE2_Default.v(280) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 280 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240968 "|toplevel|DE2_Default:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE2_Default.v(285) " "Output port \"AUD_DACDAT\" at DE2_Default.v(285) has no driver" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1482167240968 "|toplevel|DE2_Default:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay DE2_Default:inst3\|Reset_Delay:r0 " "Elaborating entity \"Reset_Delay\" for hierarchy \"DE2_Default:inst3\|Reset_Delay:r0\"" {  } { { "../VideoLab/DE2_Default.v" "r0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Reset_Delay.v(10) " "Verilog HDL assignment warning at Reset_Delay.v(10): truncated value with size 32 to match size of target (20)" {  } { { "../VideoLab/Reset_Delay.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/Reset_Delay.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240971 "|toplevel|DE2_Default:inst3|Reset_Delay:r0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL DE2_Default:inst3\|VGA_Audio_PLL:p1 " "Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"DE2_Default:inst3\|VGA_Audio_PLL:p1\"" {  } { { "../VideoLab/DE2_Default.v" "p1" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "../VideoLab/VGA_Controller/VGA_Audio_PLL.v" "altpll_component" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Audio_PLL.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240987 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Elaborated megafunction instantiation \"DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "../VideoLab/VGA_Controller/VGA_Audio_PLL.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Audio_PLL.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Instantiated megafunction \"DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 15 " "Parameter \"clk0_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 14 " "Parameter \"clk0_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 3 " "Parameter \"clk1_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 15 " "Parameter \"clk2_divide_by\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 14 " "Parameter \"clk2_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift -9921 " "Parameter \"clk2_phase_shift\" = \"-9921\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240991 ""}  } { { "../VideoLab/VGA_Controller/VGA_Audio_PLL.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Audio_PLL.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167240991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller DE2_Default:inst3\|VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"DE2_Default:inst3\|VGA_Controller:u1\"" {  } { { "../VideoLab/DE2_Default.v" "u1" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167240995 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(76) " "Verilog HDL assignment warning at VGA_Controller.v(76): truncated value with size 32 to match size of target (10)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240997 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(79) " "Verilog HDL assignment warning at VGA_Controller.v(79): truncated value with size 32 to match size of target (10)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240997 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(82) " "Verilog HDL assignment warning at VGA_Controller.v(82): truncated value with size 32 to match size of target (10)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240997 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(100) " "Verilog HDL assignment warning at VGA_Controller.v(100): truncated value with size 32 to match size of target (10)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240997 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(101) " "Verilog HDL assignment warning at VGA_Controller.v(101): truncated value with size 32 to match size of target (10)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240997 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 VGA_Controller.v(102) " "Verilog HDL assignment warning at VGA_Controller.v(102): truncated value with size 32 to match size of target (20)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240998 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(161) " "Verilog HDL assignment warning at VGA_Controller.v(161): truncated value with size 32 to match size of target (10)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240998 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(187) " "Verilog HDL assignment warning at VGA_Controller.v(187): truncated value with size 32 to match size of target (10)" {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167240998 "|toplevel|DE2_Default:inst3|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_generator DE2_Default:inst3\|video_generator:video_generator " "Elaborating entity \"video_generator\" for hierarchy \"DE2_Default:inst3\|video_generator:video_generator\"" {  } { { "../VideoLab/DE2_Default.v" "video_generator" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167241001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graph_display DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3 " "Elaborating entity \"graph_display\" for hierarchy \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\"" {  } { { "../VideoLab/video_generator.bdf" "inst3" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/video_generator.bdf" { { 200 368 632 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167241005 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_reg graph_display.vhd(35) " "VHDL Process Statement warning at graph_display.vhd(35): inferring latch(es) for signal or variable \"data_reg\", which holds its previous value in one or more paths through the process" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1482167241008 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_reg graph_display.vhd(53) " "VHDL Process Statement warning at graph_display.vhd(53): signal \"data_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1482167241009 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_reg graph_display.vhd(63) " "VHDL Process Statement warning at graph_display.vhd(63): signal \"data_reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1482167241010 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "FALSE graph_display.vhd(63) " "VHDL warning at graph_display.vhd(63): comparison between unequal length operands always returns FALSE" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 63 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Quartus II" 0 -1 1482167241010 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241014 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241014 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241015 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241015 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241015 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241015 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241015 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241015 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241015 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[15\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[15\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241016 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241017 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[14\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[14\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241018 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241019 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241019 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241019 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241019 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241019 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241019 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[13\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[13\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241019 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241020 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[12\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[12\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241021 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[11\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[11\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241022 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241023 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[10\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[10\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241024 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241025 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[9\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[9\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241026 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[8\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[8\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241027 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241028 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[7\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[7\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241029 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[6\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[6\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241030 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241031 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[5\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[5\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241032 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[4\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[4\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241033 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[3\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[3\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241034 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241035 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[2\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[2\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241036 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[1\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[1\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241037 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[0\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[0\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[1\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[1\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[2\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[2\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[3\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[3\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[4\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[4\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[5\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[5\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[6\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[6\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[7\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[7\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[8\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[8\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241038 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[9\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[9\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241039 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[10\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[10\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241039 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[11\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[11\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241039 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[12\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[12\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241039 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[13\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[13\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241039 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[14\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[14\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241039 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_reg\[0\]\[15\] graph_display.vhd(35) " "Inferred latch for \"data_reg\[0\]\[15\]\" at graph_display.vhd(35)" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1482167241039 "|toplevel|DE2_Default:inst3|video_generator:video_generator|graph_display:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_to_array DE2_Default:inst3\|video_generator:video_generator\|switch_to_array:inst " "Elaborating entity \"switch_to_array\" for hierarchy \"DE2_Default:inst3\|video_generator:video_generator\|switch_to_array:inst\"" {  } { { "../VideoLab/video_generator.bdf" "inst" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/video_generator.bdf" { { 320 88 304 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167241078 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "switch_range_width switch_to_array.vhd(19) " "VHDL Variable Declaration warning at switch_to_array.vhd(19): used initial value expression for variable \"switch_range_width\" because variable was never assigned a value" {  } { { "../VideoLab/switch_to_array.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/switch_to_array.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Quartus II" 0 -1 1482167241079 "|toplevel|DE2_Default:inst3|video_generator:video_generator|switch_to_array:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDdriver LEDdriver:inst2 " "Elaborating entity \"LEDdriver\" for hierarchy \"LEDdriver:inst2\"" {  } { { "toplevel.bdf" "inst2" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 152 1608 1752 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167241104 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(8) " "Verilog HDL assignment warning at LEDdriver.v(8): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(10) " "Verilog HDL assignment warning at LEDdriver.v(10): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(12) " "Verilog HDL assignment warning at LEDdriver.v(12): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(14) " "Verilog HDL assignment warning at LEDdriver.v(14): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(16) " "Verilog HDL assignment warning at LEDdriver.v(16): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(18) " "Verilog HDL assignment warning at LEDdriver.v(18): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(20) " "Verilog HDL assignment warning at LEDdriver.v(20): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 18 LEDdriver.v(22) " "Verilog HDL assignment warning at LEDdriver.v(22): truncated value with size 20 to match size of target (18)" {  } { { "LEDdriver.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/LEDdriver.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1482167241106 "|toplevel|LEDdriver:inst2"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_et14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_et14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_et14 " "Found entity 1: altsyncram_et14" {  } { { "db/altsyncram_et14.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/altsyncram_et14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167242858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167242858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rdi " "Found entity 1: cntr_rdi" {  } { { "db/cntr_rdi.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_rdi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_dcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_dcc " "Found entity 1: cmpr_dcc" {  } { { "db/cmpr_dcc.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_dcc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167243959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167243959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167244011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167244011 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167244243 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|SD_DAT3 " "Node \"DE2_Default:inst3\|SD_DAT3\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "SD_DAT3" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 249 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|SD_CMD " "Node \"DE2_Default:inst3\|SD_CMD\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "SD_CMD" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 250 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[7\] " "Node \"DE2_Default:inst3\|LCD_DATA\[7\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[7\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[6\] " "Node \"DE2_Default:inst3\|LCD_DATA\[6\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[6\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[5\] " "Node \"DE2_Default:inst3\|LCD_DATA\[5\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[5\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[4\] " "Node \"DE2_Default:inst3\|LCD_DATA\[4\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[4\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[3\] " "Node \"DE2_Default:inst3\|LCD_DATA\[3\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[3\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[2\] " "Node \"DE2_Default:inst3\|LCD_DATA\[2\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[2\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[1\] " "Node \"DE2_Default:inst3\|LCD_DATA\[1\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[1\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|LCD_DATA\[0\] " "Node \"DE2_Default:inst3\|LCD_DATA\[0\]\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "LCD_DATA\[0\]" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 241 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|I2C_SDAT " "Node \"DE2_Default:inst3\|I2C_SDAT\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "I2C_SDAT" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 253 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244877 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|AUD_DACLRCK " "Node \"DE2_Default:inst3\|AUD_DACLRCK\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "AUD_DACLRCK" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 284 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244878 ""}
{ "Warning" "WSGN_WIRE_LOOP" "DE2_Default:inst3\|AUD_BCLK " "Node \"DE2_Default:inst3\|AUD_BCLK\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "../VideoLab/DE2_Default.v" "AUD_BCLK" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 286 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Quartus II" 0 -1 1482167244878 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "4 " "Found 4 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m1b2\|DualPortRam0:u_DualPortRam0\|ram " "RAM logic \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m1b2\|DualPortRam0:u_DualPortRam0\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam0.vhd" "ram" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam0.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1482167245779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m1b1\|DualPortRam0:u_DualPortRam0\|ram " "RAM logic \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m1b1\|DualPortRam0:u_DualPortRam0\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam0.vhd" "ram" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam0.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1482167245779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b1\|DualPortRam0:u_DualPortRam0\|ram " "RAM logic \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b1\|DualPortRam0:u_DualPortRam0\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam0.vhd" "ram" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam0.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1482167245779 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b2\|DualPortRam0:u_DualPortRam0\|ram " "RAM logic \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|DualPortRam:u_DualRam_m2b2\|DualPortRam0:u_DualPortRam0\|ram\" is uninferred due to inappropriate RAM size" {  } { { "../VideoLab/hdlcoderfftdit/DualPortRam0.vhd" "ram" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/DualPortRam0.vhd" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1482167245779 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1482167245779 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "13 " "Inferred 13 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "filter_demo:inst4\|magnitude:inst_mag\|Add3 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"filter_demo:inst4\|magnitude:inst_mag\|Add3\"" {  } { { "../VideoLab/sqrt.vhd" "Add3" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 29 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "filter_demo:inst4\|magnitude:inst_mag\|Add4 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"filter_demo:inst4\|magnitude:inst_mag\|Add4\"" {  } { { "../VideoLab/sqrt.vhd" "Add4" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "filter_demo:inst4\|magnitude:inst_mag\|Add6 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"filter_demo:inst4\|magnitude:inst_mag\|Add6\"" {  } { { "../VideoLab/sqrt.vhd" "Add6" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "filter_demo:inst4\|magnitude:inst_mag\|Add8 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"filter_demo:inst4\|magnitude:inst_mag\|Add8\"" {  } { { "../VideoLab/sqrt.vhd" "Add8" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_demo:inst4\|magnitude:inst_mag\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_demo:inst4\|magnitude:inst_mag\|Mult1\"" {  } { { "../VideoLab/magnitude.vhd" "Mult1" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/magnitude.vhd" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_demo:inst4\|magnitude:inst_mag\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_demo:inst4\|magnitude:inst_mag\|Mult0\"" {  } { { "../VideoLab/magnitude.vhd" "Mult0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/magnitude.vhd" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|Div0\"" {  } { { "../VideoLab/graph_display.vhd" "Div0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|Mult0\"" {  } { { "../VideoLab/graph_display.vhd" "Mult0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|Mult1\"" {  } { { "../VideoLab/graph_display.vhd" "Mult1" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult3\"" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "Mult3" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 180 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult2\"" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "Mult2" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 175 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult1\"" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "Mult1" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 137 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|Mult0\"" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "Mult0" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 132 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248169 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1482167248169 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add3 " "Elaborated megafunction instantiation \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add3\"" {  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 29 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add3 " "Instantiated megafunction \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248212 ""}  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 29 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_opi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_opi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_opi " "Found entity 1: add_sub_opi" {  } { { "db/add_sub_opi.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_opi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248264 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add4 " "Elaborated megafunction instantiation \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add4\"" {  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248272 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add4 " "Instantiated megafunction \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248272 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248272 ""}  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rpi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rpi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rpi " "Found entity 1: add_sub_rpi" {  } { { "db/add_sub_rpi.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_rpi.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248325 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add6 " "Elaborated megafunction instantiation \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add6\"" {  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add6 " "Instantiated megafunction \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248331 ""}  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ri " "Found entity 1: add_sub_5ri" {  } { { "db/add_sub_5ri.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_5ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add8 " "Elaborated megafunction instantiation \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add8\"" {  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248384 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add8 " "Instantiated megafunction \"filter_demo:inst4\|magnitude:inst_mag\|lpm_add_sub:Add8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248384 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248384 ""}  } { { "../VideoLab/sqrt.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/sqrt.vhd" 27 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248436 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_demo:inst4\|magnitude:inst_mag\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"filter_demo:inst4\|magnitude:inst_mag\|lpm_mult:Mult1\"" {  } { { "../VideoLab/magnitude.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/magnitude.vhd" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_demo:inst4\|magnitude:inst_mag\|lpm_mult:Mult1 " "Instantiated megafunction \"filter_demo:inst4\|magnitude:inst_mag\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248461 ""}  } { { "../VideoLab/magnitude.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/magnitude.vhd" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_divide:Div0\"" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_divide:Div0 " "Instantiated megafunction \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248549 ""}  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cem " "Found entity 1: lpm_divide_cem" {  } { { "db/lpm_divide_cem.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/lpm_divide_cem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/sign_div_unsign_mlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e2f " "Found entity 1: alt_u_div_e2f" {  } { { "db/alt_u_div_e2f.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/alt_u_div_e2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\"" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Instantiated megafunction \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248754 ""}  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248754 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248785 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1ch " "Found entity 1: add_sub_1ch" {  } { { "db/add_sub_1ch.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_1ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248855 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248860 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Found entity 1: add_sub_5ch" {  } { { "db/add_sub_5ch.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167248916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167248916 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\"" {  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1 " "Instantiated megafunction \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 6 " "Parameter \"LPM_WIDTHB\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248938 ""}  } { { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248938 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\|multcore:mult_core DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248943 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248946 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\|altshift:external_latency_ffs DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "../VideoLab/graph_display.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/graph_display.vhd" 54 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult3\"" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 180 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult3 " "Instantiated megafunction \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167248969 ""}  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 180 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167248969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1482167249021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1482167249021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult2\"" {  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 175 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167249029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult2 " "Instantiated megafunction \"filter_demo:inst4\|HDLFFTDUT:inst_fftdut\|HDL_FFT:u_HDL_FFT\|Butterfly:u_Butterfly0\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167249030 ""}  } { { "../VideoLab/hdlcoderfftdit/Butterfly.vhd" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/hdlcoderfftdit/Butterfly.vhd" 175 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1482167249030 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1482167251007 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[9\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[9\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[8\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[8\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[7\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[7\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[6\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[6\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[9\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[9\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[8\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[8\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[7\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[7\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[6\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[6\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[9\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[9\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[8\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[8\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[7\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[7\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[6\] " "Inserted always-enabled tri-state buffer between \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[6\]\" and its non-tri-state driver." {  } { { "../VideoLab/VGA_Controller/VGA_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Controller.v" 118 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1482167251158 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1482167251158 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[7\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[9\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[7\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[9\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[6\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[8\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[6\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[8\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[5\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[7\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[5\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[7\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[4\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[6\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[4\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_B\[6\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[11\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[9\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[11\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[9\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[10\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[8\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[10\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[8\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[9\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[7\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[9\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[7\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[8\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[6\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[8\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_G\[6\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[15\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[9\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[15\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[9\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[14\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[8\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[14\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[8\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[13\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[7\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[13\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[7\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "DE2_Default:inst3\|SRAM_DQ\[12\] DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[6\] " "Removed fan-out from the always-disabled I/O buffer \"DE2_Default:inst3\|SRAM_DQ\[12\]\" to the node \"DE2_Default:inst3\|VGA_Controller:u1\|Cur_Color_R\[6\]\"" {  } { { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 218 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Quartus II" 0 -1 1482167251220 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Quartus II" 0 -1 1482167251220 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[2\] " "Latch avconf:inst1\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251275 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251275 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[8\] " "Latch avconf:inst1\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251276 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[9\] " "Latch avconf:inst1\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251276 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[1\] " "Latch avconf:inst1\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251276 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[7\] " "Latch avconf:inst1\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251276 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[0\] " "Latch avconf:inst1\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251276 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[10\] " "Latch avconf:inst1\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251276 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[4\] " "Latch avconf:inst1\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251276 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251276 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[11\] " "Latch avconf:inst1\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251277 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[3\] " "Latch avconf:inst1\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251277 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[6\] " "Latch avconf:inst1\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251277 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[5\] " "Latch avconf:inst1\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251277 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[15\] " "Latch avconf:inst1\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[2\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[2\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251277 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[13\] " "Latch avconf:inst1\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[3\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[3\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251277 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[14\] " "Latch avconf:inst1\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[4\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251277 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251277 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "avconf:inst1\|LUT_DATA\[12\] " "Latch avconf:inst1\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA avconf:inst1\|LUT_INDEX\[5\] " "Ports D and ENA on the latch are fed by the same signal avconf:inst1\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 97 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1482167251278 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1482167251278 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 72 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 63 -1 0 } } { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 68 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1482167251329 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1482167251329 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1368 1928 2104 1384 "VGA_SYNC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] VCC " "Pin \"LEDR\[17\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] VCC " "Pin \"LEDR\[16\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] VCC " "Pin \"LEDR\[15\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] VCC " "Pin \"LEDR\[14\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] VCC " "Pin \"LEDR\[13\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] VCC " "Pin \"LEDR\[12\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] VCC " "Pin \"LEDR\[11\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] VCC " "Pin \"LEDR\[10\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 176 1792 1968 192 "LEDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1416 1928 2104 1432 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1416 1928 2104 1432 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1416 1928 2104 1432 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1416 1928 2104 1432 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1416 1928 2104 1432 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1416 1928 2104 1432 "VGA_B\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1400 1928 2104 1416 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1400 1928 2104 1416 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1400 1928 2104 1416 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1400 1928 2104 1416 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1400 1928 2104 1416 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1400 1928 2104 1416 "VGA_G\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1384 1928 2104 1400 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1384 1928 2104 1400 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1384 1928 2104 1400 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1384 1928 2104 1400 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1384 1928 2104 1400 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1384 1928 2104 1400 "VGA_R\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167253365 "|toplevel|VGA_R[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1482167253365 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1482167256466 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1482167256598 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1482167256599 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1482167256663 "|toplevel|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1482167256663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.map.smsg " "Generated suppressed messages file C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1482167257075 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 555 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 555 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1482167258425 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1482167258677 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1482167258677 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9927 " "Implemented 9927 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1482167260154 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1482167260154 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1482167260154 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9421 " "Implemented 9421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1482167260154 ""} { "Info" "ICUT_CUT_TM_RAMS" "405 " "Implemented 405 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1482167260154 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1482167260154 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1482167260154 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1482167260154 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 188 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 188 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "482 " "Peak virtual memory: 482 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482167260415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 12:07:40 2016 " "Processing ended: Mon Dec 19 12:07:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482167260415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482167260415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482167260415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482167260415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1482167261744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482167261745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 12:07:41 2016 " "Processing started: Mon Dec 19 12:07:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482167261745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1482167261745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AudioLab -c DE2_Audio_Example " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AudioLab -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1482167261745 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1482167261818 ""}
{ "Info" "0" "" "Project  = AudioLab" {  } {  } 0 0 "Project  = AudioLab" 0 0 "Fitter" 0 0 1482167261819 ""}
{ "Info" "0" "" "Revision = DE2_Audio_Example" {  } {  } 0 0 "Revision = DE2_Audio_Example" 0 0 "Fitter" 0 0 1482167261819 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE2_Audio_Example EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"DE2_Audio_Example\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1482167262470 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482167262504 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1482167262504 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 2921 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1482167262555 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 2921 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1482167262555 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 14 15 0 0 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of 0 degrees (0 ps) for DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1482167262556 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 14 15 -90 -9921 " "Implementing clock multiplication of 14, clock division of 15, and phase shift of -90 degrees (-9921 ps) for DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 914 3 0 } } { "" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 1449 9224 9983 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1482167262556 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1482167262556 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1482167262753 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1482167262765 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482167263399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1482167263399 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1482167263399 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 25270 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482167263419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 25271 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482167263419 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 25272 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1482167263419 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1482167263419 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1482167263475 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "176 " "TimeQuest Timing Analyzer is analyzing 176 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1482167264414 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264427 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264427 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1482167264427 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1482167264427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_Audio_Example.sdc " "Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1482167264498 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avconf:inst1\|mI2C_CTRL_CLK " "Node: avconf:inst1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482167264526 "|toplevel|avconf:inst1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482167264526 "|toplevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avconf:inst1\|LUT_INDEX\[1\] " "Node: avconf:inst1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482167264526 "|toplevel|avconf:inst1|LUT_INDEX[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_Default:inst3\|VGA_Controller:u1\|oCoord_X\[0\] " "Node: DE2_Default:inst3\|VGA_Controller:u1\|oCoord_X\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482167264526 "|toplevel|DE2_Default:inst3|VGA_Controller:u1|oCoord_X[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_27 " "Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482167264526 "|toplevel|CLOCK_27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Controller:inst\|audio_in_available " "Node: Audio_Controller:inst\|audio_in_available was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1482167264526 "|toplevel|Audio_Controller:inst|audio_in_available"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264644 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|p1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst3\|p1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264644 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|p1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst3\|p1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264644 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1482167264644 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1482167264645 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264645 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264645 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1482167264645 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1482167264645 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265157 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Audio_Clock:Audio_Clock|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 2921 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265157 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 72 -48 120 88 "CLOCK_50" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 443 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265157 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3) " "Automatically promoted node DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C1 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""}  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_Default:inst3|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 1447 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "filter_demo:inst4\|inst  " "Automatically promoted node filter_demo:inst4\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|comb~1 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|comb~1" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 6383 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|_~3 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|_~3" {  } { { "db/scfifo_5041.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/scfifo_5041.tdf" 37 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8023 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|rd_ptr_lsb~1 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|rd_ptr_lsb~1" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 49 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|rd_ptr_lsb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8031 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~0 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~0" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~1 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|comb~1" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|comb~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8174 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|_~0 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|_~0" {  } { { "db/scfifo_5041.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/scfifo_5041.tdf" 37 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8188 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|_~5 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|_~5" {  } { { "db/scfifo_5041.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/scfifo_5041.tdf" 37 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|_~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8238 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|_~0 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|_~0" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 58 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8596 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|comb~3 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|comb~3" {  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|comb~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8611 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|_~0 " "Destination node Audio_Controller:inst\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\|_~0" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/db/a_dpfifo_on31.tdf" 58 2 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Audio_Controller:inst|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_5041:auto_generated|a_dpfifo_on31:dpfifo|cntr_e5b:wr_ptr|_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8619 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265158 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1482167265158 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1482167265158 ""}  } { { "filter_demo.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/filter_demo.bdf" { { 32 200 264 80 "inst" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { filter_demo:inst4|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 2917 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265158 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265159 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13116 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|copy_data~6  " "Automatically promoted node DE2_Default:inst3\|video_generator:video_generator\|graph_display:inst3\|copy_data~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265159 ""}  } { { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_Default:inst3|video_generator:video_generator|graph_display:inst3|copy_data~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 8094 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265159 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:inst1\|mI2C_CTRL_CLK  " "Automatically promoted node avconf:inst1\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node avconf:inst1\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/I2C_Controller.v" 62 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avconf:inst1|I2C_Controller:u0|I2C_SCLK~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 6305 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:inst1\|mI2C_CTRL_CLK~0 " "Destination node avconf:inst1\|mI2C_CTRL_CLK~0" {  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avconf:inst1|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 6368 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1482167265160 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avconf:inst1|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 3336 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:inst1\|Mux2~1  " "Automatically promoted node avconf:inst1\|Mux2~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265160 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/avconf/avconf.v" 130 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { avconf:inst1|Mux2~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 10397 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Automatically promoted node SW\[0\] (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 16586 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265160 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[0\]" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 288 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|acq_data_in_reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 16863 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265160 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1482167265160 ""}  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { SW[0] } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 408 856 1024 424 "SW" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 393 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265160 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 19366 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265161 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13874 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265161 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1482167265161 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 16566 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265161 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DE2_Default:inst3\|Reset_Delay:r0\|oRESET  " "Automatically promoted node DE2_Default:inst3\|Reset_Delay:r0\|oRESET " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265162 ""}  } { { "../VideoLab/Reset_Delay.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/Reset_Delay.v" 3 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { DE2_Default:inst3|Reset_Delay:r0|oRESET } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 1475 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13433 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265162 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap_impl.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 842 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 19164 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265162 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1482167265162 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 373 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|clr_reg" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13231 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265162 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Automatically promoted node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1482167265163 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13334 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265163 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1 " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1127 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13335 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265163 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Destination node sld_hub:auto_hub\|sld_jtag_hub:\\jtag_hub_gen:sld_jtag_hub_inst\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13434 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1482167265163 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1482167265163 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 1141 -1 0 } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 13140 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1482167265163 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1482167266262 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482167266281 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1482167266283 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482167266306 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1482167266333 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1482167266352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1482167266498 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "122 Embedded multiplier block " "Packed 122 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1482167266519 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "75 " "Created 75 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1482167266519 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1482167266519 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v" 283 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 64 384 728 256 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1482167266600 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK " "PLL \"Audio_Controller:inst\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/Audio_Controller/Audio_Controller.v" 283 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 64 384 728 256 "inst" "" } } } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 200 808 984 216 "AUD_XCK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1482167266600 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK " "PLL \"DE2_Default:inst3\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "../VideoLab/VGA_Controller/VGA_Audio_PLL.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/VGA_Controller/VGA_Audio_PLL.v" 89 0 0 } } { "../VideoLab/DE2_Default.v" "" { Text "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/VideoLab/DE2_Default.v" 349 0 0 } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 320 1584 1896 1712 "inst3" "" } } } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 1304 1928 2104 1320 "VGA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1482167266603 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1482167266785 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1482167266785 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482167266803 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1482167269563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482167275040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1482167275137 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1482167277160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482167277160 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1482167278358 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "30 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 1 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1482167282281 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1482167282281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482167283276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1482167283283 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1482167283283 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1482167283283 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.11 " "Total time spent on timing analysis during the Fitter is 1.11 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1482167283643 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482167283662 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "60 " "Found 60 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1482167283856 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1482167283856 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482167285920 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1482167286484 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1482167288627 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1482167289292 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1482167289443 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1482167289606 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "3 " "Following 3 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 24 808 984 40 "AUD_BCLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 447 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482167289608 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 56 808 984 72 "AUD_ADCLRCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482167289608 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "toplevel.bdf" "" { Schematic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/toplevel.bdf" { { 88 808 984 104 "AUD_DACLRCK" "" } } } } { "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1482167289608 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1482167289608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.fit.smsg " "Generated suppressed messages file C:/Users/David Lavoie-Boutin/OneDrive - McGill University/Classes/ECSE 436/Final Project/lab2/DE2_Audio_Example.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1482167290646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 363 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 363 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "630 " "Peak virtual memory: 630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482167292608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 12:08:12 2016 " "Processing ended: Mon Dec 19 12:08:12 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482167292608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482167292608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482167292608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1482167292608 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1482167293722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482167293722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 12:08:13 2016 " "Processing started: Mon Dec 19 12:08:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482167293722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1482167293722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AudioLab -c DE2_Audio_Example " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AudioLab -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1482167293722 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1482167295747 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1482167295821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482167296673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 12:08:16 2016 " "Processing ended: Mon Dec 19 12:08:16 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482167296673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482167296673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482167296673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1482167296673 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1482167297402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1482167297925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1482167297926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 19 12:08:17 2016 " "Processing started: Mon Dec 19 12:08:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1482167297926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1482167297926 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AudioLab -c DE2_Audio_Example " "Command: quartus_sta AudioLab -c DE2_Audio_Example" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1482167297926 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1482167298008 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1482167298522 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1482167298522 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "176 " "TimeQuest Timing Analyzer is analyzing 176 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1482167299058 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299216 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299216 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1482167299216 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1482167299216 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE2_Audio_Example.sdc " "Synopsys Design Constraints File file not found: 'DE2_Audio_Example.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1482167299273 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avconf:inst1\|mI2C_CTRL_CLK " "Node: avconf:inst1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299295 "|toplevel|avconf:inst1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299295 "|toplevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avconf:inst1\|LUT_INDEX\[1\] " "Node: avconf:inst1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299296 "|toplevel|avconf:inst1|LUT_INDEX[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_Default:inst3\|VGA_Controller:u1\|oCoord_X\[0\] " "Node: DE2_Default:inst3\|VGA_Controller:u1\|oCoord_X\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299296 "|toplevel|DE2_Default:inst3|VGA_Controller:u1|oCoord_X[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_27 " "Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299296 "|toplevel|CLOCK_27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Controller:inst\|audio_in_available " "Node: Audio_Controller:inst\|audio_in_available was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299296 "|toplevel|Audio_Controller:inst|audio_in_available"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299341 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|p1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst3\|p1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299341 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|p1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst3\|p1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299341 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299341 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1482167299343 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1482167299371 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299394 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482167299407 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1482167299481 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1482167299483 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avconf:inst1\|mI2C_CTRL_CLK " "Node: avconf:inst1\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299727 "|toplevel|avconf:inst1|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299727 "|toplevel|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "avconf:inst1\|LUT_INDEX\[1\] " "Node: avconf:inst1\|LUT_INDEX\[1\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299727 "|toplevel|avconf:inst1|LUT_INDEX[1]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "DE2_Default:inst3\|VGA_Controller:u1\|oCoord_X\[0\] " "Node: DE2_Default:inst3\|VGA_Controller:u1\|oCoord_X\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299727 "|toplevel|DE2_Default:inst3|VGA_Controller:u1|oCoord_X[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_27 " "Node: CLOCK_27 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299727 "|toplevel|CLOCK_27"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Audio_Controller:inst\|audio_in_available " "Node: Audio_Controller:inst\|audio_in_available was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1482167299728 "|toplevel|Audio_Controller:inst|audio_in_available"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|Audio_Clock\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299753 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|p1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst3\|p1\|altpll_component\|pll\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299753 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|p1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037 " "Node: inst3\|p1\|altpll_component\|pll\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 37.037" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299753 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299753 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299769 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299771 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1482167299779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 97.778 " "Worst-case minimum pulse width slack is 97.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.778         0.000 altera_reserved_tck  " "   97.778         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1482167299800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1482167299800 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1482167299816 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1482167299859 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1482167299864 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 22 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1482167300104 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 19 12:08:20 2016 " "Processing ended: Mon Dec 19 12:08:20 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1482167300104 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1482167300104 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1482167300104 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482167300104 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 573 s " "Quartus II Full Compilation was successful. 0 errors, 573 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1482167300815 ""}
