/*
   Copyright (c) 2015 Broadcom
   All Rights Reserved

    <:label-BRCM:2015:DUAL/GPL:standard
    
    This program is free software; you can redistribute it and/or modify
    it under the terms of the GNU General Public License, version 2, as published by
    the Free Software Foundation (the "GPL").
    
    This program is distributed in the hope that it will be useful,
    but WITHOUT ANY WARRANTY; without even the implied warranty of
    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
    GNU General Public License for more details.
    
    
    A copy of the GPL is available at http://www.broadcom.com/licenses/GPLv2.php, or by
    writing to the Free Software Foundation, Inc., 59 Temple Place - Suite 330,
    Boston, MA 02111-1307, USA.
    
:>
*/


#ifndef _XRDP_XUMAC_RDP_AG_H_
#define _XRDP_XUMAC_RDP_AG_H_

#include "ru_types.h"

#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_ENA_FIELD_MASK 0x00000001
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_ENA_FIELD_WIDTH 1
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_ENA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_ENA_FIELD;
#endif
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_BKOFF_OK_FIELD_MASK 0x00000002
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_BKOFF_OK_FIELD_WIDTH 1
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_BKOFF_OK_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_IPG_HD_BKP_CNTL_HD_FC_BKOFF_OK_FIELD;
#endif
#define XUMAC_RDP_IPG_HD_BKP_CNTL_IPG_CONFIG_RX_FIELD_MASK 0x0000007C
#define XUMAC_RDP_IPG_HD_BKP_CNTL_IPG_CONFIG_RX_FIELD_WIDTH 5
#define XUMAC_RDP_IPG_HD_BKP_CNTL_IPG_CONFIG_RX_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_IPG_HD_BKP_CNTL_IPG_CONFIG_RX_FIELD;
#endif
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_RANDOM_JAM_FIELD_MASK 0x00000080
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_RANDOM_JAM_FIELD_WIDTH 1
#define XUMAC_RDP_IPG_HD_BKP_CNTL_HD_RANDOM_JAM_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_IPG_HD_BKP_CNTL_HD_RANDOM_JAM_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_IPG_HD_BKP_CNTL_REG;
#define XUMAC_RDP_IPG_HD_BKP_CNTL_REG_OFFSET 0x00000004

#define XUMAC_RDP_COMMAND_CONFIG_TX_ENA_FIELD_MASK 0x00000001
#define XUMAC_RDP_COMMAND_CONFIG_TX_ENA_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_TX_ENA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_TX_ENA_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_RX_ENA_FIELD_MASK 0x00000002
#define XUMAC_RDP_COMMAND_CONFIG_RX_ENA_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_RX_ENA_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_RX_ENA_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_FIELD_MASK 0x0000000C
#define XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_FIELD_WIDTH 2
#define XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_PROMIS_EN_FIELD_MASK 0x00000010
#define XUMAC_RDP_COMMAND_CONFIG_PROMIS_EN_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_PROMIS_EN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_PROMIS_EN_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_PAD_EN_FIELD_MASK 0x00000020
#define XUMAC_RDP_COMMAND_CONFIG_PAD_EN_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_PAD_EN_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_PAD_EN_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_CRC_FWD_FIELD_MASK 0x00000040
#define XUMAC_RDP_COMMAND_CONFIG_CRC_FWD_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_CRC_FWD_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_CRC_FWD_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_PAUSE_FWD_FIELD_MASK 0x00000080
#define XUMAC_RDP_COMMAND_CONFIG_PAUSE_FWD_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_PAUSE_FWD_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_PAUSE_FWD_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_PAUSE_IGNORE_FIELD_MASK 0x00000100
#define XUMAC_RDP_COMMAND_CONFIG_PAUSE_IGNORE_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_PAUSE_IGNORE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_PAUSE_IGNORE_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_TX_ADDR_INS_FIELD_MASK 0x00000200
#define XUMAC_RDP_COMMAND_CONFIG_TX_ADDR_INS_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_TX_ADDR_INS_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_TX_ADDR_INS_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_HD_ENA_FIELD_MASK 0x00000400
#define XUMAC_RDP_COMMAND_CONFIG_HD_ENA_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_HD_ENA_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_HD_ENA_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_RX_LOW_LATENCY_EN_FIELD_MASK 0x00000800
#define XUMAC_RDP_COMMAND_CONFIG_RX_LOW_LATENCY_EN_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_RX_LOW_LATENCY_EN_FIELD_SHIFT 11
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_RX_LOW_LATENCY_EN_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_OVERFLOW_EN_FIELD_MASK 0x00001000
#define XUMAC_RDP_COMMAND_CONFIG_OVERFLOW_EN_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_OVERFLOW_EN_FIELD_SHIFT 12
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_OVERFLOW_EN_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_SW_RESET_FIELD_MASK 0x00002000
#define XUMAC_RDP_COMMAND_CONFIG_SW_RESET_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_SW_RESET_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_SW_RESET_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_FCS_CORRUPT_URUN_EN_FIELD_MASK 0x00004000
#define XUMAC_RDP_COMMAND_CONFIG_FCS_CORRUPT_URUN_EN_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_FCS_CORRUPT_URUN_EN_FIELD_SHIFT 14
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_FCS_CORRUPT_URUN_EN_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_LOOP_ENA_FIELD_MASK 0x00008000
#define XUMAC_RDP_COMMAND_CONFIG_LOOP_ENA_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_LOOP_ENA_FIELD_SHIFT 15
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_LOOP_ENA_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_MAC_LOOP_CON_FIELD_MASK 0x00010000
#define XUMAC_RDP_COMMAND_CONFIG_MAC_LOOP_CON_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_MAC_LOOP_CON_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_MAC_LOOP_CON_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_TX_FIELD_MASK 0x00020000
#define XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_TX_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_TX_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_TX_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_RX_FIELD_MASK 0x00040000
#define XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_RX_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_RX_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_SW_OVERRIDE_RX_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_MODE_FIELD_MASK 0x00080000
#define XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_MODE_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_MODE_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_MODE_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_BYPASS_OOB_EFC_SYNCHRONIZER_FIELD_MASK 0x00100000
#define XUMAC_RDP_COMMAND_CONFIG_BYPASS_OOB_EFC_SYNCHRONIZER_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_BYPASS_OOB_EFC_SYNCHRONIZER_FIELD_SHIFT 20
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_BYPASS_OOB_EFC_SYNCHRONIZER_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_EN_INTERNAL_TX_CRS_FIELD_MASK 0x00200000
#define XUMAC_RDP_COMMAND_CONFIG_EN_INTERNAL_TX_CRS_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_EN_INTERNAL_TX_CRS_FIELD_SHIFT 21
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_EN_INTERNAL_TX_CRS_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_ENA_EXT_CONFIG_FIELD_MASK 0x00400000
#define XUMAC_RDP_COMMAND_CONFIG_ENA_EXT_CONFIG_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_ENA_EXT_CONFIG_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_ENA_EXT_CONFIG_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_CNTL_FRM_ENA_FIELD_MASK 0x00800000
#define XUMAC_RDP_COMMAND_CONFIG_CNTL_FRM_ENA_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_CNTL_FRM_ENA_FIELD_SHIFT 23
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_CNTL_FRM_ENA_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_NO_LGTH_CHECK_FIELD_MASK 0x01000000
#define XUMAC_RDP_COMMAND_CONFIG_NO_LGTH_CHECK_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_NO_LGTH_CHECK_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_NO_LGTH_CHECK_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_LINE_LOOPBACK_FIELD_MASK 0x02000000
#define XUMAC_RDP_COMMAND_CONFIG_LINE_LOOPBACK_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_LINE_LOOPBACK_FIELD_SHIFT 25
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_LINE_LOOPBACK_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_FD_TX_URUN_FIX_EN_FIELD_MASK 0x08000000
#define XUMAC_RDP_COMMAND_CONFIG_FD_TX_URUN_FIX_EN_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_FD_TX_URUN_FIX_EN_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_FD_TX_URUN_FIX_EN_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_IGNORE_TX_PAUSE_FIELD_MASK 0x10000000
#define XUMAC_RDP_COMMAND_CONFIG_IGNORE_TX_PAUSE_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_IGNORE_TX_PAUSE_FIELD_SHIFT 28
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_IGNORE_TX_PAUSE_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_DISAB_FIELD_MASK 0x20000000
#define XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_DISAB_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_DISAB_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_OOB_EFC_DISAB_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_RUNT_FILTER_DIS_FIELD_MASK 0x40000000
#define XUMAC_RDP_COMMAND_CONFIG_RUNT_FILTER_DIS_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_RUNT_FILTER_DIS_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_RUNT_FILTER_DIS_FIELD;
#endif
#define XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_BIT2_FIELD_MASK 0x80000000
#define XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_BIT2_FIELD_WIDTH 1
#define XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_BIT2_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_COMMAND_CONFIG_ETH_SPEED_BIT2_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_COMMAND_CONFIG_REG;
#define XUMAC_RDP_COMMAND_CONFIG_REG_OFFSET 0x00000008

#define XUMAC_RDP_MAC_0_MAC_ADDR0_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_MAC_0_MAC_ADDR0_FIELD_WIDTH 32
#define XUMAC_RDP_MAC_0_MAC_ADDR0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_0_MAC_ADDR0_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_0_REG;
#define XUMAC_RDP_MAC_0_REG_OFFSET 0x0000000C

#define XUMAC_RDP_MAC_1_MAC_ADDR1_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_MAC_1_MAC_ADDR1_FIELD_WIDTH 16
#define XUMAC_RDP_MAC_1_MAC_ADDR1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_1_MAC_ADDR1_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_1_REG;
#define XUMAC_RDP_MAC_1_REG_OFFSET 0x00000010

#define XUMAC_RDP_FRM_LENGTH_MAXFR_FIELD_MASK 0x00003FFF
#define XUMAC_RDP_FRM_LENGTH_MAXFR_FIELD_WIDTH 14
#define XUMAC_RDP_FRM_LENGTH_MAXFR_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_FRM_LENGTH_MAXFR_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_FRM_LENGTH_REG;
#define XUMAC_RDP_FRM_LENGTH_REG_OFFSET 0x00000014

#define XUMAC_RDP_PAUSE_QUANT_PAUSE_QUANT_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_PAUSE_QUANT_PAUSE_QUANT_FIELD_WIDTH 16
#define XUMAC_RDP_PAUSE_QUANT_PAUSE_QUANT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_PAUSE_QUANT_PAUSE_QUANT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_PAUSE_QUANT_REG;
#define XUMAC_RDP_PAUSE_QUANT_REG_OFFSET 0x00000018

#define XUMAC_RDP_TX_TS_SEQ_ID_TSTS_SEQ_ID_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_TX_TS_SEQ_ID_TSTS_SEQ_ID_FIELD_WIDTH 16
#define XUMAC_RDP_TX_TS_SEQ_ID_TSTS_SEQ_ID_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_TS_SEQ_ID_TSTS_SEQ_ID_FIELD;
#endif
#define XUMAC_RDP_TX_TS_SEQ_ID_TSTS_VALID_FIELD_MASK 0x00010000
#define XUMAC_RDP_TX_TS_SEQ_ID_TSTS_VALID_FIELD_WIDTH 1
#define XUMAC_RDP_TX_TS_SEQ_ID_TSTS_VALID_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_TS_SEQ_ID_TSTS_VALID_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TX_TS_SEQ_ID_REG;
#define XUMAC_RDP_TX_TS_SEQ_ID_REG_OFFSET 0x0000003C

#define XUMAC_RDP_SFD_OFFSET_SFD_OFFSET_FIELD_MASK 0x0000000F
#define XUMAC_RDP_SFD_OFFSET_SFD_OFFSET_FIELD_WIDTH 4
#define XUMAC_RDP_SFD_OFFSET_SFD_OFFSET_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_SFD_OFFSET_SFD_OFFSET_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_SFD_OFFSET_REG;
#define XUMAC_RDP_SFD_OFFSET_REG_OFFSET 0x00000040

#define XUMAC_RDP_MAC_MODE_MAC_SPEED_FIELD_MASK 0x00000003
#define XUMAC_RDP_MAC_MODE_MAC_SPEED_FIELD_WIDTH 2
#define XUMAC_RDP_MAC_MODE_MAC_SPEED_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_MODE_MAC_SPEED_FIELD;
#endif
#define XUMAC_RDP_MAC_MODE_MAC_DUPLEX_FIELD_MASK 0x00000004
#define XUMAC_RDP_MAC_MODE_MAC_DUPLEX_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_MODE_MAC_DUPLEX_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_MODE_MAC_DUPLEX_FIELD;
#endif
#define XUMAC_RDP_MAC_MODE_MAC_RX_PAUSE_FIELD_MASK 0x00000008
#define XUMAC_RDP_MAC_MODE_MAC_RX_PAUSE_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_MODE_MAC_RX_PAUSE_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_MODE_MAC_RX_PAUSE_FIELD;
#endif
#define XUMAC_RDP_MAC_MODE_MAC_TX_PAUSE_FIELD_MASK 0x00000010
#define XUMAC_RDP_MAC_MODE_MAC_TX_PAUSE_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_MODE_MAC_TX_PAUSE_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_MODE_MAC_TX_PAUSE_FIELD;
#endif
#define XUMAC_RDP_MAC_MODE_LINK_STATUS_FIELD_MASK 0x00000020
#define XUMAC_RDP_MAC_MODE_LINK_STATUS_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_MODE_LINK_STATUS_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_MODE_LINK_STATUS_FIELD;
#endif
#define XUMAC_RDP_MAC_MODE_MAC_SPEED_BIT2_FIELD_MASK 0x00000040
#define XUMAC_RDP_MAC_MODE_MAC_SPEED_BIT2_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_MODE_MAC_SPEED_BIT2_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_MODE_MAC_SPEED_BIT2_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_MODE_REG;
#define XUMAC_RDP_MAC_MODE_REG_OFFSET 0x00000044

#define XUMAC_RDP_TAG_0_FRM_TAG_0_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_TAG_0_FRM_TAG_0_FIELD_WIDTH 16
#define XUMAC_RDP_TAG_0_FRM_TAG_0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TAG_0_FRM_TAG_0_FIELD;
#endif
#define XUMAC_RDP_TAG_0_CONFIG_OUTER_TPID_ENABLE_FIELD_MASK 0x00010000
#define XUMAC_RDP_TAG_0_CONFIG_OUTER_TPID_ENABLE_FIELD_WIDTH 1
#define XUMAC_RDP_TAG_0_CONFIG_OUTER_TPID_ENABLE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TAG_0_CONFIG_OUTER_TPID_ENABLE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TAG_0_REG;
#define XUMAC_RDP_TAG_0_REG_OFFSET 0x00000048

#define XUMAC_RDP_TAG_1_FRM_TAG_1_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_TAG_1_FRM_TAG_1_FIELD_WIDTH 16
#define XUMAC_RDP_TAG_1_FRM_TAG_1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TAG_1_FRM_TAG_1_FIELD;
#endif
#define XUMAC_RDP_TAG_1_CONFIG_INNER_TPID_ENABLE_FIELD_MASK 0x00010000
#define XUMAC_RDP_TAG_1_CONFIG_INNER_TPID_ENABLE_FIELD_WIDTH 1
#define XUMAC_RDP_TAG_1_CONFIG_INNER_TPID_ENABLE_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TAG_1_CONFIG_INNER_TPID_ENABLE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TAG_1_REG;
#define XUMAC_RDP_TAG_1_REG_OFFSET 0x0000004C

#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_VALUE_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_VALUE_FIELD_WIDTH 16
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_VALUE_FIELD;
#endif
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_CONTROL_FIELD_MASK 0x00010000
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_CONTROL_FIELD_WIDTH 1
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_CONTROL_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_CONTROL_FIELD;
#endif
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_FIX_FIELD_MASK 0x00020000
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_FIX_FIELD_WIDTH 1
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_FIX_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_SCALE_FIX_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_REG;
#define XUMAC_RDP_RX_PAUSE_QUANTA_SCALE_REG_OFFSET 0x00000050

#define XUMAC_RDP_TX_PREAMBLE_TX_PREAMBLE_FIELD_MASK 0x00000007
#define XUMAC_RDP_TX_PREAMBLE_TX_PREAMBLE_FIELD_WIDTH 3
#define XUMAC_RDP_TX_PREAMBLE_TX_PREAMBLE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_PREAMBLE_TX_PREAMBLE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TX_PREAMBLE_REG;
#define XUMAC_RDP_TX_PREAMBLE_REG_OFFSET 0x00000054

#define XUMAC_RDP_TX_IPG_LENGTH_TX_IPG_LENGTH_FIELD_MASK 0x0000007F
#define XUMAC_RDP_TX_IPG_LENGTH_TX_IPG_LENGTH_FIELD_WIDTH 7
#define XUMAC_RDP_TX_IPG_LENGTH_TX_IPG_LENGTH_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_IPG_LENGTH_TX_IPG_LENGTH_FIELD;
#endif
#define XUMAC_RDP_TX_IPG_LENGTH_TX_MIN_PKT_SIZE_FIELD_MASK 0x00007F00
#define XUMAC_RDP_TX_IPG_LENGTH_TX_MIN_PKT_SIZE_FIELD_WIDTH 7
#define XUMAC_RDP_TX_IPG_LENGTH_TX_MIN_PKT_SIZE_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_IPG_LENGTH_TX_MIN_PKT_SIZE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TX_IPG_LENGTH_REG;
#define XUMAC_RDP_TX_IPG_LENGTH_REG_OFFSET 0x0000005C

#define XUMAC_RDP_PFC_XOFF_TIMER_PFC_XOFF_TIMER_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_PFC_XOFF_TIMER_PFC_XOFF_TIMER_FIELD_WIDTH 16
#define XUMAC_RDP_PFC_XOFF_TIMER_PFC_XOFF_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_PFC_XOFF_TIMER_PFC_XOFF_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_PFC_XOFF_TIMER_REG;
#define XUMAC_RDP_PFC_XOFF_TIMER_REG_OFFSET 0x00000060

#define XUMAC_RDP_UMAC_EEE_CTRL_EEE_EN_FIELD_MASK 0x00000008
#define XUMAC_RDP_UMAC_EEE_CTRL_EEE_EN_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_EEE_CTRL_EEE_EN_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_EEE_CTRL_EEE_EN_FIELD;
#endif
#define XUMAC_RDP_UMAC_EEE_CTRL_RX_FIFO_CHECK_FIELD_MASK 0x00000010
#define XUMAC_RDP_UMAC_EEE_CTRL_RX_FIFO_CHECK_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_EEE_CTRL_RX_FIFO_CHECK_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_EEE_CTRL_RX_FIFO_CHECK_FIELD;
#endif
#define XUMAC_RDP_UMAC_EEE_CTRL_EEE_TXCLK_DIS_FIELD_MASK 0x00000020
#define XUMAC_RDP_UMAC_EEE_CTRL_EEE_TXCLK_DIS_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_EEE_CTRL_EEE_TXCLK_DIS_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_EEE_CTRL_EEE_TXCLK_DIS_FIELD;
#endif
#define XUMAC_RDP_UMAC_EEE_CTRL_DIS_EEE_10M_FIELD_MASK 0x00000040
#define XUMAC_RDP_UMAC_EEE_CTRL_DIS_EEE_10M_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_EEE_CTRL_DIS_EEE_10M_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_EEE_CTRL_DIS_EEE_10M_FIELD;
#endif
#define XUMAC_RDP_UMAC_EEE_CTRL_LP_IDLE_PREDICTION_MODE_FIELD_MASK 0x00000080
#define XUMAC_RDP_UMAC_EEE_CTRL_LP_IDLE_PREDICTION_MODE_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_EEE_CTRL_LP_IDLE_PREDICTION_MODE_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_EEE_CTRL_LP_IDLE_PREDICTION_MODE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_UMAC_EEE_CTRL_REG;
#define XUMAC_RDP_UMAC_EEE_CTRL_REG_OFFSET 0x00000064

#define XUMAC_RDP_MII_EEE_DELAY_ENTRY_TIMER_MII_EEE_LPI_TIMER_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_MII_EEE_DELAY_ENTRY_TIMER_MII_EEE_LPI_TIMER_FIELD_WIDTH 32
#define XUMAC_RDP_MII_EEE_DELAY_ENTRY_TIMER_MII_EEE_LPI_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MII_EEE_DELAY_ENTRY_TIMER_MII_EEE_LPI_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MII_EEE_DELAY_ENTRY_TIMER_REG;
#define XUMAC_RDP_MII_EEE_DELAY_ENTRY_TIMER_REG_OFFSET 0x00000068

#define XUMAC_RDP_GMII_EEE_DELAY_ENTRY_TIMER_GMII_EEE_LPI_TIMER_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GMII_EEE_DELAY_ENTRY_TIMER_GMII_EEE_LPI_TIMER_FIELD_WIDTH 32
#define XUMAC_RDP_GMII_EEE_DELAY_ENTRY_TIMER_GMII_EEE_LPI_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_EEE_DELAY_ENTRY_TIMER_GMII_EEE_LPI_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_EEE_DELAY_ENTRY_TIMER_REG;
#define XUMAC_RDP_GMII_EEE_DELAY_ENTRY_TIMER_REG_OFFSET 0x0000006C

#define XUMAC_RDP_UMAC_EEE_REF_COUNT_EEE_REF_COUNT_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_UMAC_EEE_REF_COUNT_EEE_REF_COUNT_FIELD_WIDTH 16
#define XUMAC_RDP_UMAC_EEE_REF_COUNT_EEE_REF_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_EEE_REF_COUNT_EEE_REF_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_UMAC_EEE_REF_COUNT_REG;
#define XUMAC_RDP_UMAC_EEE_REF_COUNT_REG_OFFSET 0x00000070

#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_ADJUST_FIELD_MASK 0x000001FF
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_ADJUST_FIELD_WIDTH 9
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_ADJUST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_ADJUST_FIELD;
#endif
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_EN_1588_FIELD_MASK 0x00000200
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_EN_1588_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_EN_1588_FIELD_SHIFT 9
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_EN_1588_FIELD;
#endif
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_AUTO_ADJUST_FIELD_MASK 0x00000400
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_AUTO_ADJUST_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_AUTO_ADJUST_FIELD_SHIFT 10
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_AUTO_ADJUST_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_REG;
#define XUMAC_RDP_UMAC_TIMESTAMP_ADJUST_REG_OFFSET 0x00000074

#define XUMAC_RDP_UMAC_RX_PKT_DROP_STATUS_RX_IPG_INVAL_FIELD_MASK 0x00000001
#define XUMAC_RDP_UMAC_RX_PKT_DROP_STATUS_RX_IPG_INVAL_FIELD_WIDTH 1
#define XUMAC_RDP_UMAC_RX_PKT_DROP_STATUS_RX_IPG_INVAL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_RX_PKT_DROP_STATUS_RX_IPG_INVAL_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_UMAC_RX_PKT_DROP_STATUS_REG;
#define XUMAC_RDP_UMAC_RX_PKT_DROP_STATUS_REG_OFFSET 0x00000078

#define XUMAC_RDP_UMAC_SYMMETRIC_IDLE_THRESHOLD_THRESHOLD_VALUE_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_UMAC_SYMMETRIC_IDLE_THRESHOLD_THRESHOLD_VALUE_FIELD_WIDTH 16
#define XUMAC_RDP_UMAC_SYMMETRIC_IDLE_THRESHOLD_THRESHOLD_VALUE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_SYMMETRIC_IDLE_THRESHOLD_THRESHOLD_VALUE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_UMAC_SYMMETRIC_IDLE_THRESHOLD_REG;
#define XUMAC_RDP_UMAC_SYMMETRIC_IDLE_THRESHOLD_REG_OFFSET 0x0000007C

#define XUMAC_RDP_MII_EEE_WAKE_TIMER_MII_EEE_WAKE_TIMER_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_MII_EEE_WAKE_TIMER_MII_EEE_WAKE_TIMER_FIELD_WIDTH 16
#define XUMAC_RDP_MII_EEE_WAKE_TIMER_MII_EEE_WAKE_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MII_EEE_WAKE_TIMER_MII_EEE_WAKE_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MII_EEE_WAKE_TIMER_REG;
#define XUMAC_RDP_MII_EEE_WAKE_TIMER_REG_OFFSET 0x00000080

#define XUMAC_RDP_GMII_EEE_WAKE_TIMER_GMII_EEE_WAKE_TIMER_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_GMII_EEE_WAKE_TIMER_GMII_EEE_WAKE_TIMER_FIELD_WIDTH 16
#define XUMAC_RDP_GMII_EEE_WAKE_TIMER_GMII_EEE_WAKE_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_EEE_WAKE_TIMER_GMII_EEE_WAKE_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_EEE_WAKE_TIMER_REG;
#define XUMAC_RDP_GMII_EEE_WAKE_TIMER_REG_OFFSET 0x00000084

#define XUMAC_RDP_UMAC_REV_ID_PATCH_FIELD_MASK 0x000000FF
#define XUMAC_RDP_UMAC_REV_ID_PATCH_FIELD_WIDTH 8
#define XUMAC_RDP_UMAC_REV_ID_PATCH_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_REV_ID_PATCH_FIELD;
#endif
#define XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MINOR_FIELD_MASK 0x0000FF00
#define XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MINOR_FIELD_WIDTH 8
#define XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MINOR_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MINOR_FIELD;
#endif
#define XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MAJOR_FIELD_MASK 0x00FF0000
#define XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MAJOR_FIELD_WIDTH 8
#define XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MAJOR_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_REV_ID_REVISION_ID_MAJOR_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_UMAC_REV_ID_REG;
#define XUMAC_RDP_UMAC_REV_ID_REG_OFFSET 0x00000088

#define XUMAC_RDP_GMII_2P5G_EEE_DELAY_ENTRY_TIMER_GMII_2P5G_EEE_LPI_TIMER_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GMII_2P5G_EEE_DELAY_ENTRY_TIMER_GMII_2P5G_EEE_LPI_TIMER_FIELD_WIDTH 32
#define XUMAC_RDP_GMII_2P5G_EEE_DELAY_ENTRY_TIMER_GMII_2P5G_EEE_LPI_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_2P5G_EEE_DELAY_ENTRY_TIMER_GMII_2P5G_EEE_LPI_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_2P5G_EEE_DELAY_ENTRY_TIMER_REG;
#define XUMAC_RDP_GMII_2P5G_EEE_DELAY_ENTRY_TIMER_REG_OFFSET 0x0000008C

#define XUMAC_RDP_GMII_5G_EEE_DELAY_ENTRY_TIMER_GMII_5G_EEE_LPI_TIMER_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GMII_5G_EEE_DELAY_ENTRY_TIMER_GMII_5G_EEE_LPI_TIMER_FIELD_WIDTH 32
#define XUMAC_RDP_GMII_5G_EEE_DELAY_ENTRY_TIMER_GMII_5G_EEE_LPI_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_5G_EEE_DELAY_ENTRY_TIMER_GMII_5G_EEE_LPI_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_5G_EEE_DELAY_ENTRY_TIMER_REG;
#define XUMAC_RDP_GMII_5G_EEE_DELAY_ENTRY_TIMER_REG_OFFSET 0x00000090

#define XUMAC_RDP_GMII_10G_EEE_DELAY_ENTRY_TIMER_GMII_10G_EEE_LPI_TIMER_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GMII_10G_EEE_DELAY_ENTRY_TIMER_GMII_10G_EEE_LPI_TIMER_FIELD_WIDTH 32
#define XUMAC_RDP_GMII_10G_EEE_DELAY_ENTRY_TIMER_GMII_10G_EEE_LPI_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_10G_EEE_DELAY_ENTRY_TIMER_GMII_10G_EEE_LPI_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_10G_EEE_DELAY_ENTRY_TIMER_REG;
#define XUMAC_RDP_GMII_10G_EEE_DELAY_ENTRY_TIMER_REG_OFFSET 0x00000094

#define XUMAC_RDP_GMII_2P5G_EEE_WAKE_TIMER_GMII_2P5G_EEE_WAKE_TIMER_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_GMII_2P5G_EEE_WAKE_TIMER_GMII_2P5G_EEE_WAKE_TIMER_FIELD_WIDTH 16
#define XUMAC_RDP_GMII_2P5G_EEE_WAKE_TIMER_GMII_2P5G_EEE_WAKE_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_2P5G_EEE_WAKE_TIMER_GMII_2P5G_EEE_WAKE_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_2P5G_EEE_WAKE_TIMER_REG;
#define XUMAC_RDP_GMII_2P5G_EEE_WAKE_TIMER_REG_OFFSET 0x00000098

#define XUMAC_RDP_GMII_5G_EEE_WAKE_TIMER_GMII_5G_EEE_WAKE_TIMER_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_GMII_5G_EEE_WAKE_TIMER_GMII_5G_EEE_WAKE_TIMER_FIELD_WIDTH 16
#define XUMAC_RDP_GMII_5G_EEE_WAKE_TIMER_GMII_5G_EEE_WAKE_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_5G_EEE_WAKE_TIMER_GMII_5G_EEE_WAKE_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_5G_EEE_WAKE_TIMER_REG;
#define XUMAC_RDP_GMII_5G_EEE_WAKE_TIMER_REG_OFFSET 0x0000009C

#define XUMAC_RDP_GMII_10G_EEE_WAKE_TIMER_GMII_10G_EEE_WAKE_TIMER_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_GMII_10G_EEE_WAKE_TIMER_GMII_10G_EEE_WAKE_TIMER_FIELD_WIDTH 16
#define XUMAC_RDP_GMII_10G_EEE_WAKE_TIMER_GMII_10G_EEE_WAKE_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_10G_EEE_WAKE_TIMER_GMII_10G_EEE_WAKE_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_10G_EEE_WAKE_TIMER_REG;
#define XUMAC_RDP_GMII_10G_EEE_WAKE_TIMER_REG_OFFSET 0x000000A0

#define XUMAC_RDP_ACTIVE_EEE_DELAY_ENTRY_TIMER_ACTIVE_EEE_LPI_TIMER_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_ACTIVE_EEE_DELAY_ENTRY_TIMER_ACTIVE_EEE_LPI_TIMER_FIELD_WIDTH 32
#define XUMAC_RDP_ACTIVE_EEE_DELAY_ENTRY_TIMER_ACTIVE_EEE_LPI_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_ACTIVE_EEE_DELAY_ENTRY_TIMER_ACTIVE_EEE_LPI_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_ACTIVE_EEE_DELAY_ENTRY_TIMER_REG;
#define XUMAC_RDP_ACTIVE_EEE_DELAY_ENTRY_TIMER_REG_OFFSET 0x000000A4

#define XUMAC_RDP_ACTIVE_EEE_WAKE_TIMER_ACTIVE_EEE_WAKE_TIME_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_ACTIVE_EEE_WAKE_TIMER_ACTIVE_EEE_WAKE_TIME_FIELD_WIDTH 16
#define XUMAC_RDP_ACTIVE_EEE_WAKE_TIMER_ACTIVE_EEE_WAKE_TIME_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_ACTIVE_EEE_WAKE_TIMER_ACTIVE_EEE_WAKE_TIME_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_ACTIVE_EEE_WAKE_TIMER_REG;
#define XUMAC_RDP_ACTIVE_EEE_WAKE_TIMER_REG_OFFSET 0x000000A8

#define XUMAC_RDP_MAC_PFC_TYPE_PFC_ETH_TYPE_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_MAC_PFC_TYPE_PFC_ETH_TYPE_FIELD_WIDTH 16
#define XUMAC_RDP_MAC_PFC_TYPE_PFC_ETH_TYPE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_TYPE_PFC_ETH_TYPE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_PFC_TYPE_REG;
#define XUMAC_RDP_MAC_PFC_TYPE_REG_OFFSET 0x00000300

#define XUMAC_RDP_MAC_PFC_OPCODE_PFC_OPCODE_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_MAC_PFC_OPCODE_PFC_OPCODE_FIELD_WIDTH 16
#define XUMAC_RDP_MAC_PFC_OPCODE_PFC_OPCODE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_OPCODE_PFC_OPCODE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_PFC_OPCODE_REG;
#define XUMAC_RDP_MAC_PFC_OPCODE_REG_OFFSET 0x00000304

#define XUMAC_RDP_MAC_PFC_DA_0_PFC_MACDA_0_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_MAC_PFC_DA_0_PFC_MACDA_0_FIELD_WIDTH 32
#define XUMAC_RDP_MAC_PFC_DA_0_PFC_MACDA_0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_DA_0_PFC_MACDA_0_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_PFC_DA_0_REG;
#define XUMAC_RDP_MAC_PFC_DA_0_REG_OFFSET 0x00000308

#define XUMAC_RDP_MAC_PFC_DA_1_PFC_MACDA_1_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_MAC_PFC_DA_1_PFC_MACDA_1_FIELD_WIDTH 16
#define XUMAC_RDP_MAC_PFC_DA_1_PFC_MACDA_1_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_DA_1_PFC_MACDA_1_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_PFC_DA_1_REG;
#define XUMAC_RDP_MAC_PFC_DA_1_REG_OFFSET 0x0000030C

#define XUMAC_RDP_MACSEC_PROG_TX_CRC_MACSEC_PROG_TX_CRC_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_MACSEC_PROG_TX_CRC_MACSEC_PROG_TX_CRC_FIELD_WIDTH 32
#define XUMAC_RDP_MACSEC_PROG_TX_CRC_MACSEC_PROG_TX_CRC_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MACSEC_PROG_TX_CRC_MACSEC_PROG_TX_CRC_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MACSEC_PROG_TX_CRC_REG;
#define XUMAC_RDP_MACSEC_PROG_TX_CRC_REG_OFFSET 0x00000310

#define XUMAC_RDP_MACSEC_CNTRL_TX_LAUNCH_EN_FIELD_MASK 0x00000001
#define XUMAC_RDP_MACSEC_CNTRL_TX_LAUNCH_EN_FIELD_WIDTH 1
#define XUMAC_RDP_MACSEC_CNTRL_TX_LAUNCH_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MACSEC_CNTRL_TX_LAUNCH_EN_FIELD;
#endif
#define XUMAC_RDP_MACSEC_CNTRL_TX_CRC_CORUPT_EN_FIELD_MASK 0x00000002
#define XUMAC_RDP_MACSEC_CNTRL_TX_CRC_CORUPT_EN_FIELD_WIDTH 1
#define XUMAC_RDP_MACSEC_CNTRL_TX_CRC_CORUPT_EN_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MACSEC_CNTRL_TX_CRC_CORUPT_EN_FIELD;
#endif
#define XUMAC_RDP_MACSEC_CNTRL_TX_CRC_PROGRAM_FIELD_MASK 0x00000004
#define XUMAC_RDP_MACSEC_CNTRL_TX_CRC_PROGRAM_FIELD_WIDTH 1
#define XUMAC_RDP_MACSEC_CNTRL_TX_CRC_PROGRAM_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MACSEC_CNTRL_TX_CRC_PROGRAM_FIELD;
#endif
#define XUMAC_RDP_MACSEC_CNTRL_DIS_PAUSE_DATA_VAR_IPG_FIELD_MASK 0x00000008
#define XUMAC_RDP_MACSEC_CNTRL_DIS_PAUSE_DATA_VAR_IPG_FIELD_WIDTH 1
#define XUMAC_RDP_MACSEC_CNTRL_DIS_PAUSE_DATA_VAR_IPG_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MACSEC_CNTRL_DIS_PAUSE_DATA_VAR_IPG_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MACSEC_CNTRL_REG;
#define XUMAC_RDP_MACSEC_CNTRL_REG_OFFSET 0x00000314

#define XUMAC_RDP_TS_STATUS_TX_TS_FIFO_FULL_FIELD_MASK 0x00000001
#define XUMAC_RDP_TS_STATUS_TX_TS_FIFO_FULL_FIELD_WIDTH 1
#define XUMAC_RDP_TS_STATUS_TX_TS_FIFO_FULL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TS_STATUS_TX_TS_FIFO_FULL_FIELD;
#endif
#define XUMAC_RDP_TS_STATUS_TX_TS_FIFO_EMPTY_FIELD_MASK 0x00000002
#define XUMAC_RDP_TS_STATUS_TX_TS_FIFO_EMPTY_FIELD_WIDTH 1
#define XUMAC_RDP_TS_STATUS_TX_TS_FIFO_EMPTY_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TS_STATUS_TX_TS_FIFO_EMPTY_FIELD;
#endif
#define XUMAC_RDP_TS_STATUS_WORD_AVAIL_FIELD_MASK 0x0000001C
#define XUMAC_RDP_TS_STATUS_WORD_AVAIL_FIELD_WIDTH 3
#define XUMAC_RDP_TS_STATUS_WORD_AVAIL_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TS_STATUS_WORD_AVAIL_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TS_STATUS_REG;
#define XUMAC_RDP_TS_STATUS_REG_OFFSET 0x00000318

#define XUMAC_RDP_TX_TS_DATA_TX_TS_DATA_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TX_TS_DATA_TX_TS_DATA_FIELD_WIDTH 32
#define XUMAC_RDP_TX_TS_DATA_TX_TS_DATA_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_TS_DATA_TX_TS_DATA_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TX_TS_DATA_REG;
#define XUMAC_RDP_TX_TS_DATA_REG_OFFSET 0x0000031C

#define XUMAC_RDP_PAUSE_REFRESH_CTRL_REFRESH_TIMER_FIELD_MASK 0x0001FFFF
#define XUMAC_RDP_PAUSE_REFRESH_CTRL_REFRESH_TIMER_FIELD_WIDTH 17
#define XUMAC_RDP_PAUSE_REFRESH_CTRL_REFRESH_TIMER_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_PAUSE_REFRESH_CTRL_REFRESH_TIMER_FIELD;
#endif
#define XUMAC_RDP_PAUSE_REFRESH_CTRL_ENABLE_FIELD_MASK 0x00020000
#define XUMAC_RDP_PAUSE_REFRESH_CTRL_ENABLE_FIELD_WIDTH 1
#define XUMAC_RDP_PAUSE_REFRESH_CTRL_ENABLE_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_PAUSE_REFRESH_CTRL_ENABLE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_PAUSE_REFRESH_CTRL_REG;
#define XUMAC_RDP_PAUSE_REFRESH_CTRL_REG_OFFSET 0x00000330

#define XUMAC_RDP_FLUSH_CONTROL_FLUSH_FIELD_MASK 0x00000001
#define XUMAC_RDP_FLUSH_CONTROL_FLUSH_FIELD_WIDTH 1
#define XUMAC_RDP_FLUSH_CONTROL_FLUSH_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_FLUSH_CONTROL_FLUSH_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_FLUSH_CONTROL_REG;
#define XUMAC_RDP_FLUSH_CONTROL_REG_OFFSET 0x00000334

#define XUMAC_RDP_RXFIFO_STAT_RXFIFO_UNDERRUN_FIELD_MASK 0x00000001
#define XUMAC_RDP_RXFIFO_STAT_RXFIFO_UNDERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_RXFIFO_STAT_RXFIFO_UNDERRUN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RXFIFO_STAT_RXFIFO_UNDERRUN_FIELD;
#endif
#define XUMAC_RDP_RXFIFO_STAT_RXFIFO_OVERRUN_FIELD_MASK 0x00000002
#define XUMAC_RDP_RXFIFO_STAT_RXFIFO_OVERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_RXFIFO_STAT_RXFIFO_OVERRUN_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RXFIFO_STAT_RXFIFO_OVERRUN_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RXFIFO_STAT_REG;
#define XUMAC_RDP_RXFIFO_STAT_REG_OFFSET 0x00000338

#define XUMAC_RDP_TXFIFO_STAT_TXFIFO_UNDERRUN_FIELD_MASK 0x00000001
#define XUMAC_RDP_TXFIFO_STAT_TXFIFO_UNDERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_TXFIFO_STAT_TXFIFO_UNDERRUN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TXFIFO_STAT_TXFIFO_UNDERRUN_FIELD;
#endif
#define XUMAC_RDP_TXFIFO_STAT_TXFIFO_OVERRUN_FIELD_MASK 0x00000002
#define XUMAC_RDP_TXFIFO_STAT_TXFIFO_OVERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_TXFIFO_STAT_TXFIFO_OVERRUN_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TXFIFO_STAT_TXFIFO_OVERRUN_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TXFIFO_STAT_REG;
#define XUMAC_RDP_TXFIFO_STAT_REG_OFFSET 0x0000033C

#define XUMAC_RDP_MAC_PFC_CTRL_PFC_TX_ENBL_FIELD_MASK 0x00000001
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_TX_ENBL_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_TX_ENBL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_CTRL_PFC_TX_ENBL_FIELD;
#endif
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_RX_ENBL_FIELD_MASK 0x00000002
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_RX_ENBL_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_RX_ENBL_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_CTRL_PFC_RX_ENBL_FIELD;
#endif
#define XUMAC_RDP_MAC_PFC_CTRL_FORCE_PFC_XON_FIELD_MASK 0x00000004
#define XUMAC_RDP_MAC_PFC_CTRL_FORCE_PFC_XON_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_PFC_CTRL_FORCE_PFC_XON_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_CTRL_FORCE_PFC_XON_FIELD;
#endif
#define XUMAC_RDP_MAC_PFC_CTRL_RX_PASS_PFC_FRM_FIELD_MASK 0x00000010
#define XUMAC_RDP_MAC_PFC_CTRL_RX_PASS_PFC_FRM_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_PFC_CTRL_RX_PASS_PFC_FRM_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_CTRL_RX_PASS_PFC_FRM_FIELD;
#endif
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_STATS_EN_FIELD_MASK 0x00000020
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_STATS_EN_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_PFC_CTRL_PFC_STATS_EN_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_CTRL_PFC_STATS_EN_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_PFC_CTRL_REG;
#define XUMAC_RDP_MAC_PFC_CTRL_REG_OFFSET 0x00000340

#define XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_EN_FIELD_MASK 0x00000001
#define XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_EN_FIELD_WIDTH 1
#define XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_EN_FIELD;
#endif
#define XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_TIMER_FIELD_MASK 0xFFFF0000
#define XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_TIMER_FIELD_WIDTH 16
#define XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_TIMER_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MAC_PFC_REFRESH_CTRL_PFC_REFRESH_TIMER_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MAC_PFC_REFRESH_CTRL_REG;
#define XUMAC_RDP_MAC_PFC_REFRESH_CTRL_REG_OFFSET 0x00000344

#define XUMAC_RDP_GR64_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR64_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR64_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR64_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR64_REG;
#define XUMAC_RDP_GR64_REG_OFFSET 0x00000400

#define XUMAC_RDP_GR64_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR64_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR64_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR64_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR64_UPPER_REG;
#define XUMAC_RDP_GR64_UPPER_REG_OFFSET 0x00000404

#define XUMAC_RDP_GR127_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR127_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR127_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR127_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR127_REG;
#define XUMAC_RDP_GR127_REG_OFFSET 0x00000408

#define XUMAC_RDP_GR127_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR127_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR127_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR127_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR127_UPPER_REG;
#define XUMAC_RDP_GR127_UPPER_REG_OFFSET 0x0000040C

#define XUMAC_RDP_GR255_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR255_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR255_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR255_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR255_REG;
#define XUMAC_RDP_GR255_REG_OFFSET 0x00000410

#define XUMAC_RDP_GR255_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR255_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR255_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR255_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR255_UPPER_REG;
#define XUMAC_RDP_GR255_UPPER_REG_OFFSET 0x00000414

#define XUMAC_RDP_GR511_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR511_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR511_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR511_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR511_REG;
#define XUMAC_RDP_GR511_REG_OFFSET 0x00000418

#define XUMAC_RDP_GR511_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR511_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR511_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR511_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR511_UPPER_REG;
#define XUMAC_RDP_GR511_UPPER_REG_OFFSET 0x0000041C

#define XUMAC_RDP_GR1023_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR1023_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR1023_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR1023_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR1023_REG;
#define XUMAC_RDP_GR1023_REG_OFFSET 0x00000420

#define XUMAC_RDP_GR1023_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR1023_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR1023_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR1023_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR1023_UPPER_REG;
#define XUMAC_RDP_GR1023_UPPER_REG_OFFSET 0x00000424

#define XUMAC_RDP_GR1518_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR1518_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR1518_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR1518_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR1518_REG;
#define XUMAC_RDP_GR1518_REG_OFFSET 0x00000428

#define XUMAC_RDP_GR1518_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR1518_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR1518_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR1518_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR1518_UPPER_REG;
#define XUMAC_RDP_GR1518_UPPER_REG_OFFSET 0x0000042C

#define XUMAC_RDP_GRMGV_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRMGV_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRMGV_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRMGV_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRMGV_REG;
#define XUMAC_RDP_GRMGV_REG_OFFSET 0x00000430

#define XUMAC_RDP_GRMGV_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRMGV_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRMGV_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRMGV_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRMGV_UPPER_REG;
#define XUMAC_RDP_GRMGV_UPPER_REG_OFFSET 0x00000434

#define XUMAC_RDP_GR2047_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR2047_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR2047_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR2047_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR2047_REG;
#define XUMAC_RDP_GR2047_REG_OFFSET 0x00000438

#define XUMAC_RDP_GR2047_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR2047_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR2047_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR2047_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR2047_UPPER_REG;
#define XUMAC_RDP_GR2047_UPPER_REG_OFFSET 0x0000043C

#define XUMAC_RDP_GR4095_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR4095_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR4095_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR4095_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR4095_REG;
#define XUMAC_RDP_GR4095_REG_OFFSET 0x00000440

#define XUMAC_RDP_GR4095_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR4095_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR4095_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR4095_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR4095_UPPER_REG;
#define XUMAC_RDP_GR4095_UPPER_REG_OFFSET 0x00000444

#define XUMAC_RDP_GR9216_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GR9216_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GR9216_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR9216_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR9216_REG;
#define XUMAC_RDP_GR9216_REG_OFFSET 0x00000448

#define XUMAC_RDP_GR9216_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GR9216_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GR9216_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GR9216_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GR9216_UPPER_REG;
#define XUMAC_RDP_GR9216_UPPER_REG_OFFSET 0x0000044C

#define XUMAC_RDP_GRPKT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRPKT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRPKT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRPKT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRPKT_REG;
#define XUMAC_RDP_GRPKT_REG_OFFSET 0x00000450

#define XUMAC_RDP_GRPKT_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRPKT_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRPKT_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRPKT_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRPKT_UPPER_REG;
#define XUMAC_RDP_GRPKT_UPPER_REG_OFFSET 0x00000454

#define XUMAC_RDP_GRBYT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRBYT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRBYT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRBYT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRBYT_REG;
#define XUMAC_RDP_GRBYT_REG_OFFSET 0x00000458

#define XUMAC_RDP_GRBYT_UPPER_COUNT_U16_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_GRBYT_UPPER_COUNT_U16_FIELD_WIDTH 16
#define XUMAC_RDP_GRBYT_UPPER_COUNT_U16_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRBYT_UPPER_COUNT_U16_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRBYT_UPPER_REG;
#define XUMAC_RDP_GRBYT_UPPER_REG_OFFSET 0x0000045C

#define XUMAC_RDP_GRMCA_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRMCA_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRMCA_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRMCA_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRMCA_REG;
#define XUMAC_RDP_GRMCA_REG_OFFSET 0x00000460

#define XUMAC_RDP_GRMCA_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRMCA_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRMCA_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRMCA_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRMCA_UPPER_REG;
#define XUMAC_RDP_GRMCA_UPPER_REG_OFFSET 0x00000464

#define XUMAC_RDP_GRBCA_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRBCA_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRBCA_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRBCA_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRBCA_REG;
#define XUMAC_RDP_GRBCA_REG_OFFSET 0x00000468

#define XUMAC_RDP_GRBCA_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRBCA_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRBCA_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRBCA_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRBCA_UPPER_REG;
#define XUMAC_RDP_GRBCA_UPPER_REG_OFFSET 0x0000046C

#define XUMAC_RDP_GRFCS_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRFCS_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRFCS_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRFCS_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRFCS_REG;
#define XUMAC_RDP_GRFCS_REG_OFFSET 0x00000470

#define XUMAC_RDP_GRFCS_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRFCS_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRFCS_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRFCS_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRFCS_UPPER_REG;
#define XUMAC_RDP_GRFCS_UPPER_REG_OFFSET 0x00000474

#define XUMAC_RDP_GRXCF_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRXCF_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRXCF_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRXCF_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRXCF_REG;
#define XUMAC_RDP_GRXCF_REG_OFFSET 0x00000478

#define XUMAC_RDP_GRXCF_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRXCF_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRXCF_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRXCF_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRXCF_UPPER_REG;
#define XUMAC_RDP_GRXCF_UPPER_REG_OFFSET 0x0000047C

#define XUMAC_RDP_GRXPF_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRXPF_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRXPF_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRXPF_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRXPF_REG;
#define XUMAC_RDP_GRXPF_REG_OFFSET 0x00000480

#define XUMAC_RDP_GRXPF_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRXPF_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRXPF_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRXPF_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRXPF_UPPER_REG;
#define XUMAC_RDP_GRXPF_UPPER_REG_OFFSET 0x00000484

#define XUMAC_RDP_GRXUO_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRXUO_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRXUO_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRXUO_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRXUO_REG;
#define XUMAC_RDP_GRXUO_REG_OFFSET 0x00000488

#define XUMAC_RDP_GRXUO_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRXUO_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRXUO_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRXUO_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRXUO_UPPER_REG;
#define XUMAC_RDP_GRXUO_UPPER_REG_OFFSET 0x0000048C

#define XUMAC_RDP_GRALN_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRALN_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRALN_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRALN_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRALN_REG;
#define XUMAC_RDP_GRALN_REG_OFFSET 0x00000490

#define XUMAC_RDP_GRALN_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRALN_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRALN_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRALN_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRALN_UPPER_REG;
#define XUMAC_RDP_GRALN_UPPER_REG_OFFSET 0x00000494

#define XUMAC_RDP_GRFLR_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRFLR_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRFLR_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRFLR_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRFLR_REG;
#define XUMAC_RDP_GRFLR_REG_OFFSET 0x00000498

#define XUMAC_RDP_GRFLR_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRFLR_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRFLR_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRFLR_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRFLR_UPPER_REG;
#define XUMAC_RDP_GRFLR_UPPER_REG_OFFSET 0x0000049C

#define XUMAC_RDP_GRCDE_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRCDE_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRCDE_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRCDE_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRCDE_REG;
#define XUMAC_RDP_GRCDE_REG_OFFSET 0x000004A0

#define XUMAC_RDP_GRCDE_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRCDE_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRCDE_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRCDE_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRCDE_UPPER_REG;
#define XUMAC_RDP_GRCDE_UPPER_REG_OFFSET 0x000004A4

#define XUMAC_RDP_GRFCR_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRFCR_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRFCR_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRFCR_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRFCR_REG;
#define XUMAC_RDP_GRFCR_REG_OFFSET 0x000004A8

#define XUMAC_RDP_GRFCR_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRFCR_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRFCR_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRFCR_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRFCR_UPPER_REG;
#define XUMAC_RDP_GRFCR_UPPER_REG_OFFSET 0x000004AC

#define XUMAC_RDP_GROVR_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GROVR_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GROVR_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GROVR_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GROVR_REG;
#define XUMAC_RDP_GROVR_REG_OFFSET 0x000004B0

#define XUMAC_RDP_GROVR_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GROVR_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GROVR_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GROVR_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GROVR_UPPER_REG;
#define XUMAC_RDP_GROVR_UPPER_REG_OFFSET 0x000004B4

#define XUMAC_RDP_GRJBR_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRJBR_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRJBR_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRJBR_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRJBR_REG;
#define XUMAC_RDP_GRJBR_REG_OFFSET 0x000004B8

#define XUMAC_RDP_GRJBR_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRJBR_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRJBR_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRJBR_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRJBR_UPPER_REG;
#define XUMAC_RDP_GRJBR_UPPER_REG_OFFSET 0x000004BC

#define XUMAC_RDP_GRMTUE_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRMTUE_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRMTUE_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRMTUE_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRMTUE_REG;
#define XUMAC_RDP_GRMTUE_REG_OFFSET 0x000004C0

#define XUMAC_RDP_GRMTUE_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRMTUE_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRMTUE_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRMTUE_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRMTUE_UPPER_REG;
#define XUMAC_RDP_GRMTUE_UPPER_REG_OFFSET 0x000004C4

#define XUMAC_RDP_GRPOK_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRPOK_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRPOK_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRPOK_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRPOK_REG;
#define XUMAC_RDP_GRPOK_REG_OFFSET 0x000004C8

#define XUMAC_RDP_GRPOK_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRPOK_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRPOK_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRPOK_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRPOK_UPPER_REG;
#define XUMAC_RDP_GRPOK_UPPER_REG_OFFSET 0x000004CC

#define XUMAC_RDP_GRUC_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRUC_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRUC_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRUC_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRUC_REG;
#define XUMAC_RDP_GRUC_REG_OFFSET 0x000004D0

#define XUMAC_RDP_GRUC_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRUC_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRUC_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRUC_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRUC_UPPER_REG;
#define XUMAC_RDP_GRUC_UPPER_REG_OFFSET 0x000004D4

#define XUMAC_RDP_GRPPP_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRPPP_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRPPP_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRPPP_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRPPP_REG;
#define XUMAC_RDP_GRPPP_REG_OFFSET 0x000004D8

#define XUMAC_RDP_GRPPP_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRPPP_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRPPP_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRPPP_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRPPP_UPPER_REG;
#define XUMAC_RDP_GRPPP_UPPER_REG_OFFSET 0x000004DC

#define XUMAC_RDP_GRCRC_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GRCRC_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GRCRC_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRCRC_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRCRC_REG;
#define XUMAC_RDP_GRCRC_REG_OFFSET 0x000004E0

#define XUMAC_RDP_GRCRC_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GRCRC_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GRCRC_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GRCRC_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GRCRC_UPPER_REG;
#define XUMAC_RDP_GRCRC_UPPER_REG_OFFSET 0x000004E4

#define XUMAC_RDP_TR64_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR64_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR64_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR64_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR64_REG;
#define XUMAC_RDP_TR64_REG_OFFSET 0x00000500

#define XUMAC_RDP_TR64_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR64_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR64_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR64_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR64_UPPER_REG;
#define XUMAC_RDP_TR64_UPPER_REG_OFFSET 0x00000504

#define XUMAC_RDP_TR127_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR127_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR127_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR127_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR127_REG;
#define XUMAC_RDP_TR127_REG_OFFSET 0x00000508

#define XUMAC_RDP_TR127_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR127_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR127_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR127_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR127_UPPER_REG;
#define XUMAC_RDP_TR127_UPPER_REG_OFFSET 0x0000050C

#define XUMAC_RDP_TR255_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR255_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR255_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR255_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR255_REG;
#define XUMAC_RDP_TR255_REG_OFFSET 0x00000510

#define XUMAC_RDP_TR255_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR255_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR255_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR255_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR255_UPPER_REG;
#define XUMAC_RDP_TR255_UPPER_REG_OFFSET 0x00000514

#define XUMAC_RDP_TR511_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR511_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR511_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR511_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR511_REG;
#define XUMAC_RDP_TR511_REG_OFFSET 0x00000518

#define XUMAC_RDP_TR511_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR511_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR511_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR511_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR511_UPPER_REG;
#define XUMAC_RDP_TR511_UPPER_REG_OFFSET 0x0000051C

#define XUMAC_RDP_TR1023_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR1023_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR1023_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR1023_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR1023_REG;
#define XUMAC_RDP_TR1023_REG_OFFSET 0x00000520

#define XUMAC_RDP_TR1023_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR1023_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR1023_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR1023_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR1023_UPPER_REG;
#define XUMAC_RDP_TR1023_UPPER_REG_OFFSET 0x00000524

#define XUMAC_RDP_TR1518_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR1518_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR1518_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR1518_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR1518_REG;
#define XUMAC_RDP_TR1518_REG_OFFSET 0x00000528

#define XUMAC_RDP_TR1518_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR1518_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR1518_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR1518_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR1518_UPPER_REG;
#define XUMAC_RDP_TR1518_UPPER_REG_OFFSET 0x0000052C

#define XUMAC_RDP_TRMGV_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TRMGV_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TRMGV_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TRMGV_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TRMGV_REG;
#define XUMAC_RDP_TRMGV_REG_OFFSET 0x00000530

#define XUMAC_RDP_TRMGV_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TRMGV_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TRMGV_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TRMGV_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TRMGV_UPPER_REG;
#define XUMAC_RDP_TRMGV_UPPER_REG_OFFSET 0x00000534

#define XUMAC_RDP_TR2047_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR2047_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR2047_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR2047_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR2047_REG;
#define XUMAC_RDP_TR2047_REG_OFFSET 0x00000538

#define XUMAC_RDP_TR2047_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR2047_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR2047_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR2047_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR2047_UPPER_REG;
#define XUMAC_RDP_TR2047_UPPER_REG_OFFSET 0x0000053C

#define XUMAC_RDP_TR4095_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR4095_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR4095_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR4095_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR4095_REG;
#define XUMAC_RDP_TR4095_REG_OFFSET 0x00000540

#define XUMAC_RDP_TR4095_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR4095_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR4095_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR4095_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR4095_UPPER_REG;
#define XUMAC_RDP_TR4095_UPPER_REG_OFFSET 0x00000544

#define XUMAC_RDP_TR9216_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TR9216_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TR9216_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR9216_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR9216_REG;
#define XUMAC_RDP_TR9216_REG_OFFSET 0x00000548

#define XUMAC_RDP_TR9216_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_TR9216_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_TR9216_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TR9216_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TR9216_UPPER_REG;
#define XUMAC_RDP_TR9216_UPPER_REG_OFFSET 0x0000054C

#define XUMAC_RDP_GTPKT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTPKT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTPKT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTPKT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTPKT_REG;
#define XUMAC_RDP_GTPKT_REG_OFFSET 0x00000550

#define XUMAC_RDP_GTPKT_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTPKT_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTPKT_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTPKT_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTPKT_UPPER_REG;
#define XUMAC_RDP_GTPKT_UPPER_REG_OFFSET 0x00000554

#define XUMAC_RDP_GTMCA_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTMCA_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTMCA_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTMCA_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTMCA_REG;
#define XUMAC_RDP_GTMCA_REG_OFFSET 0x00000558

#define XUMAC_RDP_GTMCA_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTMCA_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTMCA_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTMCA_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTMCA_UPPER_REG;
#define XUMAC_RDP_GTMCA_UPPER_REG_OFFSET 0x0000055C

#define XUMAC_RDP_GTBCA_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTBCA_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTBCA_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTBCA_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTBCA_REG;
#define XUMAC_RDP_GTBCA_REG_OFFSET 0x00000560

#define XUMAC_RDP_GTBCA_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTBCA_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTBCA_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTBCA_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTBCA_UPPER_REG;
#define XUMAC_RDP_GTBCA_UPPER_REG_OFFSET 0x00000564

#define XUMAC_RDP_GTXPF_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTXPF_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTXPF_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTXPF_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTXPF_REG;
#define XUMAC_RDP_GTXPF_REG_OFFSET 0x00000568

#define XUMAC_RDP_GTXPF_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTXPF_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTXPF_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTXPF_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTXPF_UPPER_REG;
#define XUMAC_RDP_GTXPF_UPPER_REG_OFFSET 0x0000056C

#define XUMAC_RDP_GTXCF_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTXCF_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTXCF_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTXCF_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTXCF_REG;
#define XUMAC_RDP_GTXCF_REG_OFFSET 0x00000570

#define XUMAC_RDP_GTXCF_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTXCF_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTXCF_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTXCF_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTXCF_UPPER_REG;
#define XUMAC_RDP_GTXCF_UPPER_REG_OFFSET 0x00000574

#define XUMAC_RDP_GTFCS_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTFCS_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTFCS_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTFCS_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTFCS_REG;
#define XUMAC_RDP_GTFCS_REG_OFFSET 0x00000578

#define XUMAC_RDP_GTFCS_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTFCS_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTFCS_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTFCS_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTFCS_UPPER_REG;
#define XUMAC_RDP_GTFCS_UPPER_REG_OFFSET 0x0000057C

#define XUMAC_RDP_GTOVR_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTOVR_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTOVR_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTOVR_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTOVR_REG;
#define XUMAC_RDP_GTOVR_REG_OFFSET 0x00000580

#define XUMAC_RDP_GTOVR_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTOVR_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTOVR_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTOVR_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTOVR_UPPER_REG;
#define XUMAC_RDP_GTOVR_UPPER_REG_OFFSET 0x00000584

#define XUMAC_RDP_GTDRF_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTDRF_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTDRF_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTDRF_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTDRF_REG;
#define XUMAC_RDP_GTDRF_REG_OFFSET 0x00000588

#define XUMAC_RDP_GTDRF_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTDRF_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTDRF_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTDRF_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTDRF_UPPER_REG;
#define XUMAC_RDP_GTDRF_UPPER_REG_OFFSET 0x0000058C

#define XUMAC_RDP_GTEDF_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTEDF_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTEDF_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTEDF_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTEDF_REG;
#define XUMAC_RDP_GTEDF_REG_OFFSET 0x00000590

#define XUMAC_RDP_GTEDF_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTEDF_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTEDF_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTEDF_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTEDF_UPPER_REG;
#define XUMAC_RDP_GTEDF_UPPER_REG_OFFSET 0x00000594

#define XUMAC_RDP_GTSCL_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTSCL_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTSCL_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTSCL_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTSCL_REG;
#define XUMAC_RDP_GTSCL_REG_OFFSET 0x00000598

#define XUMAC_RDP_GTSCL_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTSCL_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTSCL_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTSCL_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTSCL_UPPER_REG;
#define XUMAC_RDP_GTSCL_UPPER_REG_OFFSET 0x0000059C

#define XUMAC_RDP_GTMCL_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTMCL_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTMCL_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTMCL_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTMCL_REG;
#define XUMAC_RDP_GTMCL_REG_OFFSET 0x000005A0

#define XUMAC_RDP_GTMCL_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTMCL_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTMCL_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTMCL_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTMCL_UPPER_REG;
#define XUMAC_RDP_GTMCL_UPPER_REG_OFFSET 0x000005A4

#define XUMAC_RDP_GTLCL_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTLCL_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTLCL_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTLCL_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTLCL_REG;
#define XUMAC_RDP_GTLCL_REG_OFFSET 0x000005A8

#define XUMAC_RDP_GTLCL_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTLCL_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTLCL_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTLCL_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTLCL_UPPER_REG;
#define XUMAC_RDP_GTLCL_UPPER_REG_OFFSET 0x000005AC

#define XUMAC_RDP_GTXCL_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTXCL_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTXCL_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTXCL_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTXCL_REG;
#define XUMAC_RDP_GTXCL_REG_OFFSET 0x000005B0

#define XUMAC_RDP_GTXCL_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTXCL_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTXCL_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTXCL_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTXCL_UPPER_REG;
#define XUMAC_RDP_GTXCL_UPPER_REG_OFFSET 0x000005B4

#define XUMAC_RDP_GTFRG_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTFRG_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTFRG_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTFRG_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTFRG_REG;
#define XUMAC_RDP_GTFRG_REG_OFFSET 0x000005B8

#define XUMAC_RDP_GTFRG_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTFRG_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTFRG_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTFRG_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTFRG_UPPER_REG;
#define XUMAC_RDP_GTFRG_UPPER_REG_OFFSET 0x000005BC

#define XUMAC_RDP_GTNCL_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTNCL_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTNCL_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTNCL_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTNCL_REG;
#define XUMAC_RDP_GTNCL_REG_OFFSET 0x000005C0

#define XUMAC_RDP_GTNCL_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTNCL_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTNCL_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTNCL_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTNCL_UPPER_REG;
#define XUMAC_RDP_GTNCL_UPPER_REG_OFFSET 0x000005C4

#define XUMAC_RDP_GTJBR_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTJBR_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTJBR_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTJBR_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTJBR_REG;
#define XUMAC_RDP_GTJBR_REG_OFFSET 0x000005C8

#define XUMAC_RDP_GTJBR_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTJBR_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTJBR_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTJBR_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTJBR_UPPER_REG;
#define XUMAC_RDP_GTJBR_UPPER_REG_OFFSET 0x000005CC

#define XUMAC_RDP_GTBYT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTBYT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTBYT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTBYT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTBYT_REG;
#define XUMAC_RDP_GTBYT_REG_OFFSET 0x000005D0

#define XUMAC_RDP_GTBYT_UPPER_COUNT_U16_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_GTBYT_UPPER_COUNT_U16_FIELD_WIDTH 16
#define XUMAC_RDP_GTBYT_UPPER_COUNT_U16_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTBYT_UPPER_COUNT_U16_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTBYT_UPPER_REG;
#define XUMAC_RDP_GTBYT_UPPER_REG_OFFSET 0x000005D4

#define XUMAC_RDP_GTPOK_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTPOK_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTPOK_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTPOK_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTPOK_REG;
#define XUMAC_RDP_GTPOK_REG_OFFSET 0x000005D8

#define XUMAC_RDP_GTPOK_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTPOK_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTPOK_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTPOK_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTPOK_UPPER_REG;
#define XUMAC_RDP_GTPOK_UPPER_REG_OFFSET 0x000005DC

#define XUMAC_RDP_GTUC_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_GTUC_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_GTUC_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTUC_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTUC_REG;
#define XUMAC_RDP_GTUC_REG_OFFSET 0x000005E0

#define XUMAC_RDP_GTUC_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GTUC_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_GTUC_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GTUC_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GTUC_UPPER_REG;
#define XUMAC_RDP_GTUC_UPPER_REG_OFFSET 0x000005E4

#define XUMAC_RDP_RRPKT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_RRPKT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_RRPKT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRPKT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRPKT_REG;
#define XUMAC_RDP_RRPKT_REG_OFFSET 0x00000600

#define XUMAC_RDP_RRPKT_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_RRPKT_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_RRPKT_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRPKT_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRPKT_UPPER_REG;
#define XUMAC_RDP_RRPKT_UPPER_REG_OFFSET 0x00000604

#define XUMAC_RDP_RRUND_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_RRUND_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_RRUND_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRUND_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRUND_REG;
#define XUMAC_RDP_RRUND_REG_OFFSET 0x00000608

#define XUMAC_RDP_RRUND_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_RRUND_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_RRUND_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRUND_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRUND_UPPER_REG;
#define XUMAC_RDP_RRUND_UPPER_REG_OFFSET 0x0000060C

#define XUMAC_RDP_RRFRG_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_RRFRG_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_RRFRG_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRFRG_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRFRG_REG;
#define XUMAC_RDP_RRFRG_REG_OFFSET 0x00000610

#define XUMAC_RDP_RRFRG_UPPER_COUNT_U8_FIELD_MASK 0x000000FF
#define XUMAC_RDP_RRFRG_UPPER_COUNT_U8_FIELD_WIDTH 8
#define XUMAC_RDP_RRFRG_UPPER_COUNT_U8_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRFRG_UPPER_COUNT_U8_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRFRG_UPPER_REG;
#define XUMAC_RDP_RRFRG_UPPER_REG_OFFSET 0x00000614

#define XUMAC_RDP_RRBYT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_RRBYT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_RRBYT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRBYT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRBYT_REG;
#define XUMAC_RDP_RRBYT_REG_OFFSET 0x00000618

#define XUMAC_RDP_RRBYT_UPPER_COUNT_U16_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_RRBYT_UPPER_COUNT_U16_FIELD_WIDTH 16
#define XUMAC_RDP_RRBYT_UPPER_COUNT_U16_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RRBYT_UPPER_COUNT_U16_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RRBYT_UPPER_REG;
#define XUMAC_RDP_RRBYT_UPPER_REG_OFFSET 0x0000061C

#define XUMAC_RDP_MIB_CNTRL_RX_CNT_RST_FIELD_MASK 0x00000001
#define XUMAC_RDP_MIB_CNTRL_RX_CNT_RST_FIELD_WIDTH 1
#define XUMAC_RDP_MIB_CNTRL_RX_CNT_RST_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MIB_CNTRL_RX_CNT_RST_FIELD;
#endif
#define XUMAC_RDP_MIB_CNTRL_RUNT_CNT_RST_FIELD_MASK 0x00000002
#define XUMAC_RDP_MIB_CNTRL_RUNT_CNT_RST_FIELD_WIDTH 1
#define XUMAC_RDP_MIB_CNTRL_RUNT_CNT_RST_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MIB_CNTRL_RUNT_CNT_RST_FIELD;
#endif
#define XUMAC_RDP_MIB_CNTRL_TX_CNT_RST_FIELD_MASK 0x00000004
#define XUMAC_RDP_MIB_CNTRL_TX_CNT_RST_FIELD_WIDTH 1
#define XUMAC_RDP_MIB_CNTRL_TX_CNT_RST_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MIB_CNTRL_TX_CNT_RST_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MIB_CNTRL_REG;
#define XUMAC_RDP_MIB_CNTRL_REG_OFFSET 0x00000680

#define XUMAC_RDP_MIB_READ_DATA_DATA32_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_MIB_READ_DATA_DATA32_FIELD_WIDTH 32
#define XUMAC_RDP_MIB_READ_DATA_DATA32_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MIB_READ_DATA_DATA32_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MIB_READ_DATA_REG;
#define XUMAC_RDP_MIB_READ_DATA_REG_OFFSET 0x00000684

#define XUMAC_RDP_MIB_WRITE_DATA_DATA32_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_MIB_WRITE_DATA_DATA32_FIELD_WIDTH 32
#define XUMAC_RDP_MIB_WRITE_DATA_DATA32_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MIB_WRITE_DATA_DATA32_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MIB_WRITE_DATA_REG;
#define XUMAC_RDP_MIB_WRITE_DATA_REG_OFFSET 0x00000688

#define XUMAC_RDP_CONTROL_MPD_EN_FIELD_MASK 0x00000001
#define XUMAC_RDP_CONTROL_MPD_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_MPD_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_MPD_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_MSEQ_LEN_FIELD_MASK 0x00FF0000
#define XUMAC_RDP_CONTROL_MSEQ_LEN_FIELD_WIDTH 8
#define XUMAC_RDP_CONTROL_MSEQ_LEN_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_MSEQ_LEN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_PSW_EN_FIELD_MASK 0x08000000
#define XUMAC_RDP_CONTROL_PSW_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_PSW_EN_FIELD_SHIFT 27
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_PSW_EN_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_CONTROL_REG;
#define XUMAC_RDP_CONTROL_REG_OFFSET 0x00000700

#define XUMAC_RDP_PSW_MS_PSW_47_32_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_PSW_MS_PSW_47_32_FIELD_WIDTH 16
#define XUMAC_RDP_PSW_MS_PSW_47_32_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_PSW_MS_PSW_47_32_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_PSW_MS_REG;
#define XUMAC_RDP_PSW_MS_REG_OFFSET 0x00000704

#define XUMAC_RDP_PSW_LS_PSW_31_0_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_PSW_LS_PSW_31_0_FIELD_WIDTH 32
#define XUMAC_RDP_PSW_LS_PSW_31_0_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_PSW_LS_PSW_31_0_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_PSW_LS_REG;
#define XUMAC_RDP_PSW_LS_REG_OFFSET 0x00000708

#define XUMAC_RDP_CONTROL_1_XIB_RX_EN_FIELD_MASK 0x00000001
#define XUMAC_RDP_CONTROL_1_XIB_RX_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_XIB_RX_EN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_XIB_RX_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_XIB_TX_EN_FIELD_MASK 0x00000002
#define XUMAC_RDP_CONTROL_1_XIB_TX_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_XIB_TX_EN_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_XIB_TX_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_RX_FLUSH_EN_FIELD_MASK 0x00000004
#define XUMAC_RDP_CONTROL_1_RX_FLUSH_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_RX_FLUSH_EN_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_RX_FLUSH_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_TX_FLUSH_EN_FIELD_MASK 0x00000008
#define XUMAC_RDP_CONTROL_1_TX_FLUSH_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_TX_FLUSH_EN_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_TX_FLUSH_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_LINK_DOWN_RST_EN_FIELD_MASK 0x00000010
#define XUMAC_RDP_CONTROL_1_LINK_DOWN_RST_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_LINK_DOWN_RST_EN_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_LINK_DOWN_RST_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_STANDARD_MUX_EN_FIELD_MASK 0x00000020
#define XUMAC_RDP_CONTROL_1_STANDARD_MUX_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_STANDARD_MUX_EN_FIELD_SHIFT 5
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_STANDARD_MUX_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_XGMII_SEL_FIELD_MASK 0x00000040
#define XUMAC_RDP_CONTROL_1_XGMII_SEL_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_XGMII_SEL_FIELD_SHIFT 6
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_XGMII_SEL_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_DIC_DIS_FIELD_MASK 0x00000080
#define XUMAC_RDP_CONTROL_1_DIC_DIS_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_DIC_DIS_FIELD_SHIFT 7
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_DIC_DIS_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_RX_START_THRESHOLD_FIELD_MASK 0x0001FF00
#define XUMAC_RDP_CONTROL_1_RX_START_THRESHOLD_FIELD_WIDTH 9
#define XUMAC_RDP_CONTROL_1_RX_START_THRESHOLD_FIELD_SHIFT 8
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_RX_START_THRESHOLD_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_GMII_RX_CLK_GATE_EN_FIELD_MASK 0x00020000
#define XUMAC_RDP_CONTROL_1_GMII_RX_CLK_GATE_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_GMII_RX_CLK_GATE_EN_FIELD_SHIFT 17
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_GMII_RX_CLK_GATE_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_STRICT_PREAMBLE_DIS_FIELD_MASK 0x00040000
#define XUMAC_RDP_CONTROL_1_STRICT_PREAMBLE_DIS_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_STRICT_PREAMBLE_DIS_FIELD_SHIFT 18
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_STRICT_PREAMBLE_DIS_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_TX_IPG_FIELD_MASK 0x00F80000
#define XUMAC_RDP_CONTROL_1_TX_IPG_FIELD_WIDTH 5
#define XUMAC_RDP_CONTROL_1_TX_IPG_FIELD_SHIFT 19
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_TX_IPG_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_MIN_RX_IPG_FIELD_MASK 0x1F000000
#define XUMAC_RDP_CONTROL_1_MIN_RX_IPG_FIELD_WIDTH 5
#define XUMAC_RDP_CONTROL_1_MIN_RX_IPG_FIELD_SHIFT 24
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_MIN_RX_IPG_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_XGMII_SEL_OVRD_FIELD_MASK 0x20000000
#define XUMAC_RDP_CONTROL_1_XGMII_SEL_OVRD_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_XGMII_SEL_OVRD_FIELD_SHIFT 29
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_XGMII_SEL_OVRD_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_GMII_TX_CLK_GATE_EN_FIELD_MASK 0x40000000
#define XUMAC_RDP_CONTROL_1_GMII_TX_CLK_GATE_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_GMII_TX_CLK_GATE_EN_FIELD_SHIFT 30
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_GMII_TX_CLK_GATE_EN_FIELD;
#endif
#define XUMAC_RDP_CONTROL_1_AUTOCONFIG_EN_FIELD_MASK 0x80000000
#define XUMAC_RDP_CONTROL_1_AUTOCONFIG_EN_FIELD_WIDTH 1
#define XUMAC_RDP_CONTROL_1_AUTOCONFIG_EN_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_CONTROL_1_AUTOCONFIG_EN_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_CONTROL_1_REG;
#define XUMAC_RDP_CONTROL_1_REG_OFFSET 0x00000740

#define XUMAC_RDP_EXTENDED_CONTROL_TX_START_THRESHOLD_FIELD_MASK 0x00001FF0
#define XUMAC_RDP_EXTENDED_CONTROL_TX_START_THRESHOLD_FIELD_WIDTH 9
#define XUMAC_RDP_EXTENDED_CONTROL_TX_START_THRESHOLD_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_EXTENDED_CONTROL_TX_START_THRESHOLD_FIELD;
#endif
#define XUMAC_RDP_EXTENDED_CONTROL_TX_XOFF_THRESHOLD_FIELD_MASK 0x003FE000
#define XUMAC_RDP_EXTENDED_CONTROL_TX_XOFF_THRESHOLD_FIELD_WIDTH 9
#define XUMAC_RDP_EXTENDED_CONTROL_TX_XOFF_THRESHOLD_FIELD_SHIFT 13
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_EXTENDED_CONTROL_TX_XOFF_THRESHOLD_FIELD;
#endif
#define XUMAC_RDP_EXTENDED_CONTROL_TX_XON_THRESHOLD_FIELD_MASK 0x7FC00000
#define XUMAC_RDP_EXTENDED_CONTROL_TX_XON_THRESHOLD_FIELD_WIDTH 9
#define XUMAC_RDP_EXTENDED_CONTROL_TX_XON_THRESHOLD_FIELD_SHIFT 22
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_EXTENDED_CONTROL_TX_XON_THRESHOLD_FIELD;
#endif
#define XUMAC_RDP_EXTENDED_CONTROL_TX_BACKPRESSURE_EN_FIELD_MASK 0x80000000
#define XUMAC_RDP_EXTENDED_CONTROL_TX_BACKPRESSURE_EN_FIELD_WIDTH 1
#define XUMAC_RDP_EXTENDED_CONTROL_TX_BACKPRESSURE_EN_FIELD_SHIFT 31
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_EXTENDED_CONTROL_TX_BACKPRESSURE_EN_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_EXTENDED_CONTROL_REG;
#define XUMAC_RDP_EXTENDED_CONTROL_REG_OFFSET 0x00000744

#define XUMAC_RDP_TX_IDLE_STUFFING_CONTROL_TX_IDLE_STUFFING_CTRL_FIELD_MASK 0x0000000F
#define XUMAC_RDP_TX_IDLE_STUFFING_CONTROL_TX_IDLE_STUFFING_CTRL_FIELD_WIDTH 4
#define XUMAC_RDP_TX_IDLE_STUFFING_CONTROL_TX_IDLE_STUFFING_CTRL_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_IDLE_STUFFING_CONTROL_TX_IDLE_STUFFING_CTRL_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TX_IDLE_STUFFING_CONTROL_REG;
#define XUMAC_RDP_TX_IDLE_STUFFING_CONTROL_REG_OFFSET 0x00000748

#define XUMAC_RDP_ACTUAL_DATA_RATE_ACTUAL_DATA_RATE_FIELD_MASK 0x00000007
#define XUMAC_RDP_ACTUAL_DATA_RATE_ACTUAL_DATA_RATE_FIELD_WIDTH 3
#define XUMAC_RDP_ACTUAL_DATA_RATE_ACTUAL_DATA_RATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_ACTUAL_DATA_RATE_ACTUAL_DATA_RATE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_ACTUAL_DATA_RATE_REG;
#define XUMAC_RDP_ACTUAL_DATA_RATE_REG_OFFSET 0x0000074C

#define XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_NDIV_FIELD_MASK 0x000000FF
#define XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_NDIV_FIELD_WIDTH 8
#define XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_NDIV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_NDIV_FIELD;
#endif
#define XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_MDIV_FIELD_MASK 0x00FF0000
#define XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_MDIV_FIELD_WIDTH 8
#define XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_MDIV_FIELD_SHIFT 16
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_MDIV_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_REG;
#define XUMAC_RDP_GMII_CLOCK_SWALLOWER_CONTROL_REG_OFFSET 0x00000750

#define XUMAC_RDP_XGMII_DATA_RATE_STATUS_XGMII_DATA_RATE_FIELD_MASK 0x00000003
#define XUMAC_RDP_XGMII_DATA_RATE_STATUS_XGMII_DATA_RATE_FIELD_WIDTH 2
#define XUMAC_RDP_XGMII_DATA_RATE_STATUS_XGMII_DATA_RATE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_XGMII_DATA_RATE_STATUS_XGMII_DATA_RATE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_XGMII_DATA_RATE_STATUS_REG;
#define XUMAC_RDP_XGMII_DATA_RATE_STATUS_REG_OFFSET 0x00000754

#define XUMAC_RDP_STATUS_RX_FIFO_OVERRUN_FIELD_MASK 0x00000001
#define XUMAC_RDP_STATUS_RX_FIFO_OVERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_STATUS_RX_FIFO_OVERRUN_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_STATUS_RX_FIFO_OVERRUN_FIELD;
#endif
#define XUMAC_RDP_STATUS_RX_FIFO_UNDERRUN_FIELD_MASK 0x00000002
#define XUMAC_RDP_STATUS_RX_FIFO_UNDERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_STATUS_RX_FIFO_UNDERRUN_FIELD_SHIFT 1
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_STATUS_RX_FIFO_UNDERRUN_FIELD;
#endif
#define XUMAC_RDP_STATUS_TX_FIFO_UNDERRUN_FIELD_MASK 0x00000004
#define XUMAC_RDP_STATUS_TX_FIFO_UNDERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_STATUS_TX_FIFO_UNDERRUN_FIELD_SHIFT 2
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_STATUS_TX_FIFO_UNDERRUN_FIELD;
#endif
#define XUMAC_RDP_STATUS_TX_FIFO_OVERRUN_FIELD_MASK 0x00000008
#define XUMAC_RDP_STATUS_TX_FIFO_OVERRUN_FIELD_WIDTH 1
#define XUMAC_RDP_STATUS_TX_FIFO_OVERRUN_FIELD_SHIFT 3
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_STATUS_TX_FIFO_OVERRUN_FIELD;
#endif
#define XUMAC_RDP_STATUS_RX_FAULT_STATUS_FIELD_MASK 0x00000030
#define XUMAC_RDP_STATUS_RX_FAULT_STATUS_FIELD_WIDTH 2
#define XUMAC_RDP_STATUS_RX_FAULT_STATUS_FIELD_SHIFT 4
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_STATUS_RX_FAULT_STATUS_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_STATUS_REG;
#define XUMAC_RDP_STATUS_REG_OFFSET 0x00000758

#define XUMAC_RDP_RX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_RX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_RX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_RX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_RX_DISCARD_PACKET_COUNTER_REG;
#define XUMAC_RDP_RX_DISCARD_PACKET_COUNTER_REG_OFFSET 0x0000075C

#define XUMAC_RDP_TX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD_MASK 0xFFFFFFFF
#define XUMAC_RDP_TX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD_WIDTH 32
#define XUMAC_RDP_TX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_TX_DISCARD_PACKET_COUNTER_PKT_COUNT_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_TX_DISCARD_PACKET_COUNTER_REG;
#define XUMAC_RDP_TX_DISCARD_PACKET_COUNTER_REG_OFFSET 0x00000760

#define XUMAC_RDP_REV_SYS_PORT_REV_FIELD_MASK 0x0000FFFF
#define XUMAC_RDP_REV_SYS_PORT_REV_FIELD_WIDTH 16
#define XUMAC_RDP_REV_SYS_PORT_REV_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_REV_SYS_PORT_REV_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_REV_REG;
#define XUMAC_RDP_REV_REG_OFFSET 0x00000780

#define XUMAC_RDP_UMAC_RXERR_MASK_MAC_RXERR_MASK_FIELD_MASK 0x0003FFFF
#define XUMAC_RDP_UMAC_RXERR_MASK_MAC_RXERR_MASK_FIELD_WIDTH 18
#define XUMAC_RDP_UMAC_RXERR_MASK_MAC_RXERR_MASK_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_UMAC_RXERR_MASK_MAC_RXERR_MASK_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_UMAC_RXERR_MASK_REG;
#define XUMAC_RDP_UMAC_RXERR_MASK_REG_OFFSET 0x00000784

#define XUMAC_RDP_MIB_MAX_PKT_SIZE_MAX_PKT_SIZE_FIELD_MASK 0x00003FFF
#define XUMAC_RDP_MIB_MAX_PKT_SIZE_MAX_PKT_SIZE_FIELD_WIDTH 14
#define XUMAC_RDP_MIB_MAX_PKT_SIZE_MAX_PKT_SIZE_FIELD_SHIFT 0
#if RU_INCLUDE_FIELD_DB
extern const ru_field_rec XUMAC_RDP_MIB_MAX_PKT_SIZE_MAX_PKT_SIZE_FIELD;
#endif
extern const ru_reg_rec XUMAC_RDP_MIB_MAX_PKT_SIZE_REG;
#define XUMAC_RDP_MIB_MAX_PKT_SIZE_REG_OFFSET 0x00000788

extern const ru_block_rec XUMAC_RDP_BLOCK;

#endif
