{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622672444176 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1622672444176 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "filter_sobel 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"filter_sobel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622672444268 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622672444375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622672444375 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622672445280 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622672445622 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622672446592 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1622672446769 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "25 46 " "No exact pin location assignment(s) for 25 pins of 46 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1622672447157 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1622672462239 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_clk~inputCLKENA0 1062 global CLKCTRL_G6 " "i_clk~inputCLKENA0 with 1062 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1622672462618 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "i_reset_n~inputCLKENA0 442 global CLKCTRL_G7 " "i_reset_n~inputCLKENA0 with 442 fanout uses global clock CLKCTRL_G7" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1622672462618 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1622672462618 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1622672462618 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver i_reset_n~inputCLKENA0 CLKCTRL_G7 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver i_reset_n~inputCLKENA0, placed at CLKCTRL_G7" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad i_reset_n PIN_AA15 " "Refclk input I/O pad i_reset_n is placed onto PIN_AA15" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1622672462645 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1622672462645 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1622672462645 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622672462654 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622672462913 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622672462924 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622672462931 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622672462937 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "filter_sobel.sdc " "Synopsys Design Constraints File file not found: 'filter_sobel.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622672465154 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622672465169 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622672465227 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622672465233 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622672465242 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622672465349 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622672465352 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622672465891 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "483 DSP block " "Packed 483 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1622672465894 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "408 " "Created 408 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1622672465894 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622672465894 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_camera_pwdn " "Node \"o_camera_pwdn\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_camera_pwdn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_camera_reset " "Node \"o_camera_reset\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_camera_reset" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_clk " "Node \"o_dac_clk\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_clk" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_nblank " "Node \"o_dac_nblank\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_nblank" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_dac_nsync " "Node \"o_dac_nsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_dac_nsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[0\] " "Node \"o_vga_b\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[1\] " "Node \"o_vga_b\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[2\] " "Node \"o_vga_b\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[3\] " "Node \"o_vga_b\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[4\] " "Node \"o_vga_b\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[5\] " "Node \"o_vga_b\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[6\] " "Node \"o_vga_b\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_b\[7\] " "Node \"o_vga_b\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_b\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[0\] " "Node \"o_vga_g\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[1\] " "Node \"o_vga_g\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[2\] " "Node \"o_vga_g\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[3\] " "Node \"o_vga_g\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[4\] " "Node \"o_vga_g\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[5\] " "Node \"o_vga_g\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[6\] " "Node \"o_vga_g\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_g\[7\] " "Node \"o_vga_g\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_g\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_hsync " "Node \"o_vga_hsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[0\] " "Node \"o_vga_r\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[1\] " "Node \"o_vga_r\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[2\] " "Node \"o_vga_r\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[3\] " "Node \"o_vga_r\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[4\] " "Node \"o_vga_r\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[5\] " "Node \"o_vga_r\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[6\] " "Node \"o_vga_r\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_r\[7\] " "Node \"o_vga_r\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_r\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "o_vga_vsync " "Node \"o_vga_vsync\" is assigned to location or region, but does not exist in design" {  } { { "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/apps/special/devtools/fpga/intelfpga_lite/quartus/bin64/Assignment Editor.qase" 1 { { 0 "o_vga_vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1622672466638 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1622672466638 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:20 " "Fitter preparation operations ending: elapsed time is 00:00:20" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622672466665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622672474629 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1622672475620 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622672482370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622672487340 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622672493611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622672493611 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622672496158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "11 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/" { { 1 { 0 "Router estimated peak interconnect usage is 11% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622672504244 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622672504244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622672509834 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622672509834 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622672509872 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.93 " "Total time spent on timing analysis during the Fitter is 5.93 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622672514411 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622672514642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622672516249 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622672516251 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622672517462 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622672522608 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1622672523017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/output_files/filter_sobel.fit.smsg " "Generated suppressed messages file D:/Files/Projects/LearnProjects/Dev/Diploma/filter_sobel/output_files/filter_sobel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622672523604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 40 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6636 " "Peak virtual memory: 6636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622672525212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 03 01:22:05 2021 " "Processing ended: Thu Jun 03 01:22:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622672525212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622672525212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:58 " "Total CPU time (on all processors): 00:01:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622672525212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622672525212 ""}
