# Tiny Tapeout project information
project:
  title:        "Clear FPGA ASIC adaptation"      # Project title
  author:       "Nurbol Bizhigit"      # Your name
  discord:      ""      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "This is a Efabless Clear FPGA adaption for the TinyTapeout project"      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     0       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_user_project_wrapper"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "rtl/uprj_netlists.v"
    - "rtl/user_defines.v"
    - "rtl/user_project_wrapper.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Map physical pins to logical names according to Clear FPGA mapping
  mprj_io[0]: "fpga_io_46"
  mprj_io[1]: "hk_sdo"
  mprj_io[2]: "hk_sdi"
  mprj_io[3]: "hk_csb"
  mprj_io[4]: "hk_sck"
  mprj_io[5]: "uart_rx"
  mprj_io[6]: "uart_tx"
  mprj_io[7]: "irq"
  mprj_io[8]: "fpga_io_39"
  mprj_io[9]: "fpga_reset"
  mprj_io[10]: "fpga_test_enable"
  mprj_io[11]: "fpga_io_38"
  mprj_io[12]: "fpga_io_37"
  mprj_io[13]: "fpga_io_36"
  mprj_io[14]: "fpga_sc_tail"
  mprj_io[15]: "fpga_io_19"
  mprj_io[16]: "fpga_io_18"
  mprj_io[17]: "fpga_io_17"
  mprj_io[18]: "fpga_io_16"
  mprj_io[19]: "fpga_io_15"
  mprj_io[20]: "fpga_io_14"
  mprj_io[21]: "fpga_io_13"
  mprj_io[22]: "fpga_sc_head"
  mprj_io[23]: "fpga_ccff_tail"
  mprj_io[24]: "fpga_io_127"
  mprj_io[25]: "fpga_io_126"
  mprj_io[26]: "fpga_io_125"
  mprj_io[27]: "fpga_io_124"
  mprj_io[28]: "fpga_io_123"
  mprj_io[29]: "fpga_prog_reset"
  mprj_io[30]: "fpga_io_122"
  mprj_io[31]: "fpga_io_121"
  mprj_io[32]: "fpga_io_120"
  mprj_io[33]: "fpga_io_119"
  mprj_io[34]: "fpga_ccff_head"
  mprj_io[35]: "fpga_clk_sel"
  mprj_io[36]: "fpga_clk"
  mprj_io[37]: "fpga_prog_clk"

# Keep ui, uo, and uio sections unaltered to ensure compatibility
ui:
  - mprj_io[2]  # hk_sdi
  - mprj_io[5]  # uart_rx
  - mprj_io[6]  # uart_tx
  - mprj_io[14] # fpga_sc_tail
  - mprj_io[22] # fpga_sc_head

uo:
  - mprj_io[7]  # irq

uio:
  - mprj_io[1]  # hk_sdo
  - mprj_io[3]  # hk_csb
  - mprj_io[4]  # hk_sck
  - mprj_io[10] # fpga_test_enable
  - mprj_io[11] # fpga_io_38

# Do not change!
yaml_version: 6
