Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat May 24 15:42:08 2025
| Host         : debian running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_clocks -file ../vivado-runs/clocks.rpt
| Design       : fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Clock Report


Attributes
  P: Propagated
  G: Generated
  A: Auto-derived
  R: Renamed
  V: Virtual
  I: Inverted
  S: Pin phase-shifted with Latency mode

Clock               Period(ns)  Waveform(ns)    Attributes  Sources
sys_clk_pin         10.000      {0.000 5.000}   P           {clk}
clkfbout_clk_wiz_0  10.000      {0.000 5.000}   P,G,A       {MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBOUT}
clkout0             10.000      {0.000 5.000}   P,G,A       {MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0}
clkout1             25.000      {0.000 12.500}  P,G,A       {MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1}


====================================================
Generated Clocks
====================================================

Generated Clock     : clkfbout_clk_wiz_0
Master Source       : MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
Master Clock        : sys_clk_pin
Multiply By         : 1
Generated Sources   : {MMCM_clock_gen_inst/mmcm_adv_inst/CLKFBOUT}

Generated Clock     : clkout0
Master Source       : MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
Master Clock        : sys_clk_pin
Multiply By         : 1
Generated Sources   : {MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT0}

Generated Clock     : clkout1
Master Source       : MMCM_clock_gen_inst/mmcm_adv_inst/CLKIN1
Master Clock        : sys_clk_pin
Edges               : {1 2 3}
Edge Shifts(ns)     : {0.000 7.500 15.000}
Generated Sources   : {MMCM_clock_gen_inst/mmcm_adv_inst/CLKOUT1}



====================================================
User Uncertainty
====================================================



====================================================
User Jitter
====================================================


