\subsection{ddr2\+\_\+traffic\+\_\+gen.\+vhd}
\label{ddr2__traffic__gen_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2\+\_\+traffic\+\_\+gen/ddr2\+\_\+traffic\+\_\+gen/synthesis/ddr2\+\_\+traffic\+\_\+gen.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/ddr2\+\_\+traffic\+\_\+gen/ddr2\+\_\+traffic\+\_\+gen/synthesis/ddr2\+\_\+traffic\+\_\+gen.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- ddr2\_traffic\_gen.vhd}
00002 
00003 \textcolor{keyword}{-- Generated using ACDS version 15.1 193}
00004 
00005 \textcolor{vhdlkeyword}{library }\textcolor{keywordflow}{IEEE};
00006 \textcolor{vhdlkeyword}{use }IEEE.std\_logic\_1164.\textcolor{keywordflow}{all};
00007 \textcolor{vhdlkeyword}{use }IEEE.numeric\_std.\textcolor{keywordflow}{all};
00008 
00009 \textcolor{keywordflow}{entity }ddr2\_traffic\_gen \textcolor{keywordflow}{is}
00010     \textcolor{keywordflow}{port} \textcolor{vhdlchar}{(}
00011         \textcolor{vhdlchar}{avl\_ready}           \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{             --      
       avl.waitrequest\_n}
00012         \textcolor{vhdlchar}{avl\_addr}            \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                    --          .address}
00013         \textcolor{vhdlchar}{avl\_size}            \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                     --          .burstcount}
00014         \textcolor{vhdlchar}{avl\_wdata}           \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                    --          .writedata}
00015         \textcolor{vhdlchar}{avl\_rdata}           \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)} \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{(}\textcolor{keywordflow}{others} \textcolor{vhdlchar}{=}\textcolor{vhdlchar}{>} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{)};\textcolor{keyword}{ --          .readdata}
00016         \textcolor{vhdlchar}{avl\_write\_req}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};\textcolor{keyword}{                                        --          .write}
00017         \textcolor{vhdlchar}{avl\_read\_req}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};\textcolor{keyword}{                                        --          .read}
00018         \textcolor{vhdlchar}{avl\_rdata\_valid}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{             --         
       .readdatavalid}
00019         \textcolor{vhdlchar}{avl\_be}              \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                     --          .byteenable}
00020         \textcolor{vhdlchar}{avl\_burstbegin}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};\textcolor{keyword}{                                        --         
       .beginbursttransfer}
00021         \textcolor{vhdlchar}{clk}                 \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{             -- avl\_clock.clk}
00022         \textcolor{vhdlchar}{reset\_n}             \textcolor{vhdlchar}{:} \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};\textcolor{keyword}{             -- avl\_reset.reset\_n}
00023         \textcolor{vhdlchar}{pnf\_per\_bit}         \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                    --      
       pnf.pnf\_per\_bit}
00024         \textcolor{vhdlchar}{pnf\_per\_bit\_persist} \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};\textcolor{keyword}{                    --         
       .pnf\_per\_bit\_persist}
00025         \textcolor{vhdlchar}{pass}                \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};\textcolor{keyword}{                                        --    status.pass}
00026         \textcolor{vhdlchar}{fail}                \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};\textcolor{keyword}{                                        --          .fail}
00027         \textcolor{vhdlchar}{test\_complete}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                         --         
       .test\_complete}
00028     \textcolor{vhdlchar}{)};
00029 \textcolor{keywordflow}{end} \textcolor{keywordflow}{entity} \textcolor{vhdlchar}{ddr2\_traffic\_gen};
00030 
00031 \textcolor{keywordflow}{architecture} rtl \textcolor{keywordflow}{of} ddr2\_traffic\_gen is
00032     \textcolor{keywordflow}{component} ddr2\_traffic\_gen\_mm\_traffic\_generator\_0 \textcolor{keywordflow}{is}
00033         \textcolor{keywordflow}{generic} (
00034             DEVICE\_FAMILY                          : \textcolor{comment}{string}  := "";
00035             TG\_AVL\_DATA\_WIDTH                      : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32};
00036             TG\_AVL\_ADDR\_WIDTH                      : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25};
00037             TG\_AVL\_WORD\_ADDR\_WIDTH                 : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{25};
00038             TG\_AVL\_SIZE\_WIDTH                      : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00039             TG\_AVL\_BE\_WIDTH                        : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00040             DRIVER\_SIGNATURE                       : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00041             TG\_GEN\_BYTE\_ADDR                       : \textcolor{comment}{boolean} := true;
00042             TG\_NUM\_DRIVER\_LOOP                     : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1000};
00043             TG\_ENABLE\_UNIX\_ID                      : \textcolor{comment}{boolean} := false;
00044             TG\_USE\_UNIX\_ID                         : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0};
00045             TG\_RANDOM\_BYTE\_ENABLE                  : \textcolor{comment}{boolean} := false;
00046             TG\_ENABLE\_READ\_COMPARE                 : \textcolor{comment}{boolean} := true;
00047             TG\_POWER\_OF\_TWO\_BURSTS\_ONLY            : \textcolor{comment}{boolean} := false;
00048             TG\_BURST\_ON\_BURST\_BOUNDARY             : \textcolor{comment}{boolean} := false;
00049             TG\_DO\_NOT\_CROSS\_4KB\_BOUNDARY           : \textcolor{comment}{boolean} := false;
00050             TG\_TIMEOUT\_COUNTER\_WIDTH               : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32};
00051             TG\_MAX\_READ\_LATENCY                    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{20};
00052             TG\_SINGLE\_RW\_SEQ\_ADDR\_COUNT            : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32};
00053             TG\_SINGLE\_RW\_RAND\_ADDR\_COUNT           : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32};
00054             TG\_SINGLE\_RW\_RAND\_SEQ\_ADDR\_COUNT       : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{32};
00055             TG\_BLOCK\_RW\_SEQ\_ADDR\_COUNT             : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8};
00056             TG\_BLOCK\_RW\_RAND\_ADDR\_COUNT            : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8};
00057             TG\_BLOCK\_RW\_RAND\_SEQ\_ADDR\_COUNT        : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8};
00058             TG\_BLOCK\_RW\_BLOCK\_SIZE                 : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{8};
00059             TG\_TEMPLATE\_STAGE\_COUNT                : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{4};
00060             TG\_SEQ\_ADDR\_GEN\_MIN\_BURSTCOUNT         : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00061             TG\_SEQ\_ADDR\_GEN\_MAX\_BURSTCOUNT         : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00062             TG\_RAND\_ADDR\_GEN\_MIN\_BURSTCOUNT        : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00063             TG\_RAND\_ADDR\_GEN\_MAX\_BURSTCOUNT        : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00064             TG\_RAND\_SEQ\_ADDR\_GEN\_MIN\_BURSTCOUNT    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{1};
00065             TG\_RAND\_SEQ\_ADDR\_GEN\_MAX\_BURSTCOUNT    : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{2};
00066             TG\_RAND\_SEQ\_ADDR\_GEN\_RAND\_ADDR\_PERCENT : \textcolor{comment}{integer} := \textcolor{vhdllogic}{}\textcolor{vhdllogic}{50}
00067         );
00068         \textcolor{keywordflow}{port} (
00069             clk                 : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- clk}
00070             reset\_n             : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- reset\_n}
00071             pass                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- pass}
00072             fail                : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- fail}
00073             test\_complete       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- test\_complete}
00074             pnf\_per\_bit         : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- pnf\_per\_bit}
00075             pnf\_per\_bit\_persist : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{--
       pnf\_per\_bit\_persist}
00076             avl\_ready           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- waitrequest\_n}
00077             avl\_addr            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{24} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- address}
00078             avl\_size            : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{1} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- burstcount}
00079             avl\_wdata           : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                    \textcolor{keyword}{-- writedata}
00080             avl\_rdata           : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}) := (\textcolor{keywordflow}{others} => 'X'); \textcolor{keyword}{-- readdata}
00081             avl\_write\_req       : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- write}
00082             avl\_read\_req        : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic};                                        \textcolor{keyword}{-- read}
00083             avl\_rdata\_valid     : \textcolor{keywordflow}{in}  \textcolor{comment}{std\_logic}                     := 'X';             \textcolor{keyword}{-- readdatavalid}
00084             avl\_be              : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic\_vector}(\textcolor{vhdllogic}{}\textcolor{vhdllogic}{3} \textcolor{keywordflow}{downto} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});                     \textcolor{keyword}{-- byteenable}
00085             avl\_burstbegin      : \textcolor{keywordflow}{out} \textcolor{comment}{std\_logic}\textcolor{keyword}{                                         --
       beginbursttransfer}
00086         );
00087     \textcolor{keywordflow}{end} \textcolor{keywordflow}{component} \textcolor{vhdlchar}{ddr2_traffic_gen_mm_traffic_generator_0};
00088 
00089 \textcolor{vhdlkeyword}{begin}
00090 
00091     mm\_traffic\_generator\_0 : \textcolor{keywordflow}{component} ddr2\_traffic\_gen\_mm\_traffic\_generator\_0
00092         \textcolor{keywordflow}{generic} \textcolor{keywordflow}{map} (
00093             DEVICE\_FAMILY                          => \textcolor{keyword}{"Cyclone IV E"}  ,
00094             TG\_AVL\_DATA\_WIDTH                      => \textcolor{vhdllogic}{32},
00095             TG\_AVL\_ADDR\_WIDTH                      => \textcolor{vhdllogic}{25},
00096             TG\_AVL\_WORD\_ADDR\_WIDTH                 => \textcolor{vhdllogic}{23},
00097             TG\_AVL\_SIZE\_WIDTH                      => \textcolor{vhdllogic}{2},
00098             TG\_AVL\_BE\_WIDTH                        => \textcolor{vhdllogic}{4},
00099             DRIVER\_SIGNATURE                       => \textcolor{vhdllogic}{1431634071},
00100             TG\_GEN\_BYTE\_ADDR                       => true,
00101             TG\_NUM\_DRIVER\_LOOP                     => \textcolor{vhdllogic}{1000},
00102             TG\_ENABLE\_UNIX\_ID                      => false,
00103             TG\_USE\_UNIX\_ID                         => \textcolor{vhdllogic}{0},
00104             TG\_RANDOM\_BYTE\_ENABLE                  => false,
00105             TG\_ENABLE\_READ\_COMPARE                 => true,
00106             TG\_POWER\_OF\_TWO\_BURSTS\_ONLY            => false,
00107             TG\_BURST\_ON\_BURST\_BOUNDARY             => false,
00108             TG\_DO\_NOT\_CROSS\_4KB\_BOUNDARY           => false,
00109             TG\_TIMEOUT\_COUNTER\_WIDTH               => \textcolor{vhdllogic}{32},
00110             TG\_MAX\_READ\_LATENCY                    => \textcolor{vhdllogic}{20},
00111             TG\_SINGLE\_RW\_SEQ\_ADDR\_COUNT            => \textcolor{vhdllogic}{32},
00112             TG\_SINGLE\_RW\_RAND\_ADDR\_COUNT           => \textcolor{vhdllogic}{32},
00113             TG\_SINGLE\_RW\_RAND\_SEQ\_ADDR\_COUNT       => \textcolor{vhdllogic}{32},
00114             TG\_BLOCK\_RW\_SEQ\_ADDR\_COUNT             => \textcolor{vhdllogic}{8},
00115             TG\_BLOCK\_RW\_RAND\_ADDR\_COUNT            => \textcolor{vhdllogic}{8},
00116             TG\_BLOCK\_RW\_RAND\_SEQ\_ADDR\_COUNT        => \textcolor{vhdllogic}{8},
00117             TG\_BLOCK\_RW\_BLOCK\_SIZE                 => \textcolor{vhdllogic}{8},
00118             TG\_TEMPLATE\_STAGE\_COUNT                => \textcolor{vhdllogic}{4},
00119             TG\_SEQ\_ADDR\_GEN\_MIN\_BURSTCOUNT         => \textcolor{vhdllogic}{1},
00120             TG\_SEQ\_ADDR\_GEN\_MAX\_BURSTCOUNT         => \textcolor{vhdllogic}{2},
00121             TG\_RAND\_ADDR\_GEN\_MIN\_BURSTCOUNT        => \textcolor{vhdllogic}{1},
00122             TG\_RAND\_ADDR\_GEN\_MAX\_BURSTCOUNT        => \textcolor{vhdllogic}{2},
00123             TG\_RAND\_SEQ\_ADDR\_GEN\_MIN\_BURSTCOUNT    => \textcolor{vhdllogic}{1},
00124             TG\_RAND\_SEQ\_ADDR\_GEN\_MAX\_BURSTCOUNT    => \textcolor{vhdllogic}{2},
00125             TG\_RAND\_SEQ\_ADDR\_GEN\_RAND\_ADDR\_PERCENT => \textcolor{vhdllogic}{50}
00126         \textcolor{vhdlchar}{)}
00127         \textcolor{keywordflow}{port} \textcolor{keywordflow}{map} (
00128             clk                 => clk,\textcolor{keyword}{                 -- avl\_clock.clk}
00129             reset\_n             => reset\_n,\textcolor{keyword}{             -- avl\_reset.reset\_n}
00130             pass                => pass,\textcolor{keyword}{                --    status.pass}
00131             fail                => fail,\textcolor{keyword}{                --          .fail}
00132             test\_complete       => test\_complete,\textcolor{keyword}{       --          .test\_complete}
00133             pnf\_per\_bit         => pnf\_per\_bit,\textcolor{keyword}{         --       pnf.pnf\_per\_bit}
00134             pnf\_per\_bit\_persist => pnf\_per\_bit\_persist,\textcolor{keyword}{ --          .pnf\_per\_bit\_persist}
00135             avl\_ready           => avl\_ready,\textcolor{keyword}{           --       avl.waitrequest\_n}
00136             avl\_addr            => avl\_addr,\textcolor{keyword}{            --          .address}
00137             avl\_size            => avl\_size,\textcolor{keyword}{            --          .burstcount}
00138             avl\_wdata           => avl\_wdata,\textcolor{keyword}{           --          .writedata}
00139             avl\_rdata           => avl\_rdata,\textcolor{keyword}{           --          .readdata}
00140             avl\_write\_req       => avl\_write\_req,\textcolor{keyword}{       --          .write}
00141             avl\_read\_req        => avl\_read\_req,\textcolor{keyword}{        --          .read}
00142             avl\_rdata\_valid     => avl\_rdata\_valid,\textcolor{keyword}{     --          .readdatavalid}
00143             avl\_be              => avl\_be,\textcolor{keyword}{              --          .byteenable}
00144             avl\_burstbegin      => avl\_burstbegin       \textcolor{keyword}{--          .beginbursttransfer}
00145         \textcolor{vhdlchar}{)};
00146 
00147 \textcolor{keywordflow}{end} \textcolor{keywordflow}{architecture} \textcolor{vhdlchar}{rtl};\textcolor{keyword}{ -- of ddr2\_traffic\_gen}
\end{DoxyCode}
