{
  "design": {
    "design_info": {
      "boundary_crc": "0x427A1F3161D1A032",
      "device": "xc7k325tffg676-2",
      "gen_directory": "../../../../LongTeng-GPU.gen/longteng_sources/bd/longteng_top",
      "name": "longteng_top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "None",
      "tool_version": "2023.2",
      "validated": "true"
    },
    "design_tree": {
      "pcie_controller": "",
      "pcie_clock_generator": "",
      "axi_controller": "",
      "memory_controller": "",
      "memory_clock_generator": "",
      "memory_reset_controller": "",
      "pcie_reset_controller": "",
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "rst_memory_clock_generator_100M": ""
    },
    "interface_ports": {
      "clk_pcie_ref": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "clk_pcie_ref_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "clk_pcie_ref_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pcie_connector": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0",
        "port_maps": {
          "rxn": {
            "physical_name": "pcie_connector_rxn",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "rxp": {
            "physical_name": "pcie_connector_rxp",
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "txn": {
            "physical_name": "pcie_connector_txn",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "txp": {
            "physical_name": "pcie_connector_txp",
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "DDR3_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "DQ": {
            "physical_name": "DDR3_0_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR3_0_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR3_0_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR3_0_addr",
            "direction": "O",
            "left": "14",
            "right": "0"
          },
          "BA": {
            "physical_name": "DDR3_0_ba",
            "direction": "O",
            "left": "2",
            "right": "0"
          },
          "RAS_N": {
            "physical_name": "DDR3_0_ras_n",
            "direction": "O"
          },
          "CAS_N": {
            "physical_name": "DDR3_0_cas_n",
            "direction": "O"
          },
          "WE_N": {
            "physical_name": "DDR3_0_we_n",
            "direction": "O"
          },
          "RESET_N": {
            "physical_name": "DDR3_0_reset_n",
            "direction": "O"
          },
          "CK_P": {
            "physical_name": "DDR3_0_ck_p",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CK_N": {
            "physical_name": "DDR3_0_ck_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CKE": {
            "physical_name": "DDR3_0_cke",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "CS_N": {
            "physical_name": "DDR3_0_cs_n",
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR3_0_dm",
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "ODT": {
            "physical_name": "DDR3_0_odt",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        }
      }
    },
    "ports": {
      "pcie_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "pcie_ready": {
        "direction": "O"
      },
      "ddr3_ready": {
        "direction": "O"
      },
      "clk_50m": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "longteng_top_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "50000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "pcie_controller": {
        "vlnv": "xilinx.com:ip:axi_pcie:2.9",
        "ip_revision": "10",
        "xci_name": "longteng_top_axi_pcie_0_0",
        "xci_path": "ip/longteng_top_axi_pcie_0_0/longteng_top_axi_pcie_0_0.xci",
        "inst_hier_path": "pcie_controller",
        "parameters": {
          "AXIBAR2PCIEBAR_0": {
            "value": "0x00000000"
          },
          "AXIBAR_AS_0": {
            "value": "true"
          },
          "BAR0_SCALE": {
            "value": "Megabytes"
          },
          "BAR0_SIZE": {
            "value": "128"
          },
          "BAR_64BIT": {
            "value": "true"
          },
          "BASE_CLASS_MENU": {
            "value": "Display_controller"
          },
          "CLASS_CODE": {
            "value": "0x030000"
          },
          "DEVICE_ID": {
            "value": "0xbeef"
          },
          "ENABLE_CLASS_CODE": {
            "value": "false"
          },
          "INTERRUPT_PIN": {
            "value": "false"
          },
          "MAX_LINK_SPEED": {
            "value": "5.0_GT/s"
          },
          "M_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "NO_OF_LANES": {
            "value": "X4"
          },
          "NUM_MSI_REQ": {
            "value": "1"
          },
          "SUBSYSTEM_ID": {
            "value": "0xbabe"
          },
          "SUBSYSTEM_VENDOR_ID": {
            "value": "0xcafe"
          },
          "SUB_CLASS_INTERFACE_MENU": {
            "value": "VGA_compatible_controller"
          },
          "S_AXI_DATA_WIDTH": {
            "value": "128"
          },
          "VENDOR_ID": {
            "value": "0xf00d"
          },
          "enable_jtag_dbg": {
            "value": "false"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "S_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI"
          },
          "S_AXI_CTL": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Slave",
            "memory_map_ref": "S_AXI_CTL"
          }
        },
        "addressing": {
          "memory_maps": {
            "S_AXI": {
              "address_blocks": {
                "BAR0": {
                  "base_address": "0",
                  "range": "4G",
                  "width": "32",
                  "usage": "memory",
                  "offset_base_param": "AXIBAR_0",
                  "offset_high_param": "AXIBAR_HIGHADDR_0"
                }
              }
            },
            "S_AXI_CTL": {
              "address_blocks": {
                "CTL0": {
                  "base_address": "0",
                  "range": "256M",
                  "width": "28",
                  "usage": "memory",
                  "offset_base_param": "BASEADDR",
                  "offset_high_param": "HIGHADDR"
                }
              }
            }
          },
          "address_spaces": {
            "M_AXI": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "pcie_clock_generator": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "ip_revision": "31",
        "xci_name": "longteng_top_util_ds_buf_0_2",
        "xci_path": "ip/longteng_top_util_ds_buf_0_2/longteng_top_util_ds_buf_0_2.xci",
        "inst_hier_path": "pcie_clock_generator",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "axi_controller": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "ip_revision": "21",
        "xci_name": "longteng_top_smartconnect_0_0",
        "xci_path": "ip/longteng_top_smartconnect_0_0/longteng_top_smartconnect_0_0.xci",
        "inst_hier_path": "axi_controller",
        "parameters": {
          "NUM_CLKS": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "4"
              },
              "NUM_READ_THREADS": {
                "value": "1"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "4"
              },
              "NUM_WRITE_THREADS": {
                "value": "1"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "memory_controller": {
        "vlnv": "xilinx.com:ip:mig_7series:4.2",
        "ip_revision": "1",
        "xci_name": "longteng_top_mig_7series_0_0",
        "xci_path": "ip/longteng_top_mig_7series_0_0_1/longteng_top_mig_7series_0_0.xci",
        "inst_hier_path": "memory_controller",
        "parameters": {
          "BOARD_MIG_PARAM": {
            "value": "Custom"
          },
          "MIG_DONT_TOUCH_PARAM": {
            "value": "Custom"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "XML_INPUT_FILE": {
            "value": "mig_a.prj"
          }
        }
      },
      "memory_clock_generator": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "ip_revision": "13",
        "xci_name": "longteng_top_clk_wiz_0_0",
        "xci_path": "ip/longteng_top_clk_wiz_0_0/longteng_top_clk_wiz_0_0.xci",
        "inst_hier_path": "memory_clock_generator",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "200.0"
          },
          "CLKOUT1_JITTER": {
            "value": "126.902"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT2_JITTER": {
            "value": "142.107"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "162.035"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "164.985"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_400m"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_200m"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_100m"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "20.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "20.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2.500"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_IN_FREQ": {
            "value": "50.000"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "memory_reset_controller": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_proc_sys_reset_0_1",
        "xci_path": "ip/longteng_top_proc_sys_reset_0_1/longteng_top_proc_sys_reset_0_1.xci",
        "inst_hier_path": "memory_reset_controller"
      },
      "pcie_reset_controller": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_proc_sys_reset_1_0",
        "xci_path": "ip/longteng_top_proc_sys_reset_1_0/longteng_top_proc_sys_reset_1_0.xci",
        "inst_hier_path": "pcie_reset_controller"
      },
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "ip_revision": "12",
        "xci_name": "longteng_top_microblaze_0_0",
        "xci_path": "ip/longteng_top_microblaze_0_0/longteng_top_microblaze_0_0.xci",
        "inst_hier_path": "microblaze_0",
        "parameters": {
          "C_DATA_SIZE": {
            "value": "32"
          },
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          },
          "C_USE_BARREL": {
            "value": "1"
          },
          "C_USE_DCACHE": {
            "value": "0"
          },
          "C_USE_ICACHE": {
            "value": "0"
          },
          "G_TEMPLATE_LIST": {
            "value": "8"
          }
        },
        "interface_ports": {
          "DLMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "ILMB": {
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Instruction",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          },
          "M_AXI_DP": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            },
            "parameters": {
              "master_id": {
                "value": "2"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            },
            "Instruction": {
              "range": "4G",
              "width": "32"
            }
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > longteng_top microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv_bus_definition": "xilinx.com:interface:lmb:1.0",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "longteng_top_dlmb_v10_0",
            "xci_path": "ip/longteng_top_dlmb_v10_0/longteng_top_dlmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "ip_revision": "13",
            "xci_name": "longteng_top_ilmb_v10_0",
            "xci_path": "ip/longteng_top_ilmb_v10_0/longteng_top_ilmb_v10_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_v10",
            "interface_ports": {
              "LMB_M": {
                "vlnv": "xilinx.com:interface:lmb_rtl:1.0",
                "mode": "MirroredMaster",
                "bridges": [
                  "LMB_Sl_0"
                ]
              }
            }
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "longteng_top_dlmb_bram_if_cntlr_0",
            "xci_path": "ip/longteng_top_dlmb_bram_if_cntlr_0/longteng_top_dlmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x80000000 32 > longteng_top microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "ip_revision": "23",
            "xci_name": "longteng_top_ilmb_bram_if_cntlr_0",
            "xci_path": "ip/longteng_top_ilmb_bram_if_cntlr_0/longteng_top_ilmb_bram_if_cntlr_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/ilmb_bram_if_cntlr",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "ip_revision": "7",
            "xci_name": "longteng_top_lmb_bram_0",
            "xci_path": "ip/longteng_top_lmb_bram_0/longteng_top_lmb_bram_0.xci",
            "inst_hier_path": "microblaze_0_local_memory/lmb_bram",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb": {
            "interface_ports": [
              "dlmb_v10/LMB_M",
              "DLMB"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ilmb_v10/LMB_M",
              "ILMB"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          },
          "memory_clock_generator_clk_100m": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "ip_revision": "25",
        "xci_name": "longteng_top_mdm_1_0",
        "xci_path": "ip/longteng_top_mdm_1_0/longteng_top_mdm_1_0.xci",
        "inst_hier_path": "mdm_1"
      },
      "rst_memory_clock_generator_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "14",
        "xci_name": "longteng_top_rst_memory_clock_generator_100M_0",
        "xci_path": "ip/longteng_top_rst_memory_clock_generator_100M_0/longteng_top_rst_memory_clock_generator_100M_0.xci",
        "inst_hier_path": "rst_memory_clock_generator_100M"
      }
    },
    "interface_nets": {
      "CLK_IN_D_0_1": {
        "interface_ports": [
          "clk_pcie_ref",
          "pcie_clock_generator/CLK_IN_D"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "axi_controller/S01_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "mig_7series_0_DDR3": {
        "interface_ports": [
          "DDR3_0",
          "memory_controller/DDR3"
        ]
      },
      "pcie_controller_M_AXI": {
        "interface_ports": [
          "axi_controller/S00_AXI",
          "pcie_controller/M_AXI"
        ]
      },
      "pcie_controller_pcie_7x_mgt": {
        "interface_ports": [
          "pcie_connector",
          "pcie_controller/pcie_7x_mgt"
        ]
      },
      "smartconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_controller/M00_AXI",
          "memory_controller/S_AXI"
        ]
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk_50m",
          "memory_clock_generator/clk_in1"
        ]
      },
      "clk_wiz_0_clk_200m": {
        "ports": [
          "memory_clock_generator/clk_200m",
          "memory_controller/clk_ref_i"
        ]
      },
      "clk_wiz_0_clk_400m": {
        "ports": [
          "memory_clock_generator/clk_400m",
          "memory_controller/sys_clk_i"
        ]
      },
      "ext_reset_in_0_1": {
        "ports": [
          "pcie_reset",
          "memory_reset_controller/ext_reset_in",
          "pcie_reset_controller/ext_reset_in",
          "memory_controller/sys_rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_memory_clock_generator_100M/mb_debug_sys_rst"
        ]
      },
      "memory_clock_generator_clk_100m": {
        "ports": [
          "memory_clock_generator/clk_100m",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_memory_clock_generator_100M/slowest_sync_clk",
          "axi_controller/aclk2"
        ]
      },
      "memory_controller_ui_clk_sync_rst": {
        "ports": [
          "memory_controller/ui_clk_sync_rst",
          "rst_memory_clock_generator_100M/ext_reset_in"
        ]
      },
      "mig_7series_0_init_calib_complete": {
        "ports": [
          "memory_controller/init_calib_complete",
          "ddr3_ready"
        ]
      },
      "mig_7series_0_mmcm_locked": {
        "ports": [
          "memory_controller/mmcm_locked",
          "memory_reset_controller/dcm_locked"
        ]
      },
      "mig_7series_0_ui_clk": {
        "ports": [
          "memory_controller/ui_clk",
          "axi_controller/aclk1",
          "memory_reset_controller/slowest_sync_clk"
        ]
      },
      "pcie_controller_axi_aclk_out": {
        "ports": [
          "pcie_controller/axi_aclk_out",
          "axi_controller/aclk",
          "pcie_reset_controller/slowest_sync_clk"
        ]
      },
      "pcie_controller_mmcm_lock": {
        "ports": [
          "pcie_controller/mmcm_lock",
          "pcie_reset_controller/dcm_locked"
        ]
      },
      "pcie_controller_user_link_up": {
        "ports": [
          "pcie_controller/user_link_up",
          "pcie_ready"
        ]
      },
      "proc_sys_reset_0_peripheral_aresetn": {
        "ports": [
          "memory_reset_controller/peripheral_aresetn",
          "memory_controller/aresetn"
        ]
      },
      "proc_sys_reset_1_interconnect_aresetn": {
        "ports": [
          "pcie_reset_controller/interconnect_aresetn",
          "axi_controller/aresetn"
        ]
      },
      "proc_sys_reset_1_peripheral_aresetn": {
        "ports": [
          "pcie_reset_controller/peripheral_aresetn",
          "pcie_controller/axi_aresetn"
        ]
      },
      "rst_memory_clock_generator_100M_bus_struct_reset": {
        "ports": [
          "rst_memory_clock_generator_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_memory_clock_generator_100M_mb_reset": {
        "ports": [
          "rst_memory_clock_generator_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "util_ds_buf_0_IBUF_OUT": {
        "ports": [
          "pcie_clock_generator/IBUF_OUT",
          "pcie_controller/REFCLK"
        ]
      }
    },
    "addressing": {
      "/pcie_controller": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_memory_controller_memaddr": {
                "address_block": "/memory_controller/memmap/memaddr",
                "offset": "0x00000000",
                "range": "1048560K"
              }
            }
          }
        }
      },
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x80000000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              },
              "SEG_memory_controller_memaddr": {
                "address_block": "/memory_controller/memmap/memaddr",
                "offset": "0x3FFFC000",
                "range": "16K"
              }
            }
          },
          "Instruction": {
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x80002000",
                "range": "8K",
                "offset_high_param": "C_HIGHADDR"
              }
            }
          }
        }
      }
    }
  }
}