<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AMDGPURegisterInfo.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_425160c7594ba0b571d934f7a8c32ff5.html">R600</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPURegisterInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPURegisterInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPURegisterInfo.h - AMDGPURegisterInfo Interface -*- C++ -*-----===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief TargetRegisterInfo interface that is implemented by all hw codegen</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/// targets.</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_R600_AMDGPUREGISTERINFO_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_R600_AMDGPUREGISTERINFO_H</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/Target/TargetRegisterInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="AMDGPURegisterInfo_8h.html#aedf089544bf9a9a8ce4dd3bff13bcca2">   22</a></span>&#160;<span class="preprocessor">#define GET_REGINFO_HEADER</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="AMDGPURegisterInfo_8h.html#a08a185753458ada847ed2d41b47ac1d1">   23</a></span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define GET_REGINFO_ENUM</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#include &quot;AMDGPUGenRegisterInfo.inc&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">class </span>AMDGPUSubtarget;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">class </span>TargetInstrInfo;</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html">   31</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPURegisterInfo.html">AMDGPURegisterInfo</a> : <span class="keyword">public</span> <a class="code" href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a> {</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#ab81c2688fecd521e727ed4a2247e24de">   32</a></span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#ab81c2688fecd521e727ed4a2247e24de">CalleeSavedReg</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">   33</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">ST</a>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a4316a0f022f450df7583d08fe94fe90a">AMDGPURegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;st);</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#ad895be3d6bf27d61e41f776c20864577">   37</a></span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#ad895be3d6bf27d61e41f776c20864577">getReservedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<span class="stringliteral">&quot;Unimplemented&quot;</span>);  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a>();</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  }</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#a2f380d4d7324dc3bcf316f8e12e5f9ac">   41</a></span>&#160;  <span class="keyword">virtual</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a2f380d4d7324dc3bcf316f8e12e5f9ac">getCFGStructurizerRegClass</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<span class="stringliteral">&quot;Unimplemented&quot;</span>); <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  }</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPURegisterInfo.html#ad968346460df5c2fc85e32ceafd42a58">   45</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#ad968346460df5c2fc85e32ceafd42a58">getHWRegIndex</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">Reg</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <a class="code" href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a>(!<span class="stringliteral">&quot;Unimplemented&quot;</span>); <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  }</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  /// \returns the sub reg enum value for the given \p Channel</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  /// (e.g. getSubRegFromChannel(0) -&gt; AMDGPU::sub0)</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a>(<span class="keywordtype">unsigned</span> Channel) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;  <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a>* <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a750fb4c7b191a38a34f9ccea0e94fd2e">getCalleeSavedRegs</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#ab3cb674ac850aeac41ee8f5e2184f724">eliminateFrameIndex</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>, <span class="keywordtype">int</span> SPAdj,</div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                           <span class="keywordtype">unsigned</span> FIOperandNum,</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                           <a class="code" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a1e0dc8c21b6e14de74e4b92779414f1f">getFrameRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a985b5495f47bc35cb6240b8bb61f86c2">getIndirectSubReg</a>(<span class="keywordtype">unsigned</span> IndirectIndex) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;};</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;} <span class="comment">// End namespace llvm</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#endif</span></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a985b5495f47bc35cb6240b8bb61f86c2"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a985b5495f47bc35cb6240b8bb61f86c2">llvm::AMDGPURegisterInfo::getIndirectSubReg</a></div><div class="ttdeci">unsigned getIndirectSubReg(unsigned IndirectIndex) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00060">AMDGPURegisterInfo.cpp:60</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a750fb4c7b191a38a34f9ccea0e94fd2e"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a750fb4c7b191a38a34f9ccea0e94fd2e">llvm::AMDGPURegisterInfo::getCalleeSavedRegs</a></div><div class="ttdeci">const MCPhysReg * getCalleeSavedRegs(const MachineFunction *MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00033">AMDGPURegisterInfo.cpp:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00031">RegisterScavenging.h:31</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a4316a0f022f450df7583d08fe94fe90a"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a4316a0f022f450df7583d08fe94fe90a">llvm::AMDGPURegisterInfo::AMDGPURegisterInfo</a></div><div class="ttdeci">AMDGPURegisterInfo(const AMDGPUSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00020">AMDGPURegisterInfo.cpp:20</a></div></div>
<div class="ttc" id="namespacellvm_html_af1326f50ef96dc5653d5cadd2f9cbbf5"><div class="ttname"><a href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00027">MCRegisterInfo.h:27</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_ad895be3d6bf27d61e41f776c20864577"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#ad895be3d6bf27d61e41f776c20864577">llvm::AMDGPURegisterInfo::getReservedRegs</a></div><div class="ttdeci">BitVector getReservedRegs(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00037">AMDGPURegisterInfo.h:37</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_afe9c61c3b0d699c9ce89369bfd1c915c"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#afe9c61c3b0d699c9ce89369bfd1c915c">llvm::AMDGPURegisterInfo::ST</a></div><div class="ttdeci">const AMDGPUSubtarget &amp; ST</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00033">AMDGPURegisterInfo.h:33</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a2f380d4d7324dc3bcf316f8e12e5f9ac"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a2f380d4d7324dc3bcf316f8e12e5f9ac">llvm::AMDGPURegisterInfo::getCFGStructurizerRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getCFGStructurizerRegClass(MVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00041">AMDGPURegisterInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86Disassembler_html_a1e59b79e1d09149912cad9c0ef2809ad"><div class="ttname"><a href="namespacellvm_1_1X86Disassembler.html#a1e59b79e1d09149912cad9c0ef2809ad">llvm::X86Disassembler::Reg</a></div><div class="ttdeci">Reg</div><div class="ttdoc">All possible values of the reg field in the ModR/M byte. </div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00444">X86DisassemblerDecoder.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html">llvm::AMDGPURegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00031">AMDGPURegisterInfo.h:31</a></div></div>
<div class="ttc" id="GlobalMerge_8cpp_html_a65c1240c404c646dd0e63fdcbf620730"><div class="ttname"><a href="GlobalMerge_8cpp.html#a65c1240c404c646dd0e63fdcbf620730">assert</a></div><div class="ttdeci">assert(Globals.size() &gt; 1)</div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a20f1237520dfe109f5ca3bae48b81cb5"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">unsigned getSubRegFromChannel(unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00048">AMDGPURegisterInfo.cpp:48</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_ad968346460df5c2fc85e32ceafd42a58"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#ad968346460df5c2fc85e32ceafd42a58">llvm::AMDGPURegisterInfo::getHWRegIndex</a></div><div class="ttdeci">virtual unsigned getHWRegIndex(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00045">AMDGPURegisterInfo.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00035">AMDGPUSubtarget.h:35</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_ab81c2688fecd521e727ed4a2247e24de"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#ab81c2688fecd521e727ed4a2247e24de">llvm::AMDGPURegisterInfo::CalleeSavedReg</a></div><div class="ttdeci">static const MCPhysReg CalleeSavedReg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8h_source.html#l00032">AMDGPURegisterInfo.h:32</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_ab3cb674ac850aeac41ee8f5e2184f724"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#ab3cb674ac850aeac41ee8f5e2184f724">llvm::AMDGPURegisterInfo::eliminateFrameIndex</a></div><div class="ttdeci">void eliminateFrameIndex(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00037">AMDGPURegisterInfo.cpp:37</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a1e0dc8c21b6e14de74e4b92779414f1f"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a1e0dc8c21b6e14de74e4b92779414f1f">llvm::AMDGPURegisterInfo::getFrameRegister</a></div><div class="ttdeci">unsigned getFrameRegister(const MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00044">AMDGPURegisterInfo.cpp:44</a></div></div>
<div class="ttc" id="classAMDGPUGenRegisterInfo_html"><div class="ttname"><a href="classAMDGPUGenRegisterInfo.html">AMDGPUGenRegisterInfo</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:43:24 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
