// Seed: 1714056505
module module_0 (
    input id_0,
    input logic id_1,
    input logic id_2
    , id_16, id_17,
    output id_3,
    output logic id_4,
    input logic id_5,
    input tri1 id_6,
    output id_7,
    input id_8,
    input logic id_9,
    input logic id_10
    , id_18,
    output id_11,
    output id_12,
    input logic id_13,
    output logic id_14,
    input logic id_15
);
  assign id_7  = 1;
  assign id_16 = 1;
  logic id_19 = id_6[1 : 1];
  assign id_17 = 1;
endmodule
`resetall
