Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec 28 11:24:45 2023
| Host         : DESKTOP-A37P5SP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file cpu_top_timing_summary_routed.rpt -pb cpu_top_timing_summary_routed.pb -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    240         
TIMING-18  Warning           Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (240)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (684)
5. checking no_input_delay (9)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (240)
--------------------------
 There are 240 register/latch pins with no clock driven by root clock pin: clk_div_inst/slow_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (684)
--------------------------------------------------
 There are 684 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.655        0.000                      0                   27        0.158        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.655        0.000                      0                   27        0.158        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 2.388ns (45.617%)  route 2.847ns (54.383%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  clk_div_inst/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    clk_div_inst/clk_count_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  clk_div_inst/clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.138    clk_div_inst/clk_count_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.472 r  clk_div_inst/clk_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.472    clk_div_inst/clk_count_reg[24]_i_1_n_6
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    clk_div_inst/clk
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[25]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y100        FDCE (Setup_fdce_C_D)        0.062    15.127    clk_div_inst/clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  4.655    

Slack (MET) :             4.766ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.124ns  (logic 2.277ns (44.439%)  route 2.847ns (55.561%))
  Logic Levels:           11  (CARRY4=7 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  clk_div_inst/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    clk_div_inst/clk_count_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.137 r  clk_div_inst/clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.138    clk_div_inst/clk_count_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.361 r  clk_div_inst/clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.361    clk_div_inst/clk_count_reg[24]_i_1_n_7
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.498    14.920    clk_div_inst/clk
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[24]/C
                         clock pessimism              0.180    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X48Y100        FDCE (Setup_fdce_C_D)        0.062    15.127    clk_div_inst/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.127    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                  4.766    

Slack (MET) :             4.882ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 2.274ns (44.413%)  route 2.846ns (55.587%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  clk_div_inst/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    clk_div_inst/clk_count_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.357 r  clk_div_inst/clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.357    clk_div_inst/clk_count_reg[20]_i_1_n_6
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[21]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.357    
  -------------------------------------------------------------------
                         slack                                  4.882    

Slack (MET) :             4.903ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 2.253ns (44.184%)  route 2.846ns (55.816%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  clk_div_inst/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    clk_div_inst/clk_count_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.336 r  clk_div_inst/clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.336    clk_div_inst/clk_count_reg[20]_i_1_n_4
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                  4.903    

Slack (MET) :             4.977ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 2.179ns (43.362%)  route 2.846ns (56.638%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  clk_div_inst/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    clk_div_inst/clk_count_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.262 r  clk_div_inst/clk_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.262    clk_div_inst/clk_count_reg[20]_i_1_n_5
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[22]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                  4.977    

Slack (MET) :             4.993ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.009ns  (logic 2.163ns (43.181%)  route 2.846ns (56.819%))
  Logic Levels:           10  (CARRY4=6 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.023 r  clk_div_inst/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.023    clk_div_inst/clk_count_reg[16]_i_1_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.246 r  clk_div_inst/clk_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.246    clk_div_inst/clk_count_reg[20]_i_1_n_7
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[20]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y99         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  4.993    

Slack (MET) :             4.996ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.160ns (43.147%)  route 2.846ns (56.853%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.243 r  clk_div_inst/clk_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.243    clk_div_inst/clk_count_reg[16]_i_1_n_6
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[17]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.996    

Slack (MET) :             5.017ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.985ns  (logic 2.139ns (42.907%)  route 2.846ns (57.093%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.222 r  clk_div_inst/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.222    clk_div_inst/clk_count_reg[16]_i_1_n_4
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[19]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  5.017    

Slack (MET) :             5.091ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 2.065ns (42.047%)  route 2.846ns (57.953%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.148 r  clk_div_inst/clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.148    clk_div_inst/clk_count_reg[16]_i_1_n_5
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[18]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                  5.091    

Slack (MET) :             5.107ns  (required time - arrival time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 2.049ns (41.858%)  route 2.846ns (58.142%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.937ns = ( 14.937 - 10.000 ) 
    Source Clock Delay      (SCD):    5.237ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.634     5.237    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.456     5.693 f  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.811     6.504    clk_div_inst/clk_count_reg[7]
    SLICE_X49Y96         LUT5 (Prop_lut5_I4_O)        0.124     6.628 r  clk_div_inst/slow_clk_i_5/O
                         net (fo=1, routed)           0.402     7.030    clk_div_inst/slow_clk_i_5_n_0
    SLICE_X49Y97         LUT6 (Prop_lut6_I4_O)        0.124     7.154 r  clk_div_inst/slow_clk_i_3/O
                         net (fo=1, routed)           0.402     7.556    clk_div_inst/slow_clk_i_3_n_0
    SLICE_X49Y98         LUT6 (Prop_lut6_I3_O)        0.124     7.680 f  clk_div_inst/slow_clk_i_2/O
                         net (fo=28, routed)          1.230     8.911    clk_div_inst/slow_clk_i_2_n_0
    SLICE_X48Y94         LUT2 (Prop_lut2_I1_O)        0.124     9.035 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     9.035    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.567 r  clk_div_inst/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.567    clk_div_inst/clk_count_reg[0]_i_1_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.681 r  clk_div_inst/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.681    clk_div_inst/clk_count_reg[4]_i_1_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.795 r  clk_div_inst/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    clk_div_inst/clk_count_reg[8]_i_1_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.909 r  clk_div_inst/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.909    clk_div_inst/clk_count_reg[12]_i_1_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.132 r  clk_div_inst/clk_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.132    clk_div_inst/clk_count_reg[16]_i_1_n_7
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.514    14.937    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[16]/C
                         clock pessimism              0.276    15.213    
                         clock uncertainty           -0.035    15.177    
    SLICE_X48Y98         FDCE (Setup_fdce_C_D)        0.062    15.239    clk_div_inst/clk_count_reg[16]
  -------------------------------------------------------------------
                         required time                         15.239    
                         arrival time                         -10.132    
  -------------------------------------------------------------------
                         slack                                  5.107    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.567     1.486    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_div_inst/clk_count_reg[23]/Q
                         net (fo=2, routed)           0.172     1.799    clk_div_inst/clk_count_reg[23]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  clk_div_inst/clk_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.844    clk_div_inst/clk_count[20]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  clk_div_inst/clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    clk_div_inst/clk_count_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.014 r  clk_div_inst/clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.014    clk_div_inst/clk_count_reg[24]_i_1_n_7
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.997    clk_div_inst/clk
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[24]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    clk_div_inst/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.391ns (69.360%)  route 0.173ns (30.640%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.567     1.486    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_div_inst/clk_count_reg[23]/Q
                         net (fo=2, routed)           0.172     1.799    clk_div_inst/clk_count_reg[23]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  clk_div_inst/clk_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.844    clk_div_inst/clk_count[20]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.959 r  clk_div_inst/clk_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.960    clk_div_inst/clk_count_reg[20]_i_1_n_0
    SLICE_X48Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.050 r  clk_div_inst/clk_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.050    clk_div_inst/clk_count_reg[24]_i_1_n_6
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.997    clk_div_inst/clk
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[25]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X48Y100        FDCE (Hold_fdce_C_D)         0.105     1.856    clk_div_inst/clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_div_inst/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    clk_div_inst/clk
    SLICE_X51Y96         FDCE                                         r  clk_div_inst/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_div_inst/slow_clk_reg/Q
                         net (fo=2, routed)           0.168     1.794    clk_div_inst/led_OBUF
    SLICE_X51Y96         LUT2 (Prop_lut2_I1_O)        0.045     1.839 r  clk_div_inst/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.839    clk_div_inst/slow_clk_i_1_n_0
    SLICE_X51Y96         FDCE                                         r  clk_div_inst/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    clk_div_inst/clk
    SLICE_X51Y96         FDCE                                         r  clk_div_inst/slow_clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDCE (Hold_fdce_C_D)         0.091     1.575    clk_div_inst/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.742%)  route 0.161ns (39.258%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.485    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clk_div_inst/clk_count_reg[3]/Q
                         net (fo=1, routed)           0.161     1.787    clk_div_inst/clk_count_reg_n_0_[3]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.832 r  clk_div_inst/clk_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.832    clk_div_inst/clk_count[0]_i_3_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.895 r  clk_div_inst/clk_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    clk_div_inst/clk_count_reg[0]_i_1_n_4
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     2.002    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[3]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.105     1.590    clk_div_inst/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.485    clk_div_inst/clk
    SLICE_X48Y96         FDCE                                         r  clk_div_inst/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y96         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clk_div_inst/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.172     1.798    clk_div_inst/clk_count_reg[11]
    SLICE_X48Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  clk_div_inst/clk_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.843    clk_div_inst/clk_count[8]_i_2_n_0
    SLICE_X48Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  clk_div_inst/clk_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    clk_div_inst/clk_count_reg[8]_i_1_n_4
    SLICE_X48Y96         FDCE                                         r  clk_div_inst/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     2.002    clk_div_inst/clk
    SLICE_X48Y96         FDCE                                         r  clk_div_inst/clk_count_reg[11]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.105     1.590    clk_div_inst/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.567     1.486    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y99         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_div_inst/clk_count_reg[23]/Q
                         net (fo=2, routed)           0.172     1.799    clk_div_inst/clk_count_reg[23]
    SLICE_X48Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  clk_div_inst/clk_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.844    clk_div_inst/clk_count[20]_i_2_n_0
    SLICE_X48Y99         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.907 r  clk_div_inst/clk_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    clk_div_inst/clk_count_reg[20]_i_1_n_4
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X48Y99         FDCE (Hold_fdce_C_D)         0.105     1.591    clk_div_inst/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.567     1.486    clk_div_inst/clk
    SLICE_X48Y97         FDCE                                         r  clk_div_inst/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y97         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_div_inst/clk_count_reg[15]/Q
                         net (fo=2, routed)           0.173     1.800    clk_div_inst/clk_count_reg[15]
    SLICE_X48Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  clk_div_inst/clk_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.845    clk_div_inst/clk_count[12]_i_2_n_0
    SLICE_X48Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.908 r  clk_div_inst/clk_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    clk_div_inst/clk_count_reg[12]_i_1_n_4
    SLICE_X48Y97         FDCE                                         r  clk_div_inst/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y97         FDCE                                         r  clk_div_inst/clk_count_reg[15]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X48Y97         FDCE (Hold_fdce_C_D)         0.105     1.591    clk_div_inst/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.567     1.486    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y98         FDCE (Prop_fdce_C_Q)         0.141     1.627 r  clk_div_inst/clk_count_reg[19]/Q
                         net (fo=2, routed)           0.173     1.800    clk_div_inst/clk_count_reg[19]
    SLICE_X48Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.845 r  clk_div_inst/clk_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.845    clk_div_inst/clk_count[16]_i_2_n_0
    SLICE_X48Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.908 r  clk_div_inst/clk_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.908    clk_div_inst/clk_count_reg[16]_i_1_n_4
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[19]/C
                         clock pessimism             -0.516     1.486    
    SLICE_X48Y98         FDCE (Hold_fdce_C_D)         0.105     1.591    clk_div_inst/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.485    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y95         FDCE (Prop_fdce_C_Q)         0.141     1.626 r  clk_div_inst/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.173     1.799    clk_div_inst/clk_count_reg[7]
    SLICE_X48Y95         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  clk_div_inst/clk_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.844    clk_div_inst/clk_count[4]_i_2_n_0
    SLICE_X48Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.907 r  clk_div_inst/clk_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.907    clk_div_inst/clk_count_reg[4]_i_1_n_4
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     2.002    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y95         FDCE (Hold_fdce_C_D)         0.105     1.590    clk_div_inst/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 clk_div_inst/clk_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div_inst/clk_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.566     1.485    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y94         FDCE (Prop_fdce_C_Q)         0.141     1.626 f  clk_div_inst/clk_count_reg[0]/Q
                         net (fo=2, routed)           0.173     1.799    clk_div_inst/clk_count_reg_n_0_[0]
    SLICE_X48Y94         LUT2 (Prop_lut2_I0_O)        0.045     1.844 r  clk_div_inst/clk_count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.844    clk_div_inst/clk_count[0]_i_6_n_0
    SLICE_X48Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.914 r  clk_div_inst/clk_count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.914    clk_div_inst/clk_count_reg[0]_i_1_n_7
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.837     2.002    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[0]/C
                         clock pessimism             -0.516     1.485    
    SLICE_X48Y94         FDCE (Hold_fdce_C_D)         0.105     1.590    clk_div_inst/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y94    clk_div_inst/clk_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    clk_div_inst/clk_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y96    clk_div_inst/clk_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    clk_div_inst/clk_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    clk_div_inst/clk_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    clk_div_inst/clk_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y97    clk_div_inst/clk_count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    clk_div_inst/clk_count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X48Y98    clk_div_inst/clk_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_div_inst/clk_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_div_inst/clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_div_inst/clk_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y94    clk_div_inst/clk_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y96    clk_div_inst/clk_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y97    clk_div_inst/clk_count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           695 Endpoints
Min Delay           695 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.790ns  (logic 4.702ns (39.882%)  route 7.088ns (60.118%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 f  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 f  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.124     3.776 f  display/an_OBUF[0]_inst_i_1/O
                         net (fo=7, routed)           1.473     5.248    cpu_inst/an_OBUF[0]
    SLICE_X86Y60         LUT6 (Prop_lut6_I5_O)        0.124     5.372 r  cpu_inst/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.896     8.268    CA_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.522    11.790 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    11.790    CA
    L3                                                                r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.593ns  (logic 4.886ns (42.149%)  route 6.707ns (57.851%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 r  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 r  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.116     3.768 f  display/an_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.301     5.069    cpu_inst/CF_0
    SLICE_X86Y60         LUT6 (Prop_lut6_I4_O)        0.328     5.397 r  cpu_inst/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.686     8.083    CC_OBUF
    L5                   OBUF (Prop_obuf_I_O)         3.510    11.593 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    11.593    CC
    L5                                                                r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.532ns  (logic 4.909ns (42.570%)  route 6.623ns (57.430%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 r  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 r  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.116     3.768 f  display/an_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.008     4.776    cpu_inst/CF_0
    SLICE_X88Y60         LUT6 (Prop_lut6_I4_O)        0.328     5.104 r  cpu_inst/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.895     7.999    CB_OBUF
    N1                   OBUF (Prop_obuf_I_O)         3.533    11.532 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    11.532    CB
    N1                                                                r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.529ns  (logic 4.899ns (42.492%)  route 6.630ns (57.508%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 r  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 r  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.116     3.768 f  display/an_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.017     4.785    cpu_inst/CF_0
    SLICE_X88Y60         LUT6 (Prop_lut6_I1_O)        0.328     5.113 r  cpu_inst/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.893     8.006    CE_OBUF
    K3                   OBUF (Prop_obuf_I_O)         3.523    11.529 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    11.529    CE
    K3                                                                r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.386ns  (logic 4.900ns (43.036%)  route 6.486ns (56.964%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 r  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 r  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.116     3.768 f  display/an_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.227     4.995    cpu_inst/CF_0
    SLICE_X86Y61         LUT6 (Prop_lut6_I1_O)        0.328     5.323 r  cpu_inst/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.539     7.862    CD_OBUF
    L4                   OBUF (Prop_obuf_I_O)         3.524    11.386 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    11.386    CD
    L4                                                                r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.163ns  (logic 4.908ns (43.962%)  route 6.256ns (56.038%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 r  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 r  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.116     3.768 f  display/an_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.002     4.770    cpu_inst/CF_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I2_O)        0.328     5.098 r  cpu_inst/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.534     7.632    CF_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.532    11.163 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    11.163    CF
    M2                                                                r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.927ns  (logic 4.899ns (44.834%)  route 6.028ns (55.166%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 r  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 r  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.116     3.768 f  display/an_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           0.614     4.382    cpu_inst/CF_0
    SLICE_X88Y61         LUT6 (Prop_lut6_I4_O)        0.328     4.710 r  cpu_inst/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.694     7.404    CG_OBUF
    L6                   OBUF (Prop_obuf_I_O)         3.523    10.927 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    10.927    CG
    L6                                                                r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.921ns  (logic 4.731ns (43.319%)  route 6.190ns (56.681%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE                         0.000     0.000 r  display/selector.place_reg[28]/C
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[28]/Q
                         net (fo=5, routed)           1.193     1.649    display/selector.place_reg[28]
    SLICE_X88Y67         LUT4 (Prop_lut4_I2_O)        0.124     1.773 r  display/an_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.689     2.463    display/an_OBUF[2]_inst_i_11_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.587 r  display/an_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.811     3.398    display/an_OBUF[2]_inst_i_6_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  display/an_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.794     4.316    display/an_OBUF[2]_inst_i_2_n_0
    SLICE_X88Y65         LUT4 (Prop_lut4_I0_O)        0.152     4.468 r  display/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.702     7.170    an_OBUF[2]
    M3                   OBUF (Prop_obuf_I_O)         3.751    10.921 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.921    an[2]
    M3                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.637ns  (logic 4.483ns (46.517%)  route 5.154ns (53.483%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y72         FDRE                         0.000     0.000 r  display/selector.place_reg[28]/C
    SLICE_X87Y72         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  display/selector.place_reg[28]/Q
                         net (fo=5, routed)           1.193     1.649    display/selector.place_reg[28]
    SLICE_X88Y67         LUT4 (Prop_lut4_I2_O)        0.124     1.773 r  display/an_OBUF[2]_inst_i_11/O
                         net (fo=1, routed)           0.689     2.463    display/an_OBUF[2]_inst_i_11_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.124     2.587 r  display/an_OBUF[2]_inst_i_6/O
                         net (fo=1, routed)           0.811     3.398    display/an_OBUF[2]_inst_i_6_n_0
    SLICE_X88Y66         LUT6 (Prop_lut6_I5_O)        0.124     3.522 r  display/an_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.794     4.316    display/an_OBUF[2]_inst_i_2_n_0
    SLICE_X88Y65         LUT4 (Prop_lut4_I3_O)        0.124     4.440 r  display/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.667     6.106    an_OBUF[1]
    M6                   OBUF (Prop_obuf_I_O)         3.531     9.637 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.637    an[1]
    M6                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/selector.place_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 4.783ns (50.691%)  route 4.653ns (49.309%))
  Logic Levels:           5  (FDRE=1 LUT4=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE                         0.000     0.000 r  display/selector.place_reg[13]/C
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  display/selector.place_reg[13]/Q
                         net (fo=5, routed)           1.155     1.611    display/selector.place_reg[13]
    SLICE_X88Y66         LUT4 (Prop_lut4_I2_O)        0.148     1.759 f  display/an_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.800     2.559    display/an_OBUF[0]_inst_i_7_n_0
    SLICE_X88Y67         LUT5 (Prop_lut5_I4_O)        0.328     2.887 f  display/an_OBUF[0]_inst_i_3/O
                         net (fo=4, routed)           0.765     3.652    display/an_OBUF[0]_inst_i_3_n_0
    SLICE_X88Y64         LUT5 (Prop_lut5_I1_O)        0.116     3.768 r  display/an_OBUF[3]_inst_i_2/O
                         net (fo=8, routed)           1.933     5.701    an_OBUF[3]
    N5                   OBUF (Prop_obuf_I_O)         3.735     9.437 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.437    an[3]
    N5                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cpu_inst/accu_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/memory_data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.622%)  route 0.138ns (49.378%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDCE                         0.000     0.000 r  cpu_inst/accu_reg[6]/C
    SLICE_X82Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/accu_reg[6]/Q
                         net (fo=6, routed)           0.138     0.279    cpu_inst/accu_reg_n_0_[6]
    SLICE_X84Y57         FDCE                                         r  cpu_inst/memory_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/accu_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/memory_data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.141ns (48.234%)  route 0.151ns (51.766%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDCE                         0.000     0.000 r  cpu_inst/accu_reg[2]/C
    SLICE_X82Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/accu_reg[2]/Q
                         net (fo=6, routed)           0.151     0.292    cpu_inst/accu_reg_n_0_[2]
    SLICE_X82Y57         FDCE                                         r  cpu_inst/memory_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/memory_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_inst/ram_data_reg[8][7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.141ns (48.033%)  route 0.153ns (51.967%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y57         FDCE                         0.000     0.000 r  cpu_inst/memory_data_out_reg[7]/C
    SLICE_X82Y57         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/memory_data_out_reg[7]/Q
                         net (fo=16, routed)          0.153     0.294    mem_inst/D[7]
    SLICE_X82Y55         FDCE                                         r  mem_inst/ram_data_reg[8][7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/accu_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/memory_data_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.164ns (55.371%)  route 0.132ns (44.629%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDCE                         0.000     0.000 r  cpu_inst/accu_reg[3]/C
    SLICE_X84Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_inst/accu_reg[3]/Q
                         net (fo=6, routed)           0.132     0.296    cpu_inst/accu_reg_n_0_[3]
    SLICE_X84Y57         FDCE                                         r  cpu_inst/memory_data_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/accu_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/memory_data_out_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.090%)  route 0.158ns (52.910%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y58         FDCE                         0.000     0.000 r  cpu_inst/accu_reg[7]/C
    SLICE_X82Y58         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cpu_inst/accu_reg[7]/Q
                         net (fo=5, routed)           0.158     0.299    cpu_inst/accu_reg_n_0_[7]
    SLICE_X82Y57         FDCE                                         r  cpu_inst/memory_data_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/memory_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_inst/ram_data_reg[14][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.164ns (54.637%)  route 0.136ns (45.363%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDCE                         0.000     0.000 r  cpu_inst/memory_data_out_reg[0]/C
    SLICE_X84Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_inst/memory_data_out_reg[0]/Q
                         net (fo=16, routed)          0.136     0.300    mem_inst/D[0]
    SLICE_X87Y56         FDCE                                         r  mem_inst/ram_data_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/memory_data_out_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_inst/ram_data_reg[15][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.383%)  route 0.138ns (45.617%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDCE                         0.000     0.000 r  cpu_inst/memory_data_out_reg[3]/C
    SLICE_X84Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_inst/memory_data_out_reg[3]/Q
                         net (fo=16, routed)          0.138     0.302    mem_inst/D[3]
    SLICE_X85Y55         FDCE                                         r  mem_inst/ram_data_reg[15][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/accu_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cpu_inst/memory_data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (53.870%)  route 0.140ns (46.130%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y56         FDCE                         0.000     0.000 r  cpu_inst/accu_reg[0]/C
    SLICE_X84Y56         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_inst/accu_reg[0]/Q
                         net (fo=5, routed)           0.140     0.304    cpu_inst/accu_reg_n_0_[0]
    SLICE_X84Y57         FDCE                                         r  cpu_inst/memory_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/memory_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_inst/ram_data_reg[15][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.164ns (52.913%)  route 0.146ns (47.087%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDCE                         0.000     0.000 r  cpu_inst/memory_data_out_reg[1]/C
    SLICE_X84Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_inst/memory_data_out_reg[1]/Q
                         net (fo=16, routed)          0.146     0.310    mem_inst/D[1]
    SLICE_X85Y55         FDCE                                         r  mem_inst/ram_data_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cpu_inst/memory_data_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_inst/ram_data_reg[14][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.164ns (52.497%)  route 0.148ns (47.503%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y57         FDCE                         0.000     0.000 r  cpu_inst/memory_data_out_reg[1]/C
    SLICE_X84Y57         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  cpu_inst/memory_data_out_reg[1]/Q
                         net (fo=16, routed)          0.148     0.312    mem_inst/D[1]
    SLICE_X82Y56         FDCE                                         r  mem_inst/ram_data_reg[14][1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.808ns  (logic 4.081ns (52.270%)  route 3.727ns (47.730%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.632     5.235    clk_div_inst/clk
    SLICE_X51Y96         FDCE                                         r  clk_div_inst/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.456     5.691 r  clk_div_inst/slow_clk_reg/Q
                         net (fo=2, routed)           0.709     6.400    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.496 r  led_OBUF_BUFG_inst/O
                         net (fo=241, routed)         3.018     9.513    led_OBUF_BUFG
    F6                   OBUF (Prop_obuf_I_O)         3.529    13.043 r  led_OBUF_inst/O
                         net (fo=0)                   0.000    13.043    led
    F6                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_div_inst/slow_clk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.423ns  (logic 1.397ns (57.671%)  route 1.025ns (42.329%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    clk_div_inst/clk
    SLICE_X51Y96         FDCE                                         r  clk_div_inst/slow_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clk_div_inst/slow_clk_reg/Q
                         net (fo=2, routed)           0.270     1.895    led_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.921 r  led_OBUF_BUFG_inst/O
                         net (fo=241, routed)         0.755     2.677    led_OBUF_BUFG
    F6                   OBUF (Prop_obuf_I_O)         1.230     3.907 r  led_OBUF_inst/O
                         net (fo=0)                   0.000     3.907    led
    F6                                                                r  led (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.507ns (26.668%)  route 4.144ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.144     5.651    clk_div_inst/AR[0]
    SLICE_X48Y94         FDCE                                         f  clk_div_inst/clk_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.507ns (26.668%)  route 4.144ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.144     5.651    clk_div_inst/AR[0]
    SLICE_X48Y94         FDCE                                         f  clk_div_inst/clk_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.507ns (26.668%)  route 4.144ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.144     5.651    clk_div_inst/AR[0]
    SLICE_X48Y94         FDCE                                         f  clk_div_inst/clk_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.651ns  (logic 1.507ns (26.668%)  route 4.144ns (73.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.144     5.651    clk_div_inst/AR[0]
    SLICE_X48Y94         FDCE                                         f  clk_div_inst/clk_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y94         FDCE                                         r  clk_div_inst/clk_count_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.507ns (27.345%)  route 4.004ns (72.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.004     5.511    clk_div_inst/AR[0]
    SLICE_X48Y95         FDCE                                         f  clk_div_inst/clk_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.507ns (27.345%)  route 4.004ns (72.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.004     5.511    clk_div_inst/AR[0]
    SLICE_X48Y95         FDCE                                         f  clk_div_inst/clk_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.507ns (27.345%)  route 4.004ns (72.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.004     5.511    clk_div_inst/AR[0]
    SLICE_X48Y95         FDCE                                         f  clk_div_inst/clk_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.511ns  (logic 1.507ns (27.345%)  route 4.004ns (72.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         4.004     5.511    clk_div_inst/AR[0]
    SLICE_X48Y95         FDCE                                         f  clk_div_inst/clk_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y95         FDCE                                         r  clk_div_inst/clk_count_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/slow_clk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.507ns (27.993%)  route 3.876ns (72.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.934ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         3.876     5.383    clk_div_inst/AR[0]
    SLICE_X51Y96         FDCE                                         f  clk_div_inst/slow_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.511     4.934    clk_div_inst/clk
    SLICE_X51Y96         FDCE                                         r  clk_div_inst/slow_clk_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.361ns  (logic 1.507ns (28.108%)  route 3.854ns (71.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.936ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=203, routed)         3.854     5.361    clk_div_inst/AR[0]
    SLICE_X48Y96         FDCE                                         f  clk_div_inst/clk_count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.513     4.936    clk_div_inst/clk
    SLICE_X48Y96         FDCE                                         r  clk_div_inst/clk_count_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.275ns (15.873%)  route 1.455ns (84.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.455     1.730    clk_div_inst/AR[0]
    SLICE_X48Y99         FDCE                                         f  clk_div_inst/clk_count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.275ns (15.873%)  route 1.455ns (84.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.455     1.730    clk_div_inst/AR[0]
    SLICE_X48Y99         FDCE                                         f  clk_div_inst/clk_count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.275ns (15.873%)  route 1.455ns (84.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.455     1.730    clk_div_inst/AR[0]
    SLICE_X48Y99         FDCE                                         f  clk_div_inst/clk_count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.730ns  (logic 0.275ns (15.873%)  route 1.455ns (84.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.455     1.730    clk_div_inst/AR[0]
    SLICE_X48Y99         FDCE                                         f  clk_div_inst/clk_count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y99         FDCE                                         r  clk_div_inst/clk_count_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.275ns (15.473%)  route 1.500ns (84.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.500     1.775    clk_div_inst/AR[0]
    SLICE_X48Y100        FDCE                                         f  clk_div_inst/clk_count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.997    clk_div_inst/clk
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.775ns  (logic 0.275ns (15.473%)  route 1.500ns (84.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.997ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.500     1.775    clk_div_inst/AR[0]
    SLICE_X48Y100        FDCE                                         f  clk_div_inst/clk_count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.832     1.997    clk_div_inst/clk
    SLICE_X48Y100        FDCE                                         r  clk_div_inst/clk_count_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.275ns (15.318%)  route 1.518ns (84.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.518     1.793    clk_div_inst/AR[0]
    SLICE_X48Y98         FDCE                                         f  clk_div_inst/clk_count_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.275ns (15.318%)  route 1.518ns (84.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.518     1.793    clk_div_inst/AR[0]
    SLICE_X48Y98         FDCE                                         f  clk_div_inst/clk_count_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.275ns (15.318%)  route 1.518ns (84.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.518     1.793    clk_div_inst/AR[0]
    SLICE_X48Y98         FDCE                                         f  clk_div_inst/clk_count_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_div_inst/clk_count_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.793ns  (logic 0.275ns (15.318%)  route 1.518ns (84.682%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=203, routed)         1.518     1.793    clk_div_inst/AR[0]
    SLICE_X48Y98         FDCE                                         f  clk_div_inst/clk_count_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.838     2.003    clk_div_inst/clk
    SLICE_X48Y98         FDCE                                         r  clk_div_inst/clk_count_reg[19]/C





