```verilog
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out
);

    // Sum-of-Products (SOP) form based on the K-map
    // Simplified expression: out = (a' & b & d') | (a & b' & d) | (a & b & d')
    assign out = (~a & b & ~d) | (a & ~b & d) | (a & b & ~d);

endmodule
```