module phy(
	   input
	   in1,
	   in2,
	   in3,
	   output reg
	   out1,
	   out2,
	   out3
	   );
   
   assign out1=in1;
   assign out2=in2;
   assign out3=in3;
   
endmodule // phy
