Release 8.1i - xst I.27
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
     5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "mb_opb_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp20ff896-6
Output File Name                   : "../implementation/mb_opb_wrapper/mb_opb_wrapper.ngc"

---- Source Options
Top Module Name                    : mb_opb_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/mb_opb_wrapper}

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
The following parameters have been added:
Optimization Effort                : 1

=========================================================================

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/inferred_lut4.vhd" in Library proc_common_v2_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder_bit.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_bit.vhd" in Library proc_common_v2_00_a.
Entity <counter_bit> compiled.
Entity <counter_bit> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 365. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" Line 380. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_occ_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_counter_top.vhd" in Library proc_common_v2_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_adder.vhd" in Library proc_common_v2_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" in Library proc_common_v2_00_a.
Package <Common_Types> compiled.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/common_types_pkg.vhd" Line 171. In the function Get_RLOC_Name, not all control paths contain a return statement.
Package body <Common_Types> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter.vhd" in Library proc_common_v2_00_a.
Entity <Counter> compiled.
Entity <Counter> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family.vhd" in Library proc_common_v2_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/coregen_comp_defs.vhd" in Library proc_common_v2_00_a.
Package <coregen_comp_defs> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_common_v2_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/addsub.vhd" in Library proc_common_v2_00_a.
Entity <addsub> compiled.
Entity <addsub> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr> compiled.
Entity <direct_path_cntr> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/direct_path_cntr_ai.vhd" in Library proc_common_v2_00_a.
Entity <direct_path_cntr_ai> compiled.
Entity <direct_path_cntr_ai> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/down_counter.vhd" in Library proc_common_v2_00_a.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/eval_timer.vhd" in Library proc_common_v2_00_a.
Entity <eval_timer> compiled.
Entity <eval_timer> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_steer.vhd" in Library proc_common_v2_00_a.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ld_arith_reg2.vhd" in Library proc_common_v2_00_a.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_encode_sel.vhd" in Library proc_common_v2_00_a.
Entity <mux_encode_sel> compiled.
Entity <mux_encode_sel> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/mux_onehot.vhd" in Library proc_common_v2_00_a.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd" in Library proc_common_v2_00_a.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate.vhd" in Library proc_common_v2_00_a.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pf_dpram_select.vhd" in Library proc_common_v2_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect.vhd" in Library proc_common_v2_00_a.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_mask.vhd" in Library proc_common_v2_00_a.
Entity <pselect_mask> compiled.
Entity <pselect_mask> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl16_fifo.vhd" in Library proc_common_v2_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo.vhd" in Library proc_common_v2_00_a.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo2.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu.vhd" in Library proc_common_v2_00_a.
Entity <srl_fifo_rbu> compiled.
Entity <srl_fifo_rbu> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/valid_be.vhd" in Library proc_common_v2_00_a.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/pf_dly1_mux.vhd" in Library wrpfifo_v1_01_b.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/ipif_control_rd.vhd" in Library rdpfifo_v1_01_b.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_dp_cntl.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/ipif_control_wr.vhd" in Library wrpfifo_v1_01_b.
Entity <ipif_control_wr> compiled.
Entity <ipif_control_wr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_dp_cntl.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_flex_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_flex_addr_cntr> compiled.
Entity <opb_flex_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/srl_fifo3.vhd" in Library opb_ipif_v3_01_a.
Entity <srl_fifo3> compiled.
Entity <srl_fifo3> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/write_buffer.vhd" in Library opb_ipif_v3_01_a.
Entity <write_buffer> compiled.
Entity <write_buffer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/reset_mir.vhd" in Library opb_ipif_v3_01_a.
Entity <reset_mir> compiled.
Entity <reset_mir> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr> compiled.
Entity <brst_addr_cntr> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/brst_addr_cntr_reg.vhd" in Library opb_ipif_v3_01_a.
Entity <brst_addr_cntr_reg> compiled.
Entity <brst_addr_cntr_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_be_gen.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_be_gen> compiled.
Entity <opb_be_gen> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/interrupt_control_v1_00_a/hdl/vhdl/interrupt_control.vhd" in Library interrupt_control_v1_00_a.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/wrpfifo_v1_01_b/hdl/vhdl/wrpfifo_top.vhd" in Library wrpfifo_v1_01_b.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v1_01_b/hdl/vhdl/rdpfifo_top.vhd" in Library rdpfifo_v1_01_b.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_bam.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_bam> compiled.
Entity <opb_bam> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/opb_arb_pkg.vhd" in Library opb_arbiter_v1_02_e.
Package <opb_arb_pkg> compiled.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/opb_arb_pkg.vhd" Line 395. In the function Get_RLOC_Name, not all control paths contain a return statement.
WARNING:HDLParsers:3534 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/opb_arb_pkg.vhd" Line 410. In the function Get_Reg_File_Area, not all control paths contain a return statement.
Package body <opb_arb_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_ipif_v3_01_a/hdl/vhdl/opb_ipif.vhd" in Library opb_ipif_v3_01_a.
Entity <opb_ipif> compiled.
Entity <opb_ipif> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/onehot2encoded.vhd" in Library opb_arbiter_v1_02_e.
Entity <onehot2encoded> compiled.
Entity <onehot2encoded> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/priority_reg.vhd" in Library opb_arbiter_v1_02_e.
Entity <priority_reg> compiled.
Entity <priority_reg> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/watchdog_timer.vhd" in Library opb_arbiter_v1_02_e.
Entity <watchdog_timer> compiled.
Entity <watchdog_timer> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/control_register_logic.vhd" in Library opb_arbiter_v1_02_e.
Entity <control_register_logic> compiled.
Entity <control_register_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/priority_register_logic.vhd" in Library opb_arbiter_v1_02_e.
Entity <priority_register_logic> compiled.
Entity <priority_register_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/ipif_regonly_slave.vhd" in Library opb_arbiter_v1_02_e.
Entity <ipif_regonly_slave> compiled.
Entity <ipif_regonly_slave> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/arb2bus_data_mux.vhd" in Library opb_arbiter_v1_02_e.
Entity <arb2bus_data_mux> compiled.
Entity <arb2bus_data_mux> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/arbitration_logic.vhd" in Library opb_arbiter_v1_02_e.
Entity <arbitration_logic> compiled.
Entity <arbitration_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/park_lock_logic.vhd" in Library opb_arbiter_v1_02_e.
Entity <park_lock_logic> compiled.
Entity <park_lock_logic> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_utils_v1_00_a/hdl/vhdl/conv_funs_pkg.vhd" in Library proc_utils_v1_00_a.
Package <conv_funs_pkg> compiled.
Package body <conv_funs_pkg> compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/opb_arbiter_core.vhd" in Library opb_arbiter_v1_02_e.
Entity <opb_arbiter_core> compiled.
Entity <opb_arbiter_core> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_muxcy.vhd" in Library opb_arbiter_v1_02_e.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/mux_onehot.vhd" in Library opb_arbiter_v1_02_e.
Entity <mux_onehot> compiled.
Entity <mux_onehot> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_bits.vhd" in Library opb_arbiter_v1_02_e.
Entity <or_bits> compiled.
Entity <or_bits> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd" in Library opb_arbiter_v1_02_e.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/opb_arbiter.vhd" in Library opb_arbiter_v1_02_e.
Entity <opb_arbiter> compiled.
Entity <opb_arbiter> (Architecture <implementation>) compiled.
Compiling vhdl file "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/hdl/vhdl/opb_v20.vhd" in Library opb_v20_v1_10_c.
Entity <opb_v20> compiled.
Entity <opb_v20> (Architecture <imp>) compiled.
Compiling vhdl file "C:/MyProject/flash_test_edk14/hdl/mb_opb_wrapper.vhd" in Library work.
Entity <mb_opb_wrapper> compiled.
Entity <mb_opb_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <mb_opb_wrapper> (Architecture <STRUCTURE>).
    Set user-defined property "X_CORE_INFO =  opb_v20_v1_10_c" for unit <mb_opb_wrapper>.
Instantiating component <opb_v20> from library <opb_v20_v1_10_c>.
Entity <mb_opb_wrapper> analyzed. Unit <mb_opb_wrapper> generated.

Analyzing generic Entity <opb_v20> (Architecture <imp>).
	C_BASEADDR = <u>11111111111111111111111111111111

	C_HIGHADDR = <u>00000000000000000000000000000000

	C_OPB_AWIDTH = 32

	C_OPB_DWIDTH = 32

	C_NUM_MASTERS = 2

	C_NUM_SLAVES = 4

	C_USE_LUT_OR = 1

	C_EXT_RESET_HIGH = 0

	C_DYNAM_PRIORITY = 0

	C_PARK = 0

	C_PROC_INTRFCE = 0

	C_REG_GRANTS = 1

	C_DEV_BLK_ID = 0

	C_DEV_MIR_ENABLE = 0

WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/hdl/vhdl/opb_v20.vhd" line 475: Generating a Black Box for component <SRL16>.
    Set user-defined property "INIT =  FFFF" for instance <POR_SRL_I> in unit <opb_v20>.
WARNING:Xst:766 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/hdl/vhdl/opb_v20.vhd" line 489: Generating a Black Box for component <FDS>.
WARNING:Xst:821 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/hdl/vhdl/opb_v20.vhd" line 543: Loop body will iterate zero times
WARNING:Xst:821 - "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/hdl/vhdl/opb_v20.vhd" line 546: Loop body will iterate zero times
Entity <opb_v20> analyzed. Unit <opb_v20> generated.

Analyzing generic Entity <or_gate> (Architecture <imp>).
	C_OR_WIDTH = 2

	C_BUS_WIDTH = 32

	C_USE_LUT_OR = <u>1

Entity <or_gate> analyzed. Unit <or_gate> generated.

Analyzing generic Entity <or_gate.0> (Architecture <imp>).
	C_OR_WIDTH = 2

	C_BUS_WIDTH = 4

	C_USE_LUT_OR = <u>1

Entity <or_gate.0> analyzed. Unit <or_gate.0> generated.

Analyzing generic Entity <or_gate.1> (Architecture <imp>).
	C_OR_WIDTH = 2

	C_BUS_WIDTH = 1

	C_USE_LUT_OR = <u>1

Entity <or_gate.1> analyzed. Unit <or_gate.1> generated.

Analyzing generic Entity <or_gate.2> (Architecture <imp>).
	C_OR_WIDTH = 1

	C_BUS_WIDTH = 1

	C_USE_LUT_OR = <u>1

Entity <or_gate.2> analyzed. Unit <or_gate.2> generated.

Analyzing generic Entity <or_gate.3> (Architecture <imp>).
	C_OR_WIDTH = 4

	C_BUS_WIDTH = 1

	C_USE_LUT_OR = <u>1

Entity <or_gate.3> analyzed. Unit <or_gate.3> generated.

Analyzing generic Entity <or_gate.4> (Architecture <imp>).
	C_OR_WIDTH = 4

	C_BUS_WIDTH = 32

	C_USE_LUT_OR = <u>1

Entity <or_gate.4> analyzed. Unit <or_gate.4> generated.

Analyzing generic Entity <opb_arbiter> (Architecture <implementation>).
	C_BASEADDR = <u>11111111111111111111111111111111

	C_HIGHADDR = <u>00000000000000000000000000000000

	C_NUM_MASTERS = 2

	C_OPB_DWIDTH = 32

	C_OPB_AWIDTH = 32

	C_DYNAM_PRIORITY = 0

	C_PARK = 0

	C_PROC_INTRFCE = 0

	C_REG_GRANTS = 1

	C_DEV_BLK_ID = 0

	C_DEV_MIR_ENABLE = 0

Entity <opb_arbiter> analyzed. Unit <opb_arbiter> generated.

Analyzing generic Entity <opb_arbiter_core> (Architecture <implementation>).
	C_BASEADDR = <u>11111111111111111111111111111111

	C_HIGHADDR = <u>00000000000000000000000000000000

	C_NUM_MASTERS = 2

	C_OPBDATA_WIDTH = 32

	C_OPBADDR_WIDTH = 32

	C_DYNAM_PRIORITY = <u>0

	C_REG_GRANTS = <u>1

	C_PARK = <u>0

	C_PROC_INTRFCE = <u>0

	C_DEV_BLK_ID = 0

	C_DEV_MIR_ENABLE = 0

Entity <opb_arbiter_core> analyzed. Unit <opb_arbiter_core> generated.

Analyzing Entity <watchdog_timer> (Architecture <implementation>).
Entity <watchdog_timer> analyzed. Unit <watchdog_timer> generated.

Analyzing generic Entity <control_register_logic> (Architecture <implementation>).
	C_OPBDATA_WIDTH = 32

	C_NUM_MID_BITS = 1

	C_DYNAM_PRIORITY = <u>0

	C_PARK = <u>0

	C_PROC_INTRFCE = <u>0

Entity <control_register_logic> analyzed. Unit <control_register_logic> generated.

Analyzing generic Entity <priority_register_logic> (Architecture <implementation>).
	C_NUM_MASTERS = 2

	C_OPBDATA_WIDTH = 32

	C_NUM_MID_BITS = 1

	C_DYNAM_PRIORITY = <u>0

Entity <priority_register_logic> analyzed. Unit <priority_register_logic> generated.

Analyzing generic Entity <priority_reg> (Architecture <implementation>).
	C_RESET_VALUE = <u>0

	C_NUM_MID_BITS = 1

	C_OPBDATA_WIDTH = 32

Entity <priority_reg> analyzed. Unit <priority_reg> generated.

Analyzing generic Entity <priority_reg.5> (Architecture <implementation>).
	C_RESET_VALUE = <u>1

	C_NUM_MID_BITS = 1

	C_OPBDATA_WIDTH = 32

Entity <priority_reg.5> analyzed. Unit <priority_reg.5> generated.

Analyzing generic Entity <arbitration_logic> (Architecture <implementation>).
	C_NUM_MASTERS = 2

	C_NUM_MID_BITS = 1

	C_OPBDATA_WIDTH = 32

	C_DYNAM_PRIORITY = <u>0

	C_REG_GRANTS = <u>1

Entity <arbitration_logic> analyzed. Unit <arbitration_logic> generated.

Analyzing generic Entity <park_lock_logic> (Architecture <implementation>).
	C_NUM_MASTERS = 2

	C_NUM_MID_BITS = 1

	C_PARK = <u>0

	C_REG_GRANTS = <u>1

Entity <park_lock_logic> analyzed. Unit <park_lock_logic> generated.

Analyzing generic Entity <or_bits> (Architecture <implementation>).
	C_NUM_BITS = 2

	C_START_BIT = 0

	C_BUS_SIZE = 2

Entity <or_bits> analyzed. Unit <or_bits> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <or_bits>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_bits.vhd".
Unit <or_bits> synthesized.


Synthesizing Unit <priority_reg_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/priority_reg.vhd".
WARNING:Xst:647 - Input <Bus2ip_data<0:30>> is never used.
    Found 1-bit register for signal <master_id<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <priority_reg_0> synthesized.


Synthesizing Unit <priority_reg>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/priority_reg.vhd".
WARNING:Xst:647 - Input <Bus2ip_data<0:30>> is never used.
    Found 1-bit register for signal <master_id<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <priority_reg> synthesized.


Synthesizing Unit <park_lock_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/park_lock_logic.vhd".
WARNING:Xst:647 - Input <Park_enable> is never used.
WARNING:Xst:647 - Input <Park_master_notlast> is never used.
WARNING:Xst:647 - Input <Park_master_id<0>> is never used.
WARNING:Xst:1780 - Signal <pend_req> is never used or assigned.
WARNING:Xst:646 - Signal <others_park> is assigned but never used.
WARNING:Xst:1780 - Signal <pend_req_cmb> is never used or assigned.
WARNING:Xst:1780 - Signal <park_d1> is never used or assigned.
WARNING:Xst:1780 - Signal <any_request> is never used or assigned.
WARNING:Xst:646 - Signal <park_fe> is assigned but never used.
WARNING:Xst:646 - Signal <park> is assigned but never used.
    Found 2-bit register for signal <grant_last_reg>.
    Found 2-bit register for signal <mgrant_reg_i>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <park_lock_logic> synthesized.


Synthesizing Unit <arbitration_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/arbitration_logic.vhd".
WARNING:Xst:1780 - Signal <engrntreg_cs> is never used or assigned.
WARNING:Xst:1780 - Signal <engrntcmb_ns> is never used or assigned.
WARNING:Xst:646 - Signal <request_lvl_n<1>> is assigned but never used.
WARNING:Xst:1780 - Signal <engrntreg_ns> is never used or assigned.
WARNING:Xst:1780 - Signal <en_grant_reg> is never used or assigned.
WARNING:Xst:1780 - Signal <engrntcmb_cs> is never used or assigned.
WARNING:Xst:1780 - Signal <any_grant> is never used or assigned.
WARNING:Xst:1780 - Signal <M_muxout<0><1>> is never used or assigned.
WARNING:Xst:1780 - Signal <M_muxout<1><1>> is never used or assigned.
    Found 4x1-bit ROM for signal <M_req_lvl<0><0>>.
    Found 4x1-bit ROM for signal <M_req_lvl<0><1>>.
    Found 8x1-bit ROM for signal <arbcycle_ns<0>>.
    Found 8x1-bit ROM for signal <Arb_cycle>.
    Found 4x1-bit ROM for signal <M_req_lvl<1><0>>.
    Found 4x1-bit ROM for signal <M_req_lvl<1><1>>.
    Found 1-bit 4-to-1 multiplexer for signal <$n0018>.
    Found 1-bit register for signal <arbcycle_cs<0>>.
    Summary:
	inferred   6 ROM(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <arbitration_logic> synthesized.


Synthesizing Unit <priority_register_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/priority_register_logic.vhd".
WARNING:Xst:647 - Input <MGrant> is never used.
WARNING:Xst:653 - Signal <shift> is used but never assigned. Tied to value 00.
WARNING:Xst:646 - Signal <mgrant_n_pad> is assigned but never used.
WARNING:Xst:653 - Signal <granted_mid<0>> is used but never assigned. Tied to value 0.
Unit <priority_register_logic> synthesized.


Synthesizing Unit <control_register_logic>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/control_register_logic.vhd".
WARNING:Xst:647 - Input <Clk> is never used.
WARNING:Xst:647 - Input <Rst> is never used.
WARNING:Xst:647 - Input <Bus2Ip_Data> is never used.
WARNING:Xst:647 - Input <Ctrlreg_wrce> is never used.
Unit <control_register_logic> synthesized.


Synthesizing Unit <watchdog_timer>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/watchdog_timer.vhd".
    Found 1-bit register for signal <OPB_timeout>.
    Found 4-bit up counter for signal <timeout_cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <watchdog_timer> synthesized.


Synthesizing Unit <opb_arbiter_core>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/opb_arbiter_core.vhd".
WARNING:Xst:647 - Input <OPB_BE> is never used.
WARNING:Xst:647 - Input <OPB_RNW> is never used.
WARNING:Xst:647 - Input <OPB_Dbus> is never used.
WARNING:Xst:647 - Input <OPB_Abus> is never used.
WARNING:Xst:647 - Input <OPB_seqAddr> is never used.
WARNING:Xst:646 - Signal <priority_register> is assigned but never used.
WARNING:Xst:646 - Signal <bus2ip_reg_rdce> is assigned but never used.
WARNING:Xst:1780 - Signal <arb2bus_data> is never used or assigned.
WARNING:Xst:1780 - Signal <arb2bus_rdack> is never used or assigned.
WARNING:Xst:646 - Signal <ctrl_reg<1>> is assigned but never used.
WARNING:Xst:646 - Signal <ctrl_reg<3>> is assigned but never used.
WARNING:Xst:646 - Signal <ctrl_reg<6:30>> is assigned but never used.
WARNING:Xst:1780 - Signal <arb2bus_wrack> is never used or assigned.
Unit <opb_arbiter_core> synthesized.


Synthesizing Unit <opb_arbiter>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/opb_arbiter.vhd".
Unit <opb_arbiter> synthesized.


Synthesizing Unit <or_gate_4>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_4> synthesized.


Synthesizing Unit <or_gate_3>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_3> synthesized.


Synthesizing Unit <or_gate_2>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_2> synthesized.


Synthesizing Unit <or_gate_1>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_1> synthesized.


Synthesizing Unit <or_gate_0>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate_0> synthesized.


Synthesizing Unit <or_gate>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_arbiter_v1_02_e/hdl/vhdl/or_gate.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned.
Unit <or_gate> synthesized.


Synthesizing Unit <opb_v20>.
    Related source file is "C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_v20_v1_10_c/hdl/vhdl/opb_v20.vhd".
WARNING:Xst:647 - Input <Sl_DBusEn> is never used.
WARNING:Xst:647 - Input <Sl_DBusEn32_63> is never used.
WARNING:Xst:647 - Input <M_DBusEn32_63> is never used.
WARNING:Xst:647 - Input <M_DBusEn> is never used.
WARNING:Xst:646 - Signal <arb_errack> is assigned but never used.
WARNING:Xst:646 - Signal <arb_dbus> is assigned but never used.
WARNING:Xst:646 - Signal <arb_toutsup> is assigned but never used.
WARNING:Xst:646 - Signal <arb_retry> is assigned but never used.
WARNING:Xst:646 - Signal <arb_xferack> is assigned but never used.
Unit <opb_v20> synthesized.


Synthesizing Unit <mb_opb_wrapper>.
    Related source file is "C:/MyProject/flash_test_edk14/hdl/mb_opb_wrapper.vhd".
Unit <mb_opb_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 4x1-bit ROM                                           : 4
 8x1-bit ROM                                           : 2
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 7
 1-bit register                                        : 6
 2-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 6
 4x1-bit ROM                                           : 4
 8x1-bit ROM                                           : 2
# Counters                                             : 1
 4-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Multiplexers                                         : 1
 1-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch  <OPB_ARBITER_I/OPB_ARBITER_CORE_I/PRIORITY_REGS_I/LOW_PRIOR_REG1/master_id_0> (without init value) has a constant value of 1 in block <opb_v20>.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch  <OPB_ARBITER_I/OPB_ARBITER_CORE_I/PRIORITY_REGS_I/PRIOR_REG0/master_id_0> (without init value) has a constant value of 0 in block <opb_v20>.
Loading device for application Rf_Device from file '2vp20.nph' in environment c:\Xilinx81.

Optimizing unit <mb_opb_wrapper> ...

Optimizing unit <opb_v20> ...

Optimizing unit <arbitration_logic> ...

Mapping all equations...
Building and optimizing final netlist ...
PACKER Warning: Lut mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/ARB_LOGIC_I/_n00551 driving carry mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/ARB_LOGIC_I/FIRST_I00 can not be packed with the carry due to conflict with the common signal requirement between the LUT inputs and the Carry DI/MAND pins. This would result in an extra LUT for a feedthrough.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/mb_opb_wrapper/mb_opb_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 486

Cell Usage :
# BELS                             : 171
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 79
#      LUT2_D                      : 1
#      LUT3                        : 37
#      LUT3_L                      : 1
#      LUT4                        : 45
#      LUT4_L                      : 3
#      MUXCY                       : 2
#      VCC                         : 1
# FlipFlops/Latches                : 11
#      FDR                         : 4
#      FDRE                        : 6
#      FDS                         : 1
# Shift Registers                  : 1
#      SRL16                       : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp20ff896-6 

 Number of Slices:                      98  out of   9280     1%  
 Number of Slice Flip Flops:            11  out of  18560     0%  
 Number of 4 input LUTs:               167  out of  18560     0%  
    Number used as logic: 166
    Number used as Shift registers: 1


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
OPB_Clk                            | NONE                   | 12    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: 3.519ns (Maximum Frequency: 284.172MHz)
   Minimum input arrival time before clock: 3.632ns
   Maximum output required time after clock: 0.374ns
   Maximum combinational path delay: 1.187ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'OPB_Clk'
  Clock period: 3.519ns (frequency: 284.172MHz)
  Total number of paths / destination ports: 42 / 22
-------------------------------------------------------------------------
Delay:               3.519ns (Levels of Logic = 3)
  Source:            mb_opb/POR_FF_I (FF)
  Destination:       mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout (FF)
  Source Clock:      OPB_Clk rising
  Destination Clock: OPB_Clk rising

  Data Path: mb_opb/POR_FF_I to mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              6   0.374   0.552  mb_opb/POR_FF_I (OPB_Rst)
     LUT4:I2->O            5   0.313   0.531  mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n00051 (mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0005)
     LUT3_L:I2->LO         1   0.313   0.150  mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0006_SW0 (N70)
     LUT4:I3->O            1   0.313   0.390  mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0006 (mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0006)
     FDR:R                     0.583          mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout
    ----------------------------------------
    Total                      3.519ns (1.896ns logic, 1.623ns route)
                                       (53.9% logic, 46.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'OPB_Clk'
  Total number of paths / destination ports: 109 / 13
-------------------------------------------------------------------------
Offset:              3.632ns (Levels of Logic = 4)
  Source:            M_select<0> (PAD)
  Destination:       mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout (FF)
  Destination Clock: OPB_Clk rising

  Data Path: M_select<0> to mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I0->O            3   0.313   0.583  mb_opb/OPB_select_I/_n00021 (OPB_select)
     LUT4:I1->O            5   0.313   0.531  mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n00051 (mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0005)
     LUT3_L:I2->LO         1   0.313   0.150  mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0006_SW0 (N70)
     LUT4:I3->O            1   0.313   0.390  mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0006 (mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/_n0006)
     FDR:R                     0.583          mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout
    ----------------------------------------
    Total                      3.632ns (1.978ns logic, 1.654ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'OPB_Clk'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.374ns (Levels of Logic = 0)
  Source:            mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout (FF)
  Destination:       OPB_timeout (PAD)
  Source Clock:      OPB_Clk rising

  Data Path: mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout to OPB_timeout
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              0   0.374   0.000  mb_opb/OPB_ARBITER_I/OPB_ARBITER_CORE_I/WATCHDOG_TIMER_I/OPB_timeout (OPB_timeout)
    ----------------------------------------
    Total                      0.374ns (0.374ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 508 / 152
-------------------------------------------------------------------------
Delay:               1.187ns (Levels of Logic = 2)
  Source:            Sl_DBus<0> (PAD)
  Destination:       OPB_DBus<0> (PAD)

  Data Path: Sl_DBus<0> to OPB_DBus<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O            1   0.313   0.418  mb_opb/OPB_DBus_I/_n00921 (OPB_rdDBus<0>)
     LUT3:I2->O            0   0.313   0.000  mb_opb/OPB_DBus_I/_n00922 (OPB_DBus<0>)
    ----------------------------------------
    Total                      1.187ns (0.769ns logic, 0.418ns route)
                                       (64.8% logic, 35.2% route)

=========================================================================
CPU : 12.59 / 12.69 s | Elapsed : 13.00 / 13.00 s
 
--> 

Total memory usage is 199200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   69 (   0 filtered)
Number of infos    :    1 (   0 filtered)

