// Seed: 3386737431
module module_0 (
    input  id_1,
    input  id_2,
    input  id_3,
    output id_4
);
  reg id_5 = id_4;
  assign id_3 = 1, id_5 = id_2 == 1;
  initial begin
    id_5 = 1'b0;
    id_4 <= !id_3 - 1;
    SystemTFIdentifier(id_1 & id_4);
    SystemTFIdentifier(id_3);
    if (1) begin
      if (1) begin
        id_3 <= 1;
      end
    end else if (1)
      if ((1 - id_5)) begin
        if (1) SystemTFIdentifier(id_1, id_2);
        else begin
          id_4 <= id_5;
        end
      end
  end
  logic id_6;
  always @* begin
    SystemTFIdentifier(id_6);
    SystemTFIdentifier(1);
  end
  assign id_2 = id_2 ? 1 : 1 >= id_1;
  logic id_7;
  always @(*) begin
    id_7 = id_2;
  end
  logic id_8;
  type_12(
      1, id_3, 1
  );
  assign id_2 = 1;
endmodule
