// Seed: 2290170242
module module_0 (
    output wire id_0,
    input wor id_1,
    input supply0 id_2
);
  logic id_4;
  ;
  wor id_5;
  assign id_5 = -1;
endmodule
module module_0 (
    input  tri0  id_0,
    input  uwire id_1,
    input  tri   id_2,
    input  wire  id_3,
    input  wor   id_4
    , id_12,
    input  tri0  id_5,
    input  wire  id_6,
    input  wire  id_7,
    input  tri1  id_8,
    input  tri1  module_1,
    output wor   id_10
);
  assign id_12 = (id_6);
  module_0 modCall_1 (
      id_10,
      id_6,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
