#define REG_ANLG_PHY_G1_ANALOG_THM_THM0_CTRL_0                                 0x0000
#define REG_ANLG_PHY_G1_ANALOG_THM_THM1_CTRL_1                                 0x0004
#define REG_ANLG_PHY_G1_ANALOG_THM_REG_SEL_CFG_0                               0x0008
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CLKLANE_STATE_M       0x000c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_M               0x0010
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_M                0x0014
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CTRL_CSI_2P2L                  0x0018
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CLKLANE_STATE_S       0x001c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_S               0x0020
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_S                0x0024
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_RSVD                  0x0028
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_ISO_SW_EN             0x002c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXCLKLANE_DB          0x0030
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_0_DB           0x0034
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_1_DB           0x0038
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_2_DB           0x003c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATA_3_DB           0x0040
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TXDATAESC_DB          0x0044
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_STATE_RX_DB           0x0048
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DSI_RX_MISC_CTL_1     0x004c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DSI_RX_MISC_CTL_2     0x0050
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_DATALANE_CTRL_DB      0x0054
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_ERR_DB                0x0058
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_CTRL_DB               0x005c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_TEST_DB               0x0060
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_CSI_2P2L_ATE_TEST_CTL          0x0064
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2P2LANE_REG_SEL_CFG_0                  0x0068
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_4L_CLKLANE_STATE             0x006c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_4L_STATE0                    0x0070
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_4L_STATE1                    0x0074
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_4L_CTRL                      0x0078
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CTRL_CSI_4L                      0x007c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_4L_RSVD                      0x0080
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_SW_CTRL                      0x0084
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_MIPI_PHY_BIST_TEST               0x0088
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_DUMY_CTRL                    0x008c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_ATE_TEST_CTL                 0x0090
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_CSI_4L_ISO_SW_EN                 0x0094
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_4LANE_REG_SEL_CFG_0                    0x0098
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_2L_CLKLANE_STATE             0x009c
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_2L_STATE0                    0x00a0
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_2L_STATE1                    0x00a4
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_2L_CTRL                      0x00a8
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CTRL_CSI_2L                      0x00ac
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_2L_RSVD                      0x00b0
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_SW_CTRL                      0x00b4
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_CSI_2L_ISO_SW_EN                 0x00b8
#define REG_ANLG_PHY_G1_ANALOG_MIPI_CSI_2LANE_REG_SEL_CFG_0                    0x00bc
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_GPIO_CLK_CTRL            0x0000
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CTRL0              0x0004
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CTRL1              0x0008
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CTRL2              0x000c
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CTRL3              0x0010
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CTRL4              0x0014
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CTRL5              0x0018
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_TWPLL_CTRL6              0x001c
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_CTRL0               0x0020
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_CTRL1               0x0024
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_CTRL2               0x0028
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_CTRL3               0x002c
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_LPLL_CTRL4               0x0030
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_CTRL0               0x0038
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_CTRL1               0x003c
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_CTRL2               0x0040
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_CTRL3               0x0044
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_GPLL_CTRL4               0x0048
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_IPPLL_CTRL0              0x0050
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_IPPLL_CTRL1              0x0054
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_IPPLL_CTRL2              0x0058
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_IPPLL_CTRL3              0x005c
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_IPPLL_CTRL4              0x0060
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_ANA_PLL_RSVD             0x0068
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_PLL_TO_CSI_CLK_CRTL      0x007c
#define REG_ANLG_PHY_G2_ANALOG_PLL_TOP_REG_SEL_CFG_0            0x0080
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CTRL0                 0x0000
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CTRL1                 0x0004
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CTRL2                 0x0008
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CTRL3                 0x000c
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_CTRL4                 0x0010
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CTRL0                 0x0018
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CTRL1                 0x001c
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CTRL2                 0x0020
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CTRL3                 0x0024
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_CTRL4                 0x0028
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CTRL0                 0x0030
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CTRL1                 0x0034
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CTRL2                 0x0038
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CTRL3                 0x003c
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_CTRL4                 0x0040
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL_TEST_CTRL              0x0048
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM1_CTRL_0                 0x004c
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_THM1_CTRL_1                 0x0050
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_ANA_MPLL_DUMY               0x0054
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_REG_SEL_CFG_0               0x0058
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXCLKLANE          0x005c
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_0           0x0060
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_1           0x0064
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_2           0x0068
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATA_3           0x006c
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_TXDATAESC          0x0070
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_STATE_RX           0x0074
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_ERR                0x0078
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_CTRL               0x007c
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_RSVD               0x0080
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_TEST               0x0084
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_DATALANE_CTRL      0x0088
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_DUMY_CTRL             0x008c
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_REG_SEL_CFG_0             0x0090
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_REG_SEL_CFG_1             0x0094
#define REG_ANLG_PHY_G4_ANALOG_USB20_USB20_TEST_PIN                     0x0098
#define REG_ANLG_PHY_G4_ANALOG_USB20_USB20_UTMI_CTL1                    0x009c
#define REG_ANLG_PHY_G4_ANALOG_USB20_USB20_BATTER_PLL                   0x00a0
#define REG_ANLG_PHY_G4_ANALOG_USB20_USB20_UTMI_CTL2                    0x00a4
#define REG_ANLG_PHY_G4_ANALOG_USB20_USB20_TRIMMING                     0x00a8
#define REG_ANLG_PHY_G4_ANALOG_USB20_USB20_PHY_BIST_TEST                0x00ac
#define REG_ANLG_PHY_G4_ANALOG_USB20_REG_SEL_CFG_0                      0x00b0
#define REG_ANLG_PHY_G4_ANALOG_RCO100M_RTC100M_CTRL                     0x00b4
#define REG_ANLG_PHY_G4_ANALOG_RCO100M_REG_SEL_CFG_0                    0x00b8
#define REG_ANLG_PHY_G4_ANALOG_USB20_IDDG                               0x00bc
#define REG_ANLG_PHY_G4_ANALOG_MIPI_DSI_4LANE_DSI_4L_ISO_SW_EN          0x00c0
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_DVFS_0                0x00c4
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_DVFS_1                0x00c8
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_DVFS_2                0x00cc
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_DVFS_3                0x00d0
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_DVFS_4                0x00d4
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL0_DVFS_5                0x00d8
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_DVFS_0                0x00dc
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_DVFS_1                0x00e0
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_DVFS_2                0x00e4
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_DVFS_3                0x00e8
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_DVFS_4                0x00ec
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL1_DVFS_5                0x00f0
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_DVFS_0                0x00f4
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_DVFS_1                0x00f8
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_DVFS_2                0x00fc
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_DVFS_3                0x0100
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_DVFS_4                0x0104
#define REG_ANLG_PHY_G4_ANALOG_MPLL_THM_TOP_MPLL2_DVFS_5                0x0108
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_PWR_CTRL        0x0000
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_SINE_CTRL       0x0004
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_BB_BG_CTRL             0x0008
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANALOG_TEST            0x000c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL0             0x0010
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL1             0x0014
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL2             0x0018
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL3             0x001c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_CTRL4             0x0020
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_M_AAPC_CTRL1           0x0024
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_S_AAPC_CTRL1           0x0028
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_CTRL1             0x002c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_RSVD            0x0030
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TEST_CLK_CTRL          0x0034
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_CTRL0             0x003c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_CTRL1             0x0040
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_BB_WCN_CTRL1           0x0044
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_BB_USB20_26M_CTRL      0x0048
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_WRAP_GLUE_CTRL         0x004c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TSEN_CTRL2             0x0050
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_CTRL          0x0054
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS0          0x0058
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C0_R0     0x005c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C0_R1     0x0060
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C0_R2     0x0064
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C0_R3     0x0068
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C1_R0     0x006c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C1_R1     0x0070
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C1_R2     0x0074
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C1_R3     0x0078
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C2_R0     0x007c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C2_R1     0x0080
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C2_R2     0x0084
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C2_R3     0x0088
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C3_R0     0x008c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C3_R1     0x0090
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C3_R2     0x0094
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_TST_TSEN_STS_C3_R3     0x0098
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_ANA_BB_DUMY            0x009c
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_RAMP_CTRL0        0x00a0
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_AAPC_RAMP_CTRL1        0x00a4
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_SEL_CFG_0          0x00a8
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_REG_SEL_CFG_1          0x00ac
#define REG_ANLG_PHY_G5_ANALOG_BB_TOP_RPLL_BIST_REF_SEL      0x00b0
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_CTRL0        0x0000
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_CTRL1        0x0004
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_CTRL2        0x0008
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_CTRL3        0x000c
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL0_CTRL4        0x0010
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_CTRL0        0x0018
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_CTRL1        0x001c
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_CTRL2        0x0020
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_CTRL3        0x0024
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_DPLL1_CTRL4        0x0028
#define REG_ANLG_PHY_G7_ANALOG_DPLL_TOP_REG_SEL_CFG_0      0x0030
#define REG_ANLG_PHY_G7_SOFT_CNT_DONE0_CFG                 0x0040
#define REG_ANLG_PHY_G7_PLL_WAIT_SEL0_CFG                  0x0044
#define REG_ANLG_PHY_G7_PLL_WAIT_SW_CTL0_CFG               0x0048
#define REG_ANLG_PHY_G7_DIV_EN_SEL0_CFG                    0x004c
#define REG_ANLG_PHY_G7_DIV_EN_SW_CTL0_CFG                 0x0050
#define REG_ANLG_PHY_G7_GATE_EN_SEL0_CFG                   0x0054
#define REG_ANLG_PHY_G7_GATE_EN_SW_CTL0_CFG                0x0058
#define REG_ANLG_PHY_G7_MONITOR_WAIT_EN_STATUS0_CFG        0x005c
#define REG_ANLG_PHY_G7_MONITOR_DIV_AUTO_EN_STATUS0_CFG    0x0060
#define REG_ANLG_PHY_G7_MONITOR_GATE_AUTO_EN_STATUS0_CFG   0x0064
#define REG_ANLG_PHY_WCN_WCN_ADC_CLK_SEL      0x0000
#define REG_ANLG_PHY_WCN_WCN_SYS_CFG1         0x0004
#define REG_ANLG_PHY_WCN_WCN_SYS_CFG2         0x0008
#define REG_AON_APB_APB_EB0                     0x0000
#define REG_AON_APB_APB_EB1                     0x0004
#define REG_AON_APB_APB_RST0                    0x0008
#define REG_AON_APB_APB_RST1                    0x000c
#define REG_AON_APB_APB_RTC_EB                  0x0010
#define REG_AON_APB_REC_26MHZ_BUF_CFG           0x0014
#define REG_AON_APB_SINDRV_CTRL                 0x0018
#define REG_AON_APB_ADA_SEL_CTRL                0x001c
#define REG_AON_APB_VBC_CTRL                    0x0020
#define REG_AON_APB_PWR_CTRL                    0x0024
#define REG_AON_APB_TS_CFG                      0x0028
#define REG_AON_APB_BOOT_MODE                   0x002c
#define REG_AON_APB_BB_BG_CTRL                  0x0030
#define REG_AON_APB_CP_ARM_JTAG_CTRL            0x0034
#define REG_AON_APB_PLL_SOFT_CNT_DONE           0x0038
#define REG_AON_APB_DCXO_LC_REG0                0x003c
#define REG_AON_APB_DCXO_LC_REG1                0x0040
#define REG_AON_APB_AON_CLK_TOP_CFG             0x0050
#define REG_AON_APB_SP_SYS_MODULE_EN            0x0054
#define REG_AON_APB_CLK_LPF_SEC_REG             0x0058
#define REG_AON_APB_LVDSRFPLL_CFG1              0x0064
#define REG_AON_APB_LVDSRFPLL_CFG2              0x0068
#define REG_AON_APB_AON_REG_PROT                0x006c
#define REG_AON_APB_DSI_PHY_CTRL                0x0070
#define REG_AON_APB_CSI_2L_PHY_CTRL             0x0074
#define REG_AON_APB_CSI_2P2L_S_PHY_CTRL         0x0078
#define REG_AON_APB_CSI_2P2L_M_PHY_CTRL         0x007c
#define REG_AON_APB_CSI_2P2L_DBG_PHY_CTRL       0x0080
#define REG_AON_APB_CSI_2P2L_PHY_CTRL           0x0084
#define REG_AON_APB_AON_CGM_CFG0                0x0088
#define REG_AON_APB_AON_CGM_CFG1                0x008c
#define REG_AON_APB_CA53_AUTO_CLKCTRL_DIS       0x0090
#define REG_AON_APB_SOFT_DFS_CTRL               0x00a0
#define REG_AON_APB_HARD_DFS_CTRL_LO            0x00a4
#define REG_AON_APB_HARD_DFS_CTRL_HI            0x00a8
#define REG_AON_APB_APB_EB3                     0x00ac
#define REG_AON_APB_APB_EB2                     0x00b0
#define REG_AON_APB_ROSC_CFG                    0x00c0
#define REG_AON_APB_ROSC_STATUS                 0x00c4
#define REG_AON_APB_APB_EB4                     0x00d0
#define REG_AON_APB_APB_RST4                    0x00d4
#define REG_AON_APB_GPIO_CFG_SEL                0x00d8
#define REG_AON_APB_SP_CFG_BUS                  0x00dc
#define REG_AON_APB_AON_CHIP_ID0                0x00e0
#define REG_AON_APB_AON_CHIP_ID1                0x00e4
#define REG_AON_APB_AON_PLAT_ID0                0x00e8
#define REG_AON_APB_AON_PLAT_ID1                0x00ec
#define REG_AON_APB_AON_IMPL_ID                 0x00f0
#define REG_AON_APB_AON_MFT_ID                  0x00f4
#define REG_AON_APB_AON_VER_ID                  0x00f8
#define REG_AON_APB_AON_CHIP_ID                 0x00fc
#define REG_AON_APB_CCIR_RCVR_CFG               0x0100
#define REG_AON_APB_PLL_BG_CFG                  0x0108
#define REG_AON_APB_LVDSDIS_SEL                 0x010c
#define REG_AON_APB_DJTAG_MUX_SEL               0x0110
#define REG_AON_APB_ARM7_SYS_SOFT_RST           0x0114
#define REG_AON_APB_PUBCP_WTLCP_ADDR_MSB        0x0118
#define REG_AON_APB_AON_DMA_INT_EN              0x011c
#define REG_AON_APB_EMC_AUTO_GATE_EN            0x0120
#define REG_AON_APB_ARM7_CFG_BUS                0x0124
#define REG_AON_APB_RTC4M_0_CFG                 0x0128
#define REG_AON_APB_RTC4M_1_CFG                 0x012c
#define REG_AON_APB_APB_RST2                    0x0130
#define REG_AON_APB_CLK_EB0                     0x0134
#define REG_AON_APB_AON_SDIO                    0x0138
#define REG_AON_APB_MPLL_CTRL                   0x013c
#define REG_AON_APB_BMPLL_CTRL                  0x0140
#define REG_AON_APB_RPLL_CFG1                   0x0158
#define REG_AON_APB_RPLL_CFG2                   0x015c
#define REG_AON_APB_RPLL_CFG3                   0x0160
#define REG_AON_APB_THM0_CTRL                   0x0164
#define REG_AON_APB_THM1_CTRL                   0x0168
#define REG_AON_APB_BUSMON_DMA_CFG              0x0170
#define REG_AON_APB_ANALOG_CFG1                 0x0178
#define REG_AON_APB_RPLL_BIST_CTRL              0x017c
#define REG_AON_APB_DPLL_CTRL                   0x0194
#define REG_AON_APB_CP_DAP_PAD_CTRL             0x0200
#define REG_AON_APB_CA53_PROT_CTRL              0x0204
#define REG_AON_APB_CSSYS_CFG                   0x0208
#define REG_AON_APB_SEC_MUX_DBG_EN              0x020c
#define REG_AON_APB_CR5_PROT_CTRL               0x0210
#define REG_AON_APB_DBG_DJTAG_CTRL              0x0214
#define REG_AON_APB_CCI_PROT_CTRL               0x0218
#define REG_AON_APB_CA53_COMM_CTRL              0x021c
#define REG_AON_APB_DESPLL_CFG1                 0x0220
#define REG_AON_APB_WTLCP_CTRL                  0x0240
#define REG_AON_APB_WTL_WCDMA_EB                0x0244
#define REG_AON_APB_WTLCP_LDSP_CTRL0            0x0248
#define REG_AON_APB_WTLCP_LDSP_CTRL1            0x024c
#define REG_AON_APB_WTLCP_TDSP_CTRL0            0x0250
#define REG_AON_APB_WTLCP_TDSP_CTRL1            0x0254
#define REG_AON_APB_GPU_IOJTAG_CTRL0            0x025c
#define REG_AON_APB_PCP_AON_EB                  0x0280
#define REG_AON_APB_PCP_SOFT_RST                0x0284
#define REG_AON_APB_PUBCP_CTRL                  0x0288
#define REG_AON_APB_MDAR_HSDL_CFG               0x02b4
#define REG_AON_APB_SUBSYS_DBG_CFG              0x02bc
#define REG_AON_APB_AP_LPC_CTRL                 0x02c0
#define REG_AON_APB_WTLCP_LPC_CTRL              0x02c4
#define REG_AON_APB_PUBCP_LPC_CTRL              0x02c8
#define REG_AON_APB_WCN_LPC_CTRL                0x02cc
#define REG_AON_APB_MDAR_SOFT_RST               0x02d0
#define REG_AON_APB_GLB_WCDMA_CTRL              0x0300
#define REG_AON_APB_PLL_CLKOUT_GATE             0x0400
#define REG_AON_APB_HM_CFG_SEL                  0x0404
#define REG_AON_APB_HM_PWR_CTRL                 0x0408
#define REG_AON_APB_HM_RST_CTRL                 0x040c
#define REG_AON_APB_M_AAPC_CFG                  0x0420
#define REG_AON_APB_DAP_DJTAG_CTRL              0x0430
#define REG_AON_APB_CGM_REG1                    0x0440
#define REG_AON_APB_TOP_LPC0                    0x0500
#define REG_AON_APB_TOP_LPC1                    0x0504
#define REG_AON_APB_TOP_LPC2                    0x0508
#define REG_AON_APB_TOP_LPC3                    0x050c
#define REG_AON_APB_OVERHEAT_RST_CTRL           0x0510
#define REG_AON_APB_TOP_LPC4                    0x0520
#define REG_AON_APB_TOP_LPC5                    0x0524
#define REG_AON_APB_TOP_LPC6                    0x0528
#define REG_AON_APB_TOP_LPC7                    0x052c
#define REG_AON_APB_PUBCP_SIM0_TOP_CTRL         0x0540
#define REG_AON_APB_PUBCP_SIM1_TOP_CTRL         0x0544
#define REG_AON_APB_PUBCP_SIM2_TOP_CTRL         0x0548
#define REG_AON_APB_AP_SIM_TOP_CTRL             0x054c
#define REG_AON_APB_WCN_DIG_IN_CLK_SEL          0x0570
#define REG_AON_APB_A53_CTRL_0                  0x0600
#define REG_AON_APB_A53_CTRL_1                  0x0604
#define REG_AON_APB_A53_BIGCORE_VDROP_RSV       0x0608
#define REG_AON_APB_A53_LITCORE_VDROP_RSV       0x060c
#define REG_AON_APB_A53_CTRL_2                  0x0610
#define REG_AON_APB_A53_CTRL_3                  0x0614
#define REG_AON_APB_A53_CTRL_4                  0x0618
#define REG_AON_APB_A53_CTRL_5                  0x061c
#define REG_AON_APB_A53_CTRL_6                  0x0620
#define REG_AON_APB_APCPU_INT_INFO              0x0624
#define REG_AON_APB_JVL_DUMMY                   0x0628
#define REG_AON_APB_JVL_MT_CFG                  0x062c
#define REG_AON_APB_RESONANCE_CTRL1             0x0630
#define REG_AON_APB_RESONANCE_CTRL2             0x0634
#define REG_AON_APB_ASTARTMP                    0x0660
#define REG_AON_APB_AENDMP                      0x0664
#define REG_AON_APB_AWSTASHLPID                 0x0668
#define REG_AON_APB_SUB_SYS_DBG_SIG5            0x0714
#define REG_AON_APB_DBG_BUS_DATA                0x0740
#define REG_AON_APB_PAD_DEBUG_STAT              0x0744
#define REG_AON_APB_EFUSE_BLK2                  0x0780
#define REG_AON_APB_EFUSE_BLK3                  0x0784
#define REG_AON_APB_MBIST_EFUSE_CTRL            0x0788
#define REG_AON_APB_FW_INT_STATUS               0x0800
#define REG_AON_APB_SIM_RETAIN_CFG              0x0804
#define REG_AON_APB_AUX0_CAL                    0x0900
#define REG_AON_APB_AUX0_RESULT                 0x0904
#define REG_AON_APB_GLB_BUSMON_DEG_EN           0x0a00
#define REG_AON_APB_AUD_DIG_MIC_CTRL            0x0a20
#define REG_AON_APB_EARLY_WAKEUP_EN             0x0a40
#define REG_AON_APB_AP_WPROT_EN1                0x3004
#define REG_AON_APB_WTLCP_WPROT_EN1             0x3008
#define REG_AON_APB_PUBCP_WPROT_EN1             0x300c
#define REG_AON_APB_WCNCP_WPROT_EN1             0x3010
#define REG_AON_APB_IO_DLY_CTRL                 0x3014
#define REG_AON_APB_AP_WPROT_EN0                0x3018
#define REG_AON_APB_WTLCP_WPROT_EN0             0x3020
#define REG_AON_APB_PUBCP_WPROT_EN0             0x3024
#define REG_AON_APB_WCNCP_WPROT_EN0             0x3028
#define REG_AON_APB_PMU_RST_MONITOR             0x302c
#define REG_AON_APB_THM_RST_MONITOR             0x3030
#define REG_AON_APB_AP_RST_MONITOR              0x3034
#define REG_AON_APB_CA53_RST_MONITOR            0x3038
#define REG_AON_APB_BOND_OPT0                   0x303c
#define REG_AON_APB_BOND_OPT1                   0x3040
#define REG_AON_APB_RES_REG0                    0x3044
#define REG_AON_APB_RES_REG1                    0x3048
#define REG_AON_APB_AON_QOS_CFG                 0x304c
#define REG_AON_APB_BB_LDO_CAL_START            0x3050
#define REG_AON_APB_AON_MTX_PROT_CFG            0x3058
#define REG_AON_APB_LVDS_CFG                    0x3060
#define REG_AON_APB_PLL_LOCK_OUT_SEL            0x3064
#define REG_AON_APB_RTC4M_RC_VAL                0x3068
#define REG_AON_APB_FUNCTST_CTRL_0              0x3070
#define REG_AON_APB_FUNCTST_CTRL_1              0x3074
#define REG_AON_APB_FUNCTST_CTRL_2              0x3078
#define REG_AON_APB_WDG_RST_FLAG                0x3080
#define REG_AON_APB_CA7_CFG                     0x3084
#define REG_AON_APB_RES_REG2                    0x3090
#define REG_AON_APB_RES_REG3                    0x3094
#define REG_AON_APB_RES_REG4                    0x3098
#define REG_AON_APB_RES_REG5                    0x309c
#define REG_AON_APB_RES_REG6                    0x30a0
#define REG_AON_APB_RES_REG7                    0x30a4
#define REG_AON_APB_AON_APB_RSV                 0x30f0
#define REG_AON_APB_FUNCTION_DMA_BOOT_ADDR      0x3110
#define REG_AON_APB_SP_WAKEUP_MASK_EN1          0x3184
#define REG_AON_APB_SP_WAKEUP_MASK_EN2          0x3188
#define REG_AON_APB_SP_WDG_RST_GLB_EN           0x318c
#define REG_AON_APB_SP_EIC_PAD_CTRL0            0x3190
#define REG_AON_APB_SP_EIC_PAD_CTRL1            0x3194
#define REG_AON_APB_WCN2PUB_AON_REMAP           0x3198
#define REG_AON_APB_APCPU_DBG_CMD_EX            0x3200
#define REG_AON_APB_PUB_PERI_CK_EB              0x3210
#define REG_AON_APB_APCPU_CLUSTER_DUMMY_IN_REG  0x3300
#define REG_AON_CLK_CORE_CGM_EMC_CFG              0x0020
#define REG_AON_CLK_CORE_CGM_AON_APB_CFG          0x0024
#define REG_AON_CLK_CORE_CGM_ADI_CFG              0x0028
#define REG_AON_CLK_CORE_CGM_AUX0_CFG             0x002c
#define REG_AON_CLK_CORE_CGM_AUX1_CFG             0x0030
#define REG_AON_CLK_CORE_CGM_AUX2_CFG             0x0034
#define REG_AON_CLK_CORE_CGM_PROBE_CFG            0x0038
#define REG_AON_CLK_CORE_CGM_PWM0_CFG             0x003c
#define REG_AON_CLK_CORE_CGM_PWM1_CFG             0x0040
#define REG_AON_CLK_CORE_CGM_PWM2_CFG             0x0044
#define REG_AON_CLK_CORE_CGM_EFUSE_CFG            0x0048
#define REG_AON_CLK_CORE_CGM_SP_UART0_CFG         0x004c
#define REG_AON_CLK_CORE_CGM_SP_UART1_CFG         0x0050
#define REG_AON_CLK_CORE_CGM_32K_CFG              0x0054
#define REG_AON_CLK_CORE_CGM_1K_CFG               0x0058
#define REG_AON_CLK_CORE_CGM_THM_CFG              0x005c
#define REG_AON_CLK_CORE_CGM_AUD_CFG              0x0060
#define REG_AON_CLK_CORE_CGM_AUDIF_CFG            0x0064
#define REG_AON_CLK_CORE_CGM_VBC_CFG              0x0068
#define REG_AON_CLK_CORE_CGM_CPU_DAP_CFG          0x006c
#define REG_AON_CLK_CORE_CGM_CPU_DAP_MTCK_CFG     0x0070
#define REG_AON_CLK_CORE_CGM_CPU_TS_CFG           0x0074
#define REG_AON_CLK_CORE_CGM_AUD_IIS_DA0_CFG      0x0078
#define REG_AON_CLK_CORE_CGM_AUD_IIS0_AD0_CFG     0x007c
#define REG_AON_CLK_CORE_CGM_AUD_IIS1_AD0_CFG     0x0080
#define REG_AON_CLK_CORE_CGM_RTC4M0_REF_CFG       0x0084
#define REG_AON_CLK_CORE_CGM_RTC4M0_FDK_CFG       0x0088
#define REG_AON_CLK_CORE_CGM_DJTAG_TCK_CFG        0x008c
#define REG_AON_CLK_CORE_CGM_SP_AHB_CFG           0x0090
#define REG_AON_CLK_CORE_CGM_CA5_TS_CFG           0x0094
#define REG_AON_CLK_CORE_CGM_FUNCDMA_CFG          0x0098
#define REG_AON_CLK_CORE_CGM_EMC_REF_CFG          0x009c
#define REG_AON_CLK_CORE_CGM_CSSYS_CFG            0x00a0
#define REG_AON_CLK_CORE_CGM_DET_32K_CFG          0x00a4
#define REG_AON_CLK_CORE_CGM_PMU_CFG              0x00a8
#define REG_AON_CLK_CORE_CGM_26M_PMU_CFG          0x00ac
#define REG_AON_CLK_CORE_CGM_TMR_CFG              0x00b0
#define REG_AON_CLK_CORE_CGM_HW_I2C_CFG           0x00b4
#define REG_AON_CLK_CORE_CGM_SP_I2C0_CFG          0x00b8
#define REG_AON_CLK_CORE_CGM_SP_I2C1_CFG          0x00bc
#define REG_AON_CLK_CORE_CGM_SP_SPI0_CFG          0x00c0
#define REG_AON_CLK_CORE_CGM_POWER_CPU_CFG        0x00c4
#define REG_AON_CLK_CORE_CGM_AP_AXI_CFG           0x00c8
#define REG_AON_CLK_CORE_CGM_SDIO0_2X_CFG         0x00cc
#define REG_AON_CLK_CORE_CGM_SDIO0_1X_CFG         0x00d0
#define REG_AON_CLK_CORE_CGM_SDIO1_2X_CFG         0x00d4
#define REG_AON_CLK_CORE_CGM_SDIO1_1X_CFG         0x00d8
#define REG_AON_CLK_CORE_CGM_SDIO2_2X_CFG         0x00dc
#define REG_AON_CLK_CORE_CGM_SDIO2_1X_CFG         0x00e0
#define REG_AON_CLK_CORE_CGM_EMMC_2X_CFG          0x00e4
#define REG_AON_CLK_CORE_CGM_EMMC_1X_CFG          0x00e8
#define REG_AON_CLK_CORE_CGM_NANDC_2X_CFG         0x00ec
#define REG_AON_CLK_CORE_CGM_NANDC_1X_CFG         0x00f0
#define REG_AON_CLK_CORE_CGM_DPU_CFG              0x00f4
#define REG_AON_CLK_CORE_CGM_DPU_DPI_CFG          0x00f8
#define REG_AON_CLK_CORE_CGM_DSI_RXESC_CFG        0x00fc
#define REG_AON_CLK_CORE_CGM_DSI_LANEBYTE_CFG     0x0100
#define REG_AON_CLK_CORE_CGM_WCDMA_CFG            0x0104
#define REG_AON_CLK_CORE_CGM_OTG_REF_CFG          0x0108
#define REG_AON_CLK_CORE_CGM_CPHY_CFG_CFG         0x010c
#define REG_AON_CLK_CORE_CGM_DPHY_REF_CFG         0x0110
#define REG_AON_CLK_CORE_CGM_DPHY_CFG_CFG         0x0114
#define REG_AON_CLK_CORE_CGM_DSI_TEST_CFG         0x0118
#define REG_AON_CLK_CORE_CGM_RFTI_SBI_CFG         0x011c
#define REG_AON_CLK_CORE_CGM_RFTI1_XO_CFG         0x0120
#define REG_AON_CLK_CORE_CGM_RFTI_LTH_CFG         0x0124
#define REG_AON_CLK_CORE_CGM_RFTI2_XO_CFG         0x0128
#define REG_AON_CLK_CORE_CGM_LVDSRF_CALI_CFG      0x012c
#define REG_AON_CLK_CORE_CGM_SERDES_DPHY_APB_CFG  0x0130
#define REG_AON_CLK_CORE_CGM_SERDES_DPHY_REF_CFG  0x0134
#define REG_AON_CLK_CORE_CGM_SERDES_DPHY_CFG_CFG  0x0138
#define REG_AON_CLK_CORE_CGM_ANALOG_IO_APB_CFG    0x013c
#define REG_AON_CLK_CORE_CGM_DJTAG_TCK_HW_CFG     0x0140
#define REG_AON_CLK_CORE_CGM_GPU_CORE_CFG         0x0144
#define REG_AON_CLK_CORE_CGM_GPU_SOC_CFG          0x0148
#define REG_AON_CLK_CORE_CGM_WCN_CFG              0x014c
#define REG_AON_CLK_CORE_CGM_MM_EMC_CFG           0x0150
#define REG_AON_CLK_CORE_CGM_MM_AHB_CFG           0x0154
#define REG_AON_CLK_CORE_CGM_BPC_CFG              0x0158
#define REG_AON_CLK_CORE_CGM_DCAM_IF_CFG          0x015c
#define REG_AON_CLK_CORE_CGM_ISP_CFG              0x0160
#define REG_AON_CLK_CORE_CGM_JPG_CFG              0x0164
#define REG_AON_CLK_CORE_CGM_CPP_CFG              0x0168
#define REG_AON_CLK_CORE_CGM_SENSOR0_CFG          0x016c
#define REG_AON_CLK_CORE_CGM_SENSOR1_CFG          0x0170
#define REG_AON_CLK_CORE_CGM_SENSOR2_CFG          0x0174
#define REG_AON_CLK_CORE_CGM_MM_VSP_EMC_CFG       0x0178
#define REG_AON_CLK_CORE_CGM_MM_VSP_AHB_CFG       0x017c
#define REG_AON_CLK_CORE_CGM_VSP_CFG              0x0180
#define REG_AON_CLK_CORE_CGM_GPU_CORE_FRA_DIV     0x0184
#define REG_AON_CLK_CORE_CGM_GPU_SOC_FRA_DIV      0x0188
#define REG_AON_CLK_LP_CLK_LP_SEC              0x0004
#define REG_AON_CLK_LP_CLK_SW_MODE_SEL         0x0020
#define REG_AON_CLK_LP_BUSCLK_SW_FORCE_EN      0x0024
#define REG_AON_CLK_LP_BUSCLK_MODE_SEL         0x0028
#define REG_AON_CLK_LP_CSSYS_DCS_CTRL          0x002c
#define REG_AON_CLK_LP_AON_MATRIX_DCS_CTRL     0x0030
#define REG_AON_CLK_LP_MM_EMC_DCS_CTRL         0x0034
#define REG_AON_CLK_LP_VSP_EMC_DCS_CTRL        0x0038
#define REG_AON_CLK_LP_GPU_CORE_DCS_CTRL       0x003c
#define REG_AON_CLK_LP_GPU_SOC_DCS_CTRL        0x0040
#define REG_AON_CLK_LP_APCPU_CLKEN_CFG         0x0044
#define REG_AON_CLK_LP_APCPU_CLKSEL_MODE       0x004c
#define REG_AON_CLK_LP_APCPU_IDLE_CLKSEL0      0x0050
#define REG_AON_CLK_LP_APCPU_IDLE_CLKSEL1      0x0054
#define REG_AON_CLK_LP_APCPU_CLKDIV_MODE       0x0058
#define REG_AON_CLK_LP_APCPU_IDLE_CLKDIV0      0x005c
#define REG_AON_CLK_LP_APCPU_IDLE_CLKDIV1      0x0060
#define REG_AON_CLK_LP_AP_AXI_CLK_MODE         0x0064
#define REG_AON_CLK_LP_DISP_SYS_CLK_MODE       0x0068
#define REG_AON_CLK_LP_MM_SYS_CLK_MODE         0x006c
#define REG_AON_CLK_LP_VSP_SYS_CLK_MODE        0x0070
#define REG_AON_CLK_LP_PRE_DIV_SLP_EN          0x0074
#define REG_AON_CLK_LP_APCPU_WFX_SEL_IDLE_EN   0x0078
#define REG_AON_CLK_LP_APCPU_WFX_DIV_IDLE_EN   0x007c
#define REG_AON_CLK_LP_CLK_AUTO_GATE_DIV_CTRL  0x0080
#define REG_AON_CLK_LP_CLK_AUTO_GATE_EN_CTRL0  0x0084
#define REG_AON_CLK_LP_CLK_AUTO_GATE_EN_CTRL1  0x0088
#define REG_AON_CLK_LP_CLK_AUTO_GATE_EN_CTRL2  0x008c
#define REG_AON_CLK_LP_CLK_AUTO_GATE_EN_CTRL3  0x0090
#define REG_AON_CLK_LP_AON_M0_LPC              0x0094
#define REG_AON_CLK_LP_AON_M1_LPC              0x0098
#define REG_AON_CLK_LP_AON_M2_LPC              0x009c
#define REG_AON_CLK_LP_AON_M3_LPC              0x00a0
#define REG_AON_CLK_LP_AON_M4_LPC              0x00a4
#define REG_AON_CLK_LP_AON_M5_LPC              0x00a8
#define REG_AON_CLK_LP_AON_M6_LPC              0x00ac
#define REG_AON_CLK_LP_AON_MAIN_LPC            0x00b0
#define REG_AON_CLK_LP_AON_S0_LPC              0x00b4
#define REG_AON_CLK_LP_AON_S1_LPC              0x00b8
#define REG_AON_CLK_LP_AON_S2_LPC              0x00bc
#define REG_AON_CLK_LP_AON_S3_LPC              0x00c0
#define REG_AON_CLK_LP_AON_S4_LPC              0x00c4
#define REG_AON_CLK_LP_AON_S5_LPC              0x00c8
#define REG_AON_CLK_LP_AON_S6_LPC              0x00cc
#define REG_AON_CLK_LP_AON_S8_LPC              0x00d0
#define REG_AON_CLK_LP_AON_S9_LPC              0x00d4
#define REG_AON_CLK_LP_EAXI_M0_LPC             0x00d8
#define REG_AON_CLK_LP_EAXI_MAIN_LPC           0x00dc
#define REG_AON_CLK_LP_EAXI_S0_LPC             0x00e0
#define REG_AON_CLK_LP_EAXI_S1_LPC             0x00e4
#define REG_AON_CLK_LP_AON_DAP2CPU_LPC         0x00ec
#define REG_AON_CLK_LP_AON_WCN2EMC_LPC         0x00f0
#define REG_AON_CLK_LP_AON_DISP2EMC_LPC        0x00f4
#define REG_AON_CLK_LP_AON_WTL2PUB_LPC         0x00f8
#define REG_AON_CLK_LP_AON_WCN2PUB_LPC         0x00fc
#define REG_AON_CLK_LP_CPU_CLUSTER_LPC_EB0     0x0100
#define REG_AON_CLK_LP_CPU_CLUSTER_LPC_NUM0    0x0104
#define REG_AON_CLK_LP_CPU_CLUSTER_LPC_EB1     0x0108
#define REG_AON_CLK_LP_CPU_CLUSTER_LPC_NUM1    0x010c
#define REG_AON_CLK_LP_CPU_CLUSTER_LPC_NUM2    0x0110
#define REG_AON_CLK_LP_CPU_CLUSTER_LPC_NUM3    0x0114
#define REG_AON_CLK_LP_SLICE_DONWTREAM_EN      0x0120
#define REG_AON_CLK_LP_IMG_GPU_CORE_DFS0       0x0130
#define REG_AON_CLK_LP_IMG_GPU_CORE_DFS1       0x0134
#define REG_AON_CLK_LP_IMG_GPU_SOC_DFS0        0x0138
#define REG_AON_CLK_LP_IMG_GPU_SOC_DFS1        0x013c
#define REG_AON_SEC_APB_SEC_EB                  0x0000
#define REG_AON_SEC_APB_SEC_SOFT_RST            0x0004
#define REG_AON_SEC_APB_FUNC_DMA_EN             0x0008
#define REG_AON_SEC_APB_CA53_CFG_CTRL           0x000c
#define REG_AON_SEC_APB_CA53_SOFT_RST           0x0010
#define REG_AON_SEC_APB_CCI_CFG0                0x001c
#define REG_AON_SEC_APB_CCI_CFG1                0x0020
#define REG_AON_SEC_APB_RVBARADDR0_LIT          0x0024
#define REG_AON_SEC_APB_RVBARADDR1_LIT          0x0028
#define REG_AON_SEC_APB_RVBARADDR2_LIT          0x002c
#define REG_AON_SEC_APB_RVBARADDR3_LIT          0x0030
#define REG_AON_SEC_APB_RVBARADDR0_BIG          0x0034
#define REG_AON_SEC_APB_RVBARADDR1_BIG          0x0038
#define REG_AON_SEC_APB_RVBARADDR2_BIG          0x003c
#define REG_AON_SEC_APB_RVBARADDR3_BIG          0x0040
#define REG_AON_SEC_APB_SEC_EFUSE_BOUNDARY      0x0050
#define REG_AON_SEC_APB_GIC_ACC_EN              0x0054
#define REG_AON_SEC_APB_DBG_RECOVERY_EN         0x0058
#define REG_AP_AHB_AHB_EB                      0x0000
#define REG_AP_AHB_AHB_RST                     0x0004
#define REG_AP_AHB_AP_SYS_FORCE_SLEEP_CFG      0x000c
#define REG_AP_AHB_AP_SYS_AUTO_SLEEP_CFG       0x0010
#define REG_AP_AHB_RESERVED0_REG               0x0018
#define REG_AP_AHB_RESERVED1_REG               0x001c
#define REG_AP_AHB_RESERVED2_REG               0x0020
#define REG_AP_AHB_AP_MTX_WQOS_CFG             0x3004
#define REG_AP_AHB_AP_MTX_RQOS_CFG             0x3008
#define REG_AP_AHB_AP_QOS_CFG                  0x3010
#define REG_AP_AHB_AP_URGENCY_BYPASS_ADDRESS   0x3018
#define REG_AP_AHB_AP_FRC_URGENCY              0x301c
#define REG_AP_AHB_OTG_PHY_TUNE                0x3020
#define REG_AP_AHB_OTG_PHY_TEST                0x3024
#define REG_AP_AHB_OTG_PHY_CTRL                0x3028
#define REG_AP_AHB_OTG_CTRL1                   0x3030
#define REG_AP_AHB_MST_FRC_LSLP                0x3034
#define REG_AP_AHB_MTX_LSLP_LPC_BYPASS         0x3038
#define REG_AP_AHB_MST_PUB_FRC_DSLP            0x303c
#define REG_AP_AHB_MTX_PUB_DSLP_LPC_BYPASS     0x3040
#define REG_AP_AHB_MTX_FRC_DOZE_SLEEP          0x3044
#define REG_AP_AHB_MTX_DOZE_LPC_BYPASS         0x3048
#define REG_AP_AHB_MTX_AXI_FREQ_ALLOW          0x304c
#define REG_AP_AHB_M1_LPC                      0x3064
#define REG_AP_AHB_M2_LPC                      0x3068
#define REG_AP_AHB_M3_LPC                      0x306c
#define REG_AP_AHB_M4_LPC                      0x3070
#define REG_AP_AHB_M5_LPC                      0x3074
#define REG_AP_AHB_M6_LPC                      0x3078
#define REG_AP_AHB_M7_LPC                      0x307c
#define REG_AP_AHB_M8_LPC                      0x3080
#define REG_AP_AHB_MAIN_LPC                    0x3088
#define REG_AP_AHB_S0_LPC                      0x308c
#define REG_AP_AHB_S1_LPC                      0x3090
#define REG_AP_AHB_S2_LPC                      0x3094
#define REG_AP_AHB_S3_LPC                      0x3098
#define REG_AP_AHB_S4_LPC                      0x309c
#define REG_AP_AHB_S5_LPC                      0x30a0
#define REG_AP_AHB_M10_LPC                     0x30a4
#define REG_AP_AHB_ASYNC_BRIDGE_AP2DDR_LPC     0x30a8
#define REG_AP_APB_APB_EB                   0x0000
#define REG_AP_APB_APB_RST                  0x0004
#define REG_AP_APB_APB_MISC_CTRL            0x3000
#define REG_AP_APB_APB_PERI_FRC_SLEEP       0x3004
#define REG_AP_APB_APB_PCLK_AUTO_GATE       0x3008
#define REG_AP_APB_APB_PCLK_AUTO_SLOW_SEL0  0x300c
#define REG_AP_APB_APB_PCLK_AUTO_SLOW_SEL1  0x3010
#define REG_AP_CLK_CORE_CGM_AP_APB_CFG     0x0020
#define REG_AP_CLK_CORE_CGM_CE_CFG         0x0024
#define REG_AP_CLK_CORE_CGM_NANDC_ECC_CFG  0x0028
#define REG_AP_CLK_CORE_CGM_NANDC_26M_CFG  0x002c
#define REG_AP_CLK_CORE_CGM_EMMC_32K_CFG   0x0030
#define REG_AP_CLK_CORE_CGM_SDIO0_32K_CFG  0x0034
#define REG_AP_CLK_CORE_CGM_SDIO1_32K_CFG  0x0038
#define REG_AP_CLK_CORE_CGM_SDIO2_32K_CFG  0x003c
#define REG_AP_CLK_CORE_CGM_OTG_UTMI_CFG   0x0040
#define REG_AP_CLK_CORE_CGM_UART0_CFG      0x0044
#define REG_AP_CLK_CORE_CGM_UART1_CFG      0x0048
#define REG_AP_CLK_CORE_CGM_UART2_CFG      0x004c
#define REG_AP_CLK_CORE_CGM_UART3_CFG      0x0050
#define REG_AP_CLK_CORE_CGM_UART4_CFG      0x0054
#define REG_AP_CLK_CORE_CGM_I2C0_CFG       0x0058
#define REG_AP_CLK_CORE_CGM_I2C1_CFG       0x005c
#define REG_AP_CLK_CORE_CGM_I2C2_CFG       0x0060
#define REG_AP_CLK_CORE_CGM_I2C3_CFG       0x0064
#define REG_AP_CLK_CORE_CGM_I2C4_CFG       0x0068
#define REG_AP_CLK_CORE_CGM_I2C5_CFG       0x006c
#define REG_AP_CLK_CORE_CGM_I2C6_CFG       0x0070
#define REG_AP_CLK_CORE_CGM_SPI0_CFG       0x0074
#define REG_AP_CLK_CORE_CGM_SPI1_CFG       0x0078
#define REG_AP_CLK_CORE_CGM_SPI2_CFG       0x007c
#define REG_AP_CLK_CORE_CGM_SPI3_CFG       0x0080
#define REG_AP_CLK_CORE_CGM_IIS0_CFG       0x0084
#define REG_AP_CLK_CORE_CGM_IIS1_CFG       0x0088
#define REG_AP_CLK_CORE_CGM_IIS2_CFG       0x008c
#define REG_AP_CLK_CORE_CGM_SIM0_CFG       0x0090
#define REG_AP_CLK_CORE_CGM_SIM0_32K_CFG   0x0094
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE0_CFG       0x0020
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE1_CFG       0x0024
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE2_CFG       0x0028
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE3_CFG       0x002c
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE4_CFG       0x0030
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE5_CFG       0x0034
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE6_CFG       0x0038
#define REG_APCPU_TOP_CLK_CORE_CGM_CORE7_CFG       0x003c
#define REG_APCPU_TOP_CLK_CORE_CGM_SCU_CFG         0x0040
#define REG_APCPU_TOP_CLK_CORE_CGM_ACE_CFG         0x0044
#define REG_APCPU_TOP_CLK_CORE_CGM_AXI_PERIPH_CFG  0x0048
#define REG_APCPU_TOP_CLK_CORE_CGM_AXI_ACP_CFG     0x004c
#define REG_APCPU_TOP_CLK_CORE_CGM_ATB_CFG         0x0050
#define REG_APCPU_TOP_CLK_CORE_CGM_DEBUG_APB_CFG   0x0054
#define REG_APCPU_TOP_CLK_CORE_CGM_GIC_CFG         0x0058
#define REG_APCPU_TOP_CLK_CORE_CGM_PERIPH_CFG      0x005c
#define REG_COM_AHB_COM_RST         0x0000
#define REG_COM_AHB_SYS_SOFT_RST    0x0004
#define REG_COM_AHB_BTWF_CM4_RST    0x0008
#define REG_COM_AHB_GNSS_CM4_RST    0x000c
#define REG_COM_AHB_BUS_MON         0x0010
#define REG_COM_AHB_COM_EB0         0x0014
#define REG_COM_AHB_COM_EB1         0x0018
#define REG_COM_AHB_CM4_CTRL0       0x001c
#define REG_COM_AHB_SLP_CTRL0       0x0020
#define REG_COM_AHB_SLP_CTRL1       0x0024
#define REG_COM_AHB_SLP_CTRL2       0x0028
#define REG_COM_AHB_SLP_CTRL3       0x002c
#define REG_COM_AHB_MAINMXT_CTRL0   0x0030
#define REG_COM_AHB_MAINMXT_CTRL1   0x0034
#define REG_COM_AHB_MAINMXT_CTRL2   0x0038
#define REG_COM_AHB_MAINMXT_CTRL3   0x003c
#define REG_COM_AHB_MAINMXT_CTRL4   0x0040
#define REG_COM_AHB_MAINMXT_CTRL5   0x0044
#define REG_COM_AHB_MAINMXT_CTRL6   0x0048
#define REG_COM_AHB_IRAMMXT_CTRL0   0x004c
#define REG_COM_AHB_IRAMMXT_CTRL1   0x0050
#define REG_COM_AHB_IRAMMXT_CTRL2   0x0054
#define REG_COM_AHB_IRAMMXT_CTRL3   0x0058
#define REG_COM_AHB_IRAMMXT_CTRL4   0x005c
#define REG_COM_AHB_SLP_STS0        0x0060
#define REG_COM_AHB_SLP_STS1        0x0064
#define REG_COM_AHB_LP_CTRL0        0x0070
#define REG_COM_AHB_LP_CTRL1        0x0074
#define REG_COM_AHB_LP_CTRL2        0x0078
#define REG_COM_AHB_QOS_CTRL        0x0080
#define REG_COM_AHB_DUMY_IN         0x0084
#define REG_COM_AHB_DUMY_OUT        0x0088
#define REG_COM_AHB_CM4_CTRL1       0x008c
#define REG_COM_AHB_CM4_CTRL2       0x0090
#define REG_COM_AHB_AON_TIMER31_0   0x0094
#define REG_COM_AHB_AON_TIMER47_32  0x0098
#define REG_COM_AHB_BTWF_INT_DIS    0x00a0
#define REG_COM_AHB_GNSS_INT_DIS    0x00a4
#define REG_COM_AHB_EXTCK_INT_DIS   0x00a8
#define REG_COM_AHB_PMU_DBG0        0x00b0
#define REG_COM_AHB_PMU_DBG1        0x00b4
#define REG_DBG_APB_SUB_SYS_DBG_RST_CTRL  0x0000
#define REG_DBG_APB_SUB_SYS_DBG_CLK_CTRL  0x0004
#define REG_DBG_APB_DEBUG_SUBSYS_SEL_A    0x0100
#define REG_DBG_APB_DEBUG_SUBSYS_SEL_B    0x0104
#define REG_DBG_APB_DEBUG_BUS_SEL         0x0108
#define REG_DBG_APB_AON_DBG_MOD_SEL       0x010c
#define REG_DBG_APB_AON_DBG_SIG_SEL       0x0110
#define REG_DBG_APB_APCPU_DBG_MOD_SEL     0x0114
#define REG_DBG_APB_APCPU_DBG_SIG_SEL     0x0118
#define REG_DBG_APB_WTL_DBG_MOD_SEL       0x011c
#define REG_DBG_APB_WTL_DBG_SIG_SEL       0x0120
#define REG_DBG_APB_ANLG_DBG_MOD_SEL      0x0124
#define REG_DBG_APB_ANLG_DBG_SIG_SEL      0x0128
#define REG_DBG_APB_PUB_DBG_MOD_SEL       0x012c
#define REG_DBG_APB_PUB_DBG_SIG_SEL       0x0130
#define REG_DBG_APB_PUBCP_DBG_MOD_SEL     0x0134
#define REG_DBG_APB_PUBCP_DBG_SIG_SEL     0x0138
#define REG_DBG_APB_GPU_DBG_MOD_SEL       0x013c
#define REG_DBG_APB_GPU_DBG_SIG_SEL       0x0140
#define REG_DBG_APB_MM_DBG_MOD_SEL        0x0144
#define REG_DBG_APB_MM_DBG_SIG_SEL        0x0148
#define REG_DBG_APB_AP_DBG_MOD_SEL        0x014c
#define REG_DBG_APB_AP_DBG_SIG_SEL        0x0150
#define REG_DBG_APB_MDAR_DBG_MOD_SEL      0x0154
#define REG_DBG_APB_MDAR_DBG_SIG_SEL      0x0158
#define REG_DBG_APB_DISP_DBG_MOD_SEL      0x015c
#define REG_DBG_APB_DISP_DBG_SIG_SEL      0x0160
#define REG_DBG_APB_WCN_DBG_MOD_SEL       0x0164
#define REG_DBG_APB_WCN_DBG_SIG_SEL       0x0168
#define REG_DBG_APB_VSP_DBG_MOD_SEL       0x016c
#define REG_DBG_APB_VSP_DBG_SIG_SEL       0x0170
#define REG_DBG_APB_DBG_BUS0_SEL          0x0200
#define REG_DBG_APB_DBG_BUS1_SEL          0x0204
#define REG_DBG_APB_DBG_BUS2_SEL          0x0208
#define REG_DBG_APB_DBG_BUS3_SEL          0x020c
#define REG_DBG_APB_DBG_BUS4_SEL          0x0210
#define REG_DBG_APB_DBG_BUS5_SEL          0x0214
#define REG_DBG_APB_DBG_BUS6_SEL          0x0218
#define REG_DBG_APB_DBG_BUS7_SEL          0x021c
#define REG_DBG_APB_DBG_BUS8_SEL          0x0220
#define REG_DBG_APB_DBG_BUS9_SEL          0x0224
#define REG_DBG_APB_DBG_BUS10_SEL         0x0228
#define REG_DBG_APB_DBG_BUS11_SEL         0x022c
#define REG_DBG_APB_DBG_BUS12_SEL         0x0230
#define REG_DBG_APB_DBG_BUS13_SEL         0x0234
#define REG_DBG_APB_DBG_BUS14_SEL         0x0238
#define REG_DBG_APB_DBG_BUS15_SEL         0x023c
#define REG_DBG_APB_DBG_BUS16_SEL         0x0240
#define REG_DBG_APB_DBG_BUS17_SEL         0x0244
#define REG_DBG_APB_DBG_BUS18_SEL         0x0248
#define REG_DBG_APB_DBG_BUS19_SEL         0x024c
#define REG_DBG_APB_DBG_BUS20_SEL         0x0250
#define REG_DBG_APB_DBG_BUS21_SEL         0x0254
#define REG_DBG_APB_DBG_BUS22_SEL         0x0258
#define REG_DBG_APB_DBG_BUS23_SEL         0x025c
#define REG_DBG_APB_DBG_BUS24_SEL         0x0260
#define REG_DBG_APB_DBG_BUS25_SEL         0x0264
#define REG_DBG_APB_DBG_BUS26_SEL         0x0268
#define REG_DBG_APB_DBG_BUS27_SEL         0x026c
#define REG_DBG_APB_DBG_BUS28_SEL         0x0270
#define REG_DBG_APB_DBG_BUS29_SEL         0x0274
#define REG_DBG_APB_DBG_BUS30_SEL         0x0278
#define REG_DBG_APB_DBG_BUS31_SEL         0x027c
#define REG_DBG_APB_DBG_BUS_DATA_A        0x0300
#define REG_DBG_APB_DBG_BUS_DATA_B        0x0304
#define REG_DBG_APB_DBG_BUS_DATA          0x0308
#define REG_GPU_APB_APB_RST      0x0000
#define REG_MM_AHB_AHB_EB                0x0000
#define REG_MM_AHB_AHB_RST               0x0004
#define REG_MM_AHB_GEN_CKG_CFG           0x0008
#define REG_MM_AHB_MIPI_CSI2_CTRL        0x000c
#define REG_MM_AHB_CGM_DCAM_FDIV         0x0010
#define REG_MM_AHB_CGM_BPC_FDIV          0x0014
#define REG_MM_AHB_CGM_ISP_FDIV          0x0018
#define REG_MM_AHB_LP_CTRL_DCAM          0x001c
#define REG_MM_AHB_LP_CTRL_ISP           0x0020
#define REG_MM_AHB_LP_CTRL_MM_0          0x0024
#define REG_MM_AHB_LP_CTRL_MM_1          0x0028
#define REG_MM_AHB_LP_CTRL_ASYNC_BRIDGE  0x002c
#define REG_MM_AHB_MTX_MOD_CTRL          0x0030
#define REG_MM_CLK_CORE_CGM_MIPI_CSI_CFG    0x0020
#define REG_MM_CLK_CORE_CGM_MIPI_CSI_S_CFG  0x0024
#define REG_MM_CLK_CORE_CGM_MIPI_CSI_T_CFG  0x0028
#define REG_MM_VSP_AHB_AHB_EB                0x0000
#define REG_MM_VSP_AHB_AHB_RST               0x0004
#define REG_MM_VSP_AHB_CGM_VSP_FDIV          0x0008
#define REG_MM_VSP_AHB_CGM_CPP_FDIV          0x000c
#define REG_MM_VSP_AHB_CGM_JPG_FDIV          0x0010
#define REG_MM_VSP_AHB_LP_CTRL_VSP           0x0014
#define REG_MM_VSP_AHB_LP_CTRL_JPG           0x0018
#define REG_MM_VSP_AHB_LP_CTRL_CPP           0x001c
#define REG_MM_VSP_AHB_LP_CTRL_MM_VSP_0      0x0020
#define REG_MM_VSP_AHB_LP_CTRL_MM_VSP_1      0x0024
#define REG_MM_VSP_AHB_MTX_MOD_CTRL          0x0028
#define REG_MPLL_PRE_DIV_GEN_SOFT_CNT_DONE0_CFG                0x0020
#define REG_MPLL_PRE_DIV_GEN_PLL_WAIT_SEL0_CFG                 0x0024
#define REG_MPLL_PRE_DIV_GEN_PLL_WAIT_SW_CTL0_CFG              0x0028
#define REG_MPLL_PRE_DIV_GEN_DIV_EN_SEL0_CFG                   0x002c
#define REG_MPLL_PRE_DIV_GEN_DIV_EN_SW_CTL0_CFG                0x0030
#define REG_MPLL_PRE_DIV_GEN_GATE_EN_SEL0_CFG                  0x0034
#define REG_MPLL_PRE_DIV_GEN_GATE_EN_SW_CTL0_CFG               0x0038
#define REG_MPLL_PRE_DIV_GEN_MONITOR_WAIT_EN_STATUS0_CFG       0x003c
#define REG_MPLL_PRE_DIV_GEN_MONITOR_DIV_AUTO_EN_STATUS0_CFG   0x0040
#define REG_MPLL_PRE_DIV_GEN_MONITOR_GATE_AUTO_EN_STATUS0_CFG  0x0044
#define REG_PMU_APB_PD_CPU_TOP_CFG                            0x0000
#define REG_PMU_APB_PD_CPU_LIT_C0_CFG                         0x0004
#define REG_PMU_APB_PD_CPU_LIT_C1_CFG                         0x0008
#define REG_PMU_APB_PD_CPU_BIG_C0_CFG                         0x000c
#define REG_PMU_APB_PD_CPU_BIG_C1_CFG                         0x0010
#define REG_PMU_APB_PD_AP_SYS_CFG                             0x0018
#define REG_PMU_APB_PD_MM_TOP_CFG                             0x001c
#define REG_PMU_APB_PD_GPU_TOP_CFG                            0x0020
#define REG_PMU_APB_PD_WTLCP_TD_CFG                           0x0024
#define REG_PMU_APB_PD_WTLCP_LTE_P1_CFG                       0x0028
#define REG_PMU_APB_PD_WTLCP_LTE_P2_CFG                       0x002c
#define REG_PMU_APB_PD_MM_VSP_CFG                             0x0030
#define REG_PMU_APB_PD_WTLCP_LDSP_CFG                         0x0034
#define REG_PMU_APB_PD_WTLCP_TGDSP_CFG                        0x0038
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_CFG                      0x003c
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_CFG                      0x0040
#define REG_PMU_APB_PD_WTLCP_SYS_CFG                          0x0044
#define REG_PMU_APB_PD_PUBCP_SYS_CFG                          0x0048
#define REG_PMU_APB_PD_WTLCP_LTE_P3_CFG                       0x004c
#define REG_PMU_APB_PD_WTLCP_LTE_P4_CFG                       0x0050
#define REG_PMU_APB_PUBCP_FRC_STOP_REQ_FOR_WTL                0x0054
#define REG_PMU_APB_PD_DISP_CFG                               0x0058
#define REG_PMU_APB_PD_PUB_SYS_CFG                            0x005c
#define REG_PMU_APB_AP_WAKEUP_POR_CFG                         0x0060
#define REG_PMU_APB_PLL_REL_DMC                               0x0064
#define REG_PMU_APB_XTL_WAIT_CNT                              0x0070
#define REG_PMU_APB_XTLBUF_WAIT_CNT                           0x0074
#define REG_PMU_APB_PLL_WAIT_CNT1                             0x0078
#define REG_PMU_APB_PLL_WAIT_CNT2                             0x007c
#define REG_PMU_APB_XTL0_REL_CFG                              0x0080
#define REG_PMU_APB_XTL1_REL_CFG                              0x0084
#define REG_PMU_APB_CPPLL_REL_CFG                             0x0088
#define REG_PMU_APB_XTLBUF0_REL_CFG                           0x008c
#define REG_PMU_APB_XTLBUF1_REL_CFG                           0x0090
#define REG_PMU_APB_MPLL0_REL_CFG                             0x0094
#define REG_PMU_APB_DPLL0_REL_CFG                             0x0098
#define REG_PMU_APB_LTEPLL_REL_CFG                            0x009c
#define REG_PMU_APB_TWPLL_REL_CFG                             0x00a0
#define REG_PMU_APB_LVDSDIS_PLL_REL_CFG                       0x00a4
#define REG_PMU_APB_GPLL_REL_CFG                              0x00a8
#define REG_PMU_APB_RPLL_REL_CFG                              0x00ac
#define REG_PMU_APB_CP_SOFT_RST                               0x00b0
#define REG_PMU_APB_CP_SLP_STATUS_DBG0                        0x00b4
#define REG_PMU_APB_SYS_SOFT_RST_CTRL0                        0x00b8
#define REG_PMU_APB_PWR_STATUS0_DBG                           0x00bc
#define REG_PMU_APB_PWR_STATUS1_DBG                           0x00c0
#define REG_PMU_APB_PWR_STATUS2_DBG                           0x00c4
#define REG_PMU_APB_PUB_SYS_AUTO_LIGHT_SLEEP_ENABLE           0x00c8
#define REG_PMU_APB_SLEEP_CTRL                                0x00cc
#define REG_PMU_APB_DDR_SLEEP_CTRL                            0x00d0
#define REG_PMU_APB_SLEEP_STATUS                              0x00d4
#define REG_PMU_APB_SLEEP_CTRL_1                              0x00d8
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_POLL0                  0x00dc
#define REG_PMU_APB_PUB_SYS_DEEP_SLEEP_POLL1                  0x00e0
#define REG_PMU_APB_CGM_PMU_SEL                               0x00e4
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL0                       0x00f8
#define REG_PMU_APB_DDR_CHN_SLEEP_CTRL1                       0x00fc
#define REG_PMU_APB_PD_WCN_SYS_CFG                            0x0100
#define REG_PMU_APB_PD_WIFI_WRAP_CFG                          0x0104
#define REG_PMU_APB_PD_GNSS_WRAP_CFG                          0x0108
#define REG_PMU_APB_PD_CPU_MP8_CFG                            0x010c
#define REG_PMU_APB_PD_CPU_LIT_C2_CFG                         0x0110
#define REG_PMU_APB_PD_CPU_LIT_C3_CFG                         0x0114
#define REG_PMU_APB_PD_CPU_BIG_C2_CFG                         0x0118
#define REG_PMU_APB_PD_CPU_BIG_C3_CFG                         0x011c
#define REG_PMU_APB_PD_DBG_SYS_CFG                            0x0120
#define REG_PMU_APB_PD_GPU_CORE_CFG                           0x0124
#define REG_PMU_APB_PWR_STATUS5_DBG                           0x0128
#define REG_PMU_APB_DDR_OP_MODE_CFG                           0x012c
#define REG_PMU_APB_DDR_PHY_RET_CFG                           0x0130
#define REG_PMU_APB_CLK26M_SEL_CFG                            0x0134
#define REG_PMU_APB_BISR_DONE_STATUS                          0x0138
#define REG_PMU_APB_BISR_BUSY_STATUS                          0x013c
#define REG_PMU_APB_BISR_BYP_CFG                              0x0140
#define REG_PMU_APB_BISR_EN_CFG                               0x0144
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG0                    0x0148
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG1                    0x014c
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG2                    0x0150
#define REG_PMU_APB_CGM_AUTO_GATE_SEL_CFG3                    0x0154
#define REG_PMU_APB_CGM_FORCE_EN_CFG0                         0x0158
#define REG_PMU_APB_CGM_FORCE_EN_CFG1                         0x015c
#define REG_PMU_APB_CGM_FORCE_EN_CFG2                         0x0160
#define REG_PMU_APB_CGM_FORCE_EN_CFG3                         0x0164
#define REG_PMU_APB_SLEEP_XTLON_CTRL                          0x0168
#define REG_PMU_APB_MEM_SLP_CFG                               0x016c
#define REG_PMU_APB_MEM_SD_CFG                                0x0170
#define REG_PMU_APB_PLL_CHARGE_DLY                            0x0174
#define REG_PMU_APB_PWR_CNT_WAIT_CFG0                         0x017c
#define REG_PMU_APB_PWR_CNT_WAIT_CFG1                         0x0180
#define REG_PMU_APB_RC0_REL_CFG                               0x0184
#define REG_PMU_APB_RC1_REL_CFG                               0x0188
#define REG_PMU_APB_RC_CNT_WAIT_CFG                           0x018c
#define REG_PMU_APB_MEM_AUTO_SLP_CFG                          0x0190
#define REG_PMU_APB_MEM_AUTO_SD_CFG                           0x0194
#define REG_PMU_APB_WAKEUP_LOCK_EN                            0x01a0
#define REG_PMU_APB_SYS_WAKEUP_LOCK_EN                        0x01a4
#define REG_PMU_APB_CPU_BIG_C2_CORE_INT_DISABLE               0x01a8
#define REG_PMU_APB_CPU_BIG_C3_CORE_INT_DISABLE               0x01ac
#define REG_PMU_APB_WTLCP_TGDSP_CORE_INT_DISABLE              0x01b0
#define REG_PMU_APB_WTLCP_LDSP_CORE_INT_DISABLE               0x01b4
#define REG_PMU_APB_PUBCP_CORE_INT_DISABLE                    0x01b8
#define REG_PMU_APB_CPU_LIT_C0_CORE_INT_DISABLE               0x01bc
#define REG_PMU_APB_CPU_LIT_C1_CORE_INT_DISABLE               0x01c0
#define REG_PMU_APB_CPU_BIG_C0_CORE_INT_DISABLE               0x01c4
#define REG_PMU_APB_CPU_BIG_C1_CORE_INT_DISABLE               0x01c8
#define REG_PMU_APB_CPU_LIT_C2_CORE_INT_DISABLE               0x01cc
#define REG_PMU_APB_CPU_LIT_C3_CORE_INT_DISABLE               0x01d0
#define REG_PMU_APB_CORE_WFI_PMU_SAMPLE                       0x01d4
#define REG_PMU_APB_PMU_DUMMY_REG                             0x01d8
#define REG_PMU_APB_DPLL1_REL_CFG                             0x01dc
#define REG_PMU_APB_MPLL1_REL_CFG                             0x01e0
#define REG_PMU_APB_MPLL2_REL_CFG                             0x01e4
#define REG_PMU_APB_ISPPLL_REL_CFG                            0x01e8
#define REG_PMU_APB_PMU_DUMMY_REG1                            0x01ec
#define REG_PMU_APB_SP_INT_DISABLE                            0x01f0
#define REG_PMU_APB_WCN_SYS_WIFI_CM4_INT_DISABLE              0x01f4
#define REG_PMU_APB_WCN_SYS_GNSS_CM4_INT_DISABLE              0x01f8
#define REG_PMU_APB_PMU_DUMMY_REG2                            0x01fc
#define REG_PMU_APB_WTLCP_TGDSP_DSLP_ENA                      0x0200
#define REG_PMU_APB_WTLCP_LDSP_DSLP_ENA                       0x0204
#define REG_PMU_APB_AP_DSLP_ENA                               0x0208
#define REG_PMU_APB_PUBCP_DSLP_ENA                            0x020c
#define REG_PMU_APB_WTLCP_DSLP_ENA                            0x0210
#define REG_PMU_APB_CPU_TOP_DSLP_ENA                          0x0214
#define REG_PMU_APB_SYS_PUB_DSLP_ENA                          0x0220
#define REG_PMU_APB_AP_AUTO_LSLP_ENA                          0x0224
#define REG_PMU_APB_PUBCP_AUTO_LSLP_ENA                       0x0228
#define REG_PMU_APB_WTLCP_AUTO_LSLP_ENA                       0x022c
#define REG_PMU_APB_LIGHT_SLEEP_ENABLE                        0x0230
#define REG_PMU_APB_ARM7_LIGHT_SLEEP                          0x0234
#define REG_PMU_APB_WCN_AUTO_LSLP_ENA                         0x0238
#define REG_PMU_APB_SYS_DOZE_DSLP_ENA                         0x0240
#define REG_PMU_APB_WCN_SYS_DSLP_ENA                          0x0244
#define REG_PMU_APB_WIFI_WRAP_DSLP_ENA                        0x0248
#define REG_PMU_APB_GNSS_WRAP_DSLP_ENA                        0x024c
#define REG_PMU_APB_PUB_ACC_RDY                               0x0250
#define REG_PMU_APB_PUB_CLK_RDY                               0x0254
#define REG_PMU_APB_EIC_SEL                                   0x0258
#define REG_PMU_APB_AXI_LP_CTRL_DISABLE                       0x0260
#define REG_PMU_APB_SP_CM4_DSLP_ENA                           0x0264
#define REG_PMU_APB_WIFI_CM4_DSLP_ENA                         0x0268
#define REG_PMU_APB_GNSS_CM4_DSLP_ENA                         0x026c
#define REG_PMU_APB_PMU_DEBUG                                 0x0270
#define REG_PMU_APB_SLEEP_CNT_CLR                             0x0274
#define REG_PMU_APB_PUB_SYS_LIGHT_SLEEP_POLL0                 0x0278
#define REG_PMU_APB_PUB_SYS_LIGHT_SLEEP_POLL1                 0x027c
#define REG_PMU_APB_LVDSRFPLL_REL_CFG                         0x0280
#define REG_PMU_APB_CPU_TOP_GIC_DISABLE                       0x0284
#define REG_PMU_APB_AON_INT_SEL                               0x0288
#define REG_PMU_APB_PAD_OUT_ADIE_CTRL0                        0x0290
#define REG_PMU_APB_PAD_OUT_ADIE_CTRL1                        0x0294
#define REG_PMU_APB_PAD_OUT_ADIE_CTRL2                        0x0298
#define REG_PMU_APB_SLEEP_CNT0                                0x02a0
#define REG_PMU_APB_SLEEP_CNT1                                0x02a4
#define REG_PMU_APB_SLEEP_CNT2                                0x02a8
#define REG_PMU_APB_SLEEP_CNT3                                0x02ac
#define REG_PMU_APB_SLEEP_CNT4                                0x02b0
#define REG_PMU_APB_SLEEP_CNT5                                0x02b4
#define REG_PMU_APB_SLEEP_CNT6                                0x02b8
#define REG_PMU_APB_SLEEP_CNT7                                0x02bc
#define REG_PMU_APB_SLEEP_CNT8                                0x02c0
#define REG_PMU_APB_SLEEP_CNT9                                0x02c4
#define REG_PMU_APB_BISR_FORCE_SEL                            0x0300
#define REG_PMU_APB_POWER_SWITCH_ACK_D_STATUS0                0x0304
#define REG_PMU_APB_POWER_SWITCH_ACK_M_STATUS0                0x0308
#define REG_PMU_APB_XTL_PLL_PD_PUB_SYS_SEL                    0x030c
#define REG_PMU_APB_CPU_PWR_ST_SIG_DISABLE                    0x0310
#define REG_PMU_APB_AON_MEM_CTRL                              0x0330
#define REG_PMU_APB_PWR_DOMAIN_INT_CLR                        0x0334
#define REG_PMU_APB_TWPLL_CGM_PLL_PD_CTRL0                    0x0338
#define REG_PMU_APB_PD_CA53_LIT_MP2_CFG                       0x0400
#define REG_PMU_APB_PD_CA53_BIG_MP2_CFG                       0x0404
#define REG_PMU_APB_BMPLL_REL_CFG                             0x0408
#define REG_PMU_APB_PLL_WAIT_CNT3                             0x040c
#define REG_PMU_APB_AP_LP_AUTO_CTRL                           0x0420
#define REG_PMU_APB_CPU_WAKEUP_IRQ_TEST_SEL                   0x0424
#define REG_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC0                  0x0428
#define REG_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC1                  0x042c
#define REG_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC2                  0x0430
#define REG_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC3                  0x0434
#define REG_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC4                  0x0438
#define REG_PMU_APB_CPU_WAKEUP_IRQ_TEST_SRC5                  0x043c
#define REG_PMU_APB_CPU_WAKEUP_IRQ_EN0                        0x0440
#define REG_PMU_APB_CPU_WAKEUP_IRQ_EN1                        0x0444
#define REG_PMU_APB_CPU_WAKEUP_IRQ_EN2                        0x0448
#define REG_PMU_APB_CPU_WAKEUP_IRQ_EN3                        0x044c
#define REG_PMU_APB_CPU_WAKEUP_IRQ_EN4                        0x0450
#define REG_PMU_APB_CPU_WAKEUP_IRQ_EN5                        0x0454
#define REG_PMU_APB_CPU_BIG_C1_DSLP_ENA                       0x0458
#define REG_PMU_APB_CPU_BIG_C0_DSLP_ENA                       0x045c
#define REG_PMU_APB_CPU_LIT_C1_DSLP_ENA                       0x0460
#define REG_PMU_APB_CPU_LIT_C0_DSLP_ENA                       0x0464
#define REG_PMU_APB_CA53_BIG_MP2_DSLP_ENA                     0x0468
#define REG_PMU_APB_CA53_LIT_MP2_DSLP_ENA                     0x046c
#define REG_PMU_APB_CA53_LIT_L2_DORMANT_CFG                   0x0470
#define REG_PMU_APB_CA53_BIG_L2_DORMANT_CFG                   0x0474
#define REG_PMU_APB_CPU_GIC_RST_EN                            0x0478
#define REG_PMU_APB_PWR_ST_DEBUG_DLY0                         0x047c
#define REG_PMU_APB_PWR_ST_DEBUG_DLY1                         0x0480
#define REG_PMU_APB_BISR_WAIT_SRAM_CFG                        0x0484
#define REG_PMU_APB_PWR_ST_DEBUG_DLY3                         0x0488
#define REG_PMU_APB_PWR_STATUS3_DBG                           0x048c
#define REG_PMU_APB_PWR_STATUS4_DBG                           0x0490
#define REG_PMU_APB_CPU_BIG_C3_DSLP_ENA                       0x0494
#define REG_PMU_APB_CPU_BIG_C2_DSLP_ENA                       0x0498
#define REG_PMU_APB_CPU_LIT_C3_DSLP_ENA                       0x049c
#define REG_PMU_APB_CPU_LIT_C2_DSLP_ENA                       0x04a0
#define REG_PMU_APB_CPU_MP8_DSLP_ENA                          0x04a4
#define REG_PMU_APB_SLEEP_CTRL2                               0x04a8
#define REG_PMU_APB_WTL2AON_LP_STATUS_L                       0x04ac
#define REG_PMU_APB_WTL2AON_LP_STATUS_H                       0x04b0
#define REG_PMU_APB_DISP_LP_CTRL0                             0x04b4
#define REG_PMU_APB_CPU_RST_RELEASE_CNT0                      0x04f0
#define REG_PMU_APB_CPU_RST_RELEASE_CNT1                      0x04f4
#define REG_PMU_APB_CPU_RST_RELEASE_CNT2                      0x04f8
#define REG_PMU_APB_CPU_RST_RELEASE_CNT3                      0x04fc
#define REG_PMU_APB_CPU_RST_RELEASE_CNT4                      0x0500
#define REG_PMU_APB_CPU_CORE_LP_MODE_CTRL0                    0x0504
#define REG_PMU_APB_CPU_CORE_RST_MODE_CTRL0                   0x0508
#define REG_PMU_APB_CPU_CORE_RST_MODE_CTRL1                   0x050c
#define REG_PMU_APB_CPU_CORE_RST_MODE_CTRL2                   0x0510
#define REG_PMU_APB_CPU_CORE_RST_MODE_CTRL3                   0x0514
#define REG_PMU_APB_CPU_CLUSTER_RST_MODE_CTRL0                0x0518
#define REG_PMU_APB_CPU_CLUSTER_RST_MODE_CTRL1                0x051c
#define REG_PMU_APB_CPU_CLUSTER_RST_MODE_CTRL2                0x0520
#define REG_PMU_APB_CPU_CORE_LP_MODE_CTRL1                    0x0524
#define REG_PMU_APB_CPU_CLUSTER_LP_MODE_CTRL0                 0x0528
#define REG_PMU_APB_CPU_CORE_CLK_CTRL0                        0x052c
#define REG_PMU_APB_CPU_RAM_RELEASE_CNT                       0x0540
#define REG_PMU_APB_PWR_ST_SW_CTRL_0                          0x0580
#define REG_PMU_APB_PWR_ST_SW_CTRL_1                          0x0584
#define REG_PMU_APB_PWR_ST_SW_CTRL_2                          0x0588
#define REG_PMU_APB_PWR_ST_SW_CTRL_3                          0x058c
#define REG_PMU_APB_PWR_ST_SW_CTRL_4                          0x0590
#define REG_PMU_APB_PWR_ST_SW_CTRL_5                          0x0594
#define REG_PMU_APB_PWR_ST_SW_CTRL_6                          0x0598
#define REG_PMU_APB_PWR_ST_SW_CTRL_7                          0x059c
#define REG_PMU_APB_PWR_ST_SW_CTRL_8                          0x05a0
#define REG_PMU_APB_CPU_CLUSTER_LP_CTRL_MISC0                 0x05d0
#define REG_PMU_APB_IMG_GPU_LP_CTRL0                          0x0600
#define REG_PMU_APB_WCN_XTL_ON_CFG                            0x0620
#define REG_PMU_APB_PUB_AUTO_PWR_HS_BYP                       0x0640
#define REG_PMU_APB_PUB_AUTO_WAKEUP_BYP                       0x0644
#define REG_PMU_APB_DDR_SLP_CTRL_CFG0                         0x0648
#define REG_PMU_APB_DDR_SLP_CTRL_WAIT_CNT0                    0x064c
#define REG_PMU_APB_SUBSYS_PWR_HS_ACK_BYP                     0x0650
#define REG_PMU_APB_SUBSYS_PWR_HS_REQ_EN                      0x0654
#define REG_PMU_APB_CPU_LIT_C0_PCHN_SW_CTRL                   0x0660
#define REG_PMU_APB_CPU_LIT_C1_PCHN_SW_CTRL                   0x0664
#define REG_PMU_APB_CPU_LIT_C2_PCHN_SW_CTRL                   0x0668
#define REG_PMU_APB_CPU_LIT_C3_PCHN_SW_CTRL                   0x066c
#define REG_PMU_APB_CPU_BIG_C0_PCHN_SW_CTRL                   0x0670
#define REG_PMU_APB_CPU_BIG_C1_PCHN_SW_CTRL                   0x0674
#define REG_PMU_APB_CPU_BIG_C2_PCHN_SW_CTRL                   0x0678
#define REG_PMU_APB_CPU_BIG_C3_PCHN_SW_CTRL                   0x067c
#define REG_PMU_APB_CPU_CLUSTER_PCHN_SW_CTRL                  0x0680
#define REG_PMU_APB_CPU_LIT_C0_PCHN_SW_TRIG                   0x0684
#define REG_PMU_APB_CPU_LIT_C1_PCHN_SW_TRIG                   0x0688
#define REG_PMU_APB_CPU_LIT_C2_PCHN_SW_TRIG                   0x068c
#define REG_PMU_APB_CPU_LIT_C3_PCHN_SW_TRIG                   0x0690
#define REG_PMU_APB_CPU_BIG_C0_PCHN_SW_TRIG                   0x0694
#define REG_PMU_APB_CPU_BIG_C1_PCHN_SW_TRIG                   0x0698
#define REG_PMU_APB_CPU_BIG_C2_PCHN_SW_TRIG                   0x069c
#define REG_PMU_APB_CPU_BIG_C3_PCHN_SW_TRIG                   0x06a0
#define REG_PMU_APB_CPU_CLUSTER_PCHN_SW_TRIG                  0x06a4
#define REG_PMU_APB_CPU_LIT_C0_PCHN_HW_CTRL                   0x06a8
#define REG_PMU_APB_CPU_LIT_C1_PCHN_HW_CTRL                   0x06ac
#define REG_PMU_APB_CPU_LIT_C2_PCHN_HW_CTRL                   0x06b0
#define REG_PMU_APB_CPU_LIT_C3_PCHN_HW_CTRL                   0x06b4
#define REG_PMU_APB_CPU_BIG_C0_PCHN_HW_CTRL                   0x06b8
#define REG_PMU_APB_CPU_BIG_C1_PCHN_HW_CTRL                   0x06bc
#define REG_PMU_APB_CPU_BIG_C2_PCHN_HW_CTRL                   0x06c0
#define REG_PMU_APB_CPU_BIG_C3_PCHN_HW_CTRL                   0x06c4
#define REG_PMU_APB_CPU_CLUSTER_PCHN_HW_CTRL                  0x06c8
#define REG_PMU_APB_CPU_CLUSTER_SRAM_HW_CTRL                  0x06cc
#define REG_PMU_APB_CPWRUPREQ_CTRL0                           0x06d0
#define REG_PMU_APB_CLK_PWR_CPU_CTRL0                         0x06d4
#define REG_PMU_APB_CPU_DBG_CTRL0                             0x06d8
#define REG_PMU_APB_CPU_DBG_CTRL1                             0x06dc
#define REG_PMU_APB_CPU_AP_REL_CTRL0                          0x06e0
#define REG_PMU_APB_CP_DOWNSTREAM_CTRL0                       0x06e4
#define REG_PMU_APB_CPU_DOWNSTREAM_CTRL0                      0x06e8
#define REG_PMU_APB_BUS_STATUS0                               0x06ec
#define REG_PMU_APB_BUS_STATUS1                               0x06f0
#define REG_PMU_APB_APCPU_LIGHT_SLEEP_CTRL0                   0x06f4
#define REG_PMU_APB_SLEEP_CTRL3                               0x06f8
#define REG_PMU_APB_CPU_DBG_BUS_CTRL0                         0x06fc
#define REG_PMU_APB_MM_BUS_CTRL0                              0x0700
#define REG_PMU_APB_CPU_QCHNL_CTRL0                           0x0704
#define REG_PMU_APB_CPU_INT_DIS_SEL                           0x0708
#define REG_PMU_APB_PD_CPU_LIT_C0_SHUTDOWN_MARK_STATUS        0x3000
#define REG_PMU_APB_PD_CPU_LIT_C1_SHUTDOWN_MARK_STATUS        0x3004
#define REG_PMU_APB_PD_CPU_BIG_C0_SHUTDOWN_MARK_STATUS        0x3008
#define REG_PMU_APB_PD_CPU_BIG_C1_SHUTDOWN_MARK_STATUS        0x300c
#define REG_PMU_APB_PD_CPU_TOP_SHUTDOWN_MARK_STATUS           0x3010
#define REG_PMU_APB_PD_AP_SYS_SHUTDOWN_MARK_STATUS            0x3014
#define REG_PMU_APB_PD_GPU_TOP_SHUTDOWN_MARK_STATUS           0x3018
#define REG_PMU_APB_PD_MM_TOP_SHUTDOWN_MARK_STATUS            0x301c
#define REG_PMU_APB_PD_WTLCP_TD_SHUTDOWN_MARK_STATUS          0x3020
#define REG_PMU_APB_PD_WTLCP_LTE_P1_SHUTDOWN_MARK_STATUS      0x3024
#define REG_PMU_APB_PD_WTLCP_LTE_P2_SHUTDOWN_MARK_STATUS      0x3028
#define REG_PMU_APB_PD_WTLCP_LDSP_SHUTDOWN_MARK_STATUS        0x3030
#define REG_PMU_APB_PD_WTLCP_TGDSP_SHUTDOWN_MARK_STATUS       0x3034
#define REG_PMU_APB_PD_WTLCP_HU3GE_A_SHUTDOWN_MARK_STATUS     0x3038
#define REG_PMU_APB_PD_WTLCP_HU3GE_B_SHUTDOWN_MARK_STATUS     0x303c
#define REG_PMU_APB_PD_WTLCP_SYS_SHUTDOWN_MARK_STATUS         0x3040
#define REG_PMU_APB_PD_PUBCP_SYS_SHUTDOWN_MARK_STATUS         0x3044
#define REG_PMU_APB_PD_WTLCP_LTE_P3_SHUTDOWN_MARK_STATUS      0x3048
#define REG_PMU_APB_PD_DISP_SHUTDOWN_MARK_STATUS              0x304c
#define REG_PMU_APB_PD_PUB_SYS_SHUTDOWN_MARK_STATUS           0x3054
#define REG_PMU_APB_PD_CA53_LIT_MP2_SHUTDOWN_MARK_STATUS      0x3058
#define REG_PMU_APB_PD_CA53_BIG_MP2_SHUTDOWN_MARK_STATUS      0x305c
#define REG_PMU_APB_PD_CPU_LIT_C2_SHUTDOWN_MARK_STATUS        0x3060
#define REG_PMU_APB_PD_CPU_LIT_C3_SHUTDOWN_MARK_STATUS        0x3064
#define REG_PMU_APB_PD_CPU_BIG_C2_SHUTDOWN_MARK_STATUS        0x3068
#define REG_PMU_APB_PD_CPU_BIG_C3_SHUTDOWN_MARK_STATUS        0x306c
#define REG_PMU_APB_PD_CPU_MP8_SHUTDOWN_MARK_STATUS           0x3070
#define REG_PMU_APB_PD_GPU_CORE_SHUTDOWN_MARK_STATUS          0x3074
#define REG_PMU_APB_PD_MM_VSP_SHUTDOWN_MARK_STATUS            0x3078
#define REG_PMU_APB_PD_DBG_SYS_SHUTDOWN_MARK_STATUS           0x307c
#define REG_PMU_APB_PD_WCN_SYS_SHUTDOWN_MARK_STATUS           0x3080
#define REG_PMU_APB_PD_WIFI_WRAP_SHUTDOWN_MARK_STATUS         0x3084
#define REG_PMU_APB_PD_GNSS_WRAP_SHUTDOWN_MARK_STATUS         0x3088
#define REG_PRE_DIV_CLK_GEN_SOFT_CNT_DONE0_CFG                 0x0020
#define REG_PRE_DIV_CLK_GEN_PLL_WAIT_SEL0_CFG                  0x0024
#define REG_PRE_DIV_CLK_GEN_PLL_WAIT_SW_CTL0_CFG               0x0028
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SEL0_CFG                    0x002c
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SEL1_CFG                    0x0030
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL0_CFG                 0x0034
#define REG_PRE_DIV_CLK_GEN_DIV_EN_SW_CTL1_CFG                 0x0038
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL0_CFG                   0x003c
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL1_CFG                   0x0040
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL2_CFG                   0x0044
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SEL3_CFG                   0x0048
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL0_CFG                0x004c
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL1_CFG                0x0050
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL2_CFG                0x0054
#define REG_PRE_DIV_CLK_GEN_GATE_EN_SW_CTL3_CFG                0x0058
#define REG_PRE_DIV_CLK_GEN_OUTPUT_CLOCK_MUX_SEL0_CFG          0x005c
#define REG_PRE_DIV_CLK_GEN_MONITOR_WAIT_EN_STATUS0_CFG        0x0060
#define REG_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS00_CFG   0x0064
#define REG_PRE_DIV_CLK_GEN_MONITOR_DIV_AUTO_EN_STATUS10_CFG   0x0068
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS00_CFG  0x006c
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS10_CFG  0x0070
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS20_CFG  0x0074
#define REG_PRE_DIV_CLK_GEN_MONITOR_GATE_AUTO_EN_STATUS30_CFG  0x0078
#define REG_PUB_AHB_DMC_EXT_LPCTRL_CFG     0x3000
#define REG_PUB_AHB_DMC_EXT_LPCTRL_SEQL    0x3004
#define REG_PUB_AHB_DMC_EXT_LPCTRL_SEQH    0x3008
#define REG_PUB_AHB_DMC_EXT_LPCTRL_STEP    0x300c
#define REG_PUB_AHB_MPU_DUMP_ADDR          0x3010
#define REG_PUB_AHB_DMC_MPU_VIO_ADDR       0x3014
#define REG_PUB_AHB_DMC_MPU_VIO_CMD        0x3018
#define REG_PUB_AHB_DMC_MPU_BASE_CFG       0x301c
#define REG_PUB_AHB_MPU_CFG0               0x3020
#define REG_PUB_AHB_MPU_CFG0_ID_MASK_VAL   0x3024
#define REG_PUB_AHB_MPU_CFG0_LOW_RANGE     0x3028
#define REG_PUB_AHB_MPU_CFG0_HIGH_RANGE    0x302c
#define REG_PUB_AHB_MPU_CFG1               0x3030
#define REG_PUB_AHB_MPU_CFG1_ID_MASK_VAL   0x3034
#define REG_PUB_AHB_MPU_CFG1_LOW_RANGE     0x3038
#define REG_PUB_AHB_MPU_CFG1_HIGH_RANGE    0x303c
#define REG_PUB_AHB_MPU_CFG2               0x3040
#define REG_PUB_AHB_MPU_CFG2_ID_MASK_VAL   0x3044
#define REG_PUB_AHB_MPU_CFG2_LOW_RANGE     0x3048
#define REG_PUB_AHB_MPU_CFG2_HIGH_RANGE    0x304c
#define REG_PUB_AHB_MPU_CFG3               0x3050
#define REG_PUB_AHB_MPU_CFG3_ID_MASK_VAL   0x3054
#define REG_PUB_AHB_MPU_CFG3_LOW_RANGE     0x3058
#define REG_PUB_AHB_MPU_CFG3_HIGH_RANGE    0x305c
#define REG_PUB_AHB_MPU_CFG4               0x3060
#define REG_PUB_AHB_MPU_CFG4_ID_MASK_VAL   0x3064
#define REG_PUB_AHB_MPU_CFG4_LOW_RANGE     0x3068
#define REG_PUB_AHB_MPU_CFG4_HIGH_RANGE    0x306c
#define REG_PUB_AHB_MPU_CFG5               0x3070
#define REG_PUB_AHB_MPU_CFG5_ID_MASK_VAL   0x3074
#define REG_PUB_AHB_MPU_CFG5_LOW_RANGE     0x3078
#define REG_PUB_AHB_MPU_CFG5_HIGH_RANGE    0x307c
#define REG_PUB_AHB_MPU_CFG6               0x3080
#define REG_PUB_AHB_MPU_CFG6_ID_MASK_VAL   0x3084
#define REG_PUB_AHB_MPU_CFG6_LOW_RANGE     0x3088
#define REG_PUB_AHB_MPU_CFG6_HIGH_RANGE    0x308c
#define REG_PUB_AHB_MPU_CFG7               0x3090
#define REG_PUB_AHB_MPU_CFG7_ID_MASK_VAL   0x3094
#define REG_PUB_AHB_MPU_CFG7_LOW_RANGE     0x3098
#define REG_PUB_AHB_MPU_CFG7_HIGH_RANGE    0x309c
#define REG_PUB_AHB_MPU_CFG8               0x30a0
#define REG_PUB_AHB_MPU_CFG8_ID_MASK_VAL   0x30a4
#define REG_PUB_AHB_MPU_CFG8_LOW_RANGE     0x30a8
#define REG_PUB_AHB_MPU_CFG8_HIGH_RANGE    0x30ac
#define REG_PUB_AHB_MPU_CFG9               0x30b0
#define REG_PUB_AHB_MPU_CFG9_ID_MASK_VAL   0x30b4
#define REG_PUB_AHB_MPU_CFG9_LOW_RANGE     0x30b8
#define REG_PUB_AHB_MPU_CFG9_HIGH_RANGE    0x30bc
#define REG_PUB_AHB_MPU_CFG10              0x30c0
#define REG_PUB_AHB_MPU_CFG10_ID_MASK_VAL  0x30c4
#define REG_PUB_AHB_MPU_CFG10_LOW_RANGE    0x30c8
#define REG_PUB_AHB_MPU_CFG10_HIGH_RANGE   0x30cc
#define REG_PUB_AHB_MPU_CFG11              0x30d0
#define REG_PUB_AHB_MPU_CFG11_ID_MASK_VAL  0x30d4
#define REG_PUB_AHB_MPU_CFG11_LOW_RANGE    0x30d8
#define REG_PUB_AHB_MPU_CFG11_HIGH_RANGE   0x30dc
#define REG_PUB_AHB_MPU_CFG12              0x30e0
#define REG_PUB_AHB_MPU_CFG12_ID_MASK_VAL  0x30e4
#define REG_PUB_AHB_MPU_CFG12_LOW_RANGE    0x30e8
#define REG_PUB_AHB_MPU_CFG12_HIGH_RANGE   0x30ec
#define REG_PUB_AHB_MPU_CFG13              0x30f0
#define REG_PUB_AHB_MPU_CFG13_ID_MASK_VAL  0x30f4
#define REG_PUB_AHB_MPU_CFG13_LOW_RANGE    0x30f8
#define REG_PUB_AHB_MPU_CFG13_HIGH_RANGE   0x30fc
#define REG_PUB_AHB_MPU_CFG14              0x3100
#define REG_PUB_AHB_MPU_CFG14_ID_MASK_VAL  0x3104
#define REG_PUB_AHB_MPU_CFG14_LOW_RANGE    0x3108
#define REG_PUB_AHB_MPU_CFG14_HIGH_RANGE   0x310c
#define REG_PUB_AHB_MPU_CFG15              0x3110
#define REG_PUB_AHB_MPU_CFG15_ID_MASK_VAL  0x3114
#define REG_PUB_AHB_MPU_CFG15_LOW_RANGE    0x3118
#define REG_PUB_AHB_MPU_CFG15_HIGH_RANGE   0x311c
#define REG_PUB_AHB_WRAP_PUB_AXI_QOS_REG_BK    0x0000
#define REG_PUB_AHB_WRAP_DFS_STATUS            0x0004
#define REG_PUB_AHB_WRAP_DFS_SW_CTRL           0x0008
#define REG_PUB_AHB_WRAP_RESERVED1             0x000c
#define REG_PUB_AHB_WRAP_PUB_LP_GEN_CTRL       0x0010
#define REG_PUB_AHB_WRAP_RESERVED3             0x0014
#define REG_PUB_AHB_WRAP_DFS_PURE_SW_CTRL      0x0018
#define REG_PUB_AHB_WRAP_MEM_FW_INT            0x001c
#define REG_PUB_AHB_WRAP_AXI_LPC_CTRL_0        0x0020
#define REG_PUB_AHB_WRAP_AXI_LPC_CTRL_1        0x0024
#define REG_PUB_AHB_WRAP_FENCING_CTRL          0x0028
#define REG_PUB_AHB_WRAP_WIFI_DFS_CTRL         0x002c
#define REG_PUB_AHB_WRAP_DFS_SW_CTRL1          0x0030
#define REG_PUB_AHB_WRAP_DFS_SW_CTRL2          0x0034
#define REG_PUB_AHB_WRAP_DFS_SW_CTRL3          0x0038
#define REG_PUB_AHB_WRAP_PUB_DMC_MPU_INT       0x0040
#define REG_PUB_AHB_WRAP_DFS_INT_CTRL          0x0044
#define REG_PUB_AHB_WRAP_BASE_ADDR             0x0048
#define REG_PUB_AHB_WRAP_BIST_CTRL             0x004c
#define REG_PUB_AHB_WRAP_BIST_CTRL_STATUS      0x0050
#define REG_PUB_AHB_WRAP_BUSMON_CLK_EN         0x0054
#define REG_PUB_AHB_WRAP_PUB_PERI_CLK_EN       0x0058
#define REG_PUB_AHB_WRAP_PUB_AXI_QOS_REG_1     0x005c
#define REG_PUB_AHB_WRAP_RESERVED4             0x0060
#define REG_PUB_AHB_WRAP_DFS_HW_CTRL           0x0100
#define REG_PUB_AHB_WRAP_DFS_HW_CTRL1          0x0104
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET0     0x0108
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET1     0x010c
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET2     0x0110
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET3     0x0114
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET4     0x0118
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET5     0x011c
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET6     0x0120
#define REG_PUB_AHB_WRAP_DFS_HW_RATIO_SET7     0x0124
#define REG_PUB_AHB_WRAP_DFS_HW_CTRL2          0x0130
#define REG_PUB_QOSC_AHB_QOS_CTRL_EB                        0x0000
#define REG_PUB_QOSC_AHB_QOS_CTRL_RESET                     0x0004
#define REG_PUB_QOSC_AHB_QOSC_CLK_CTRL                      0x0008
#define REG_PUB_QOSC_AHB_QOSC_PORT_ENABLE                   0x000c
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNTER_EN                 0x0010
#define REG_PUB_QOSC_AHB_QOSC_AXURGENT_EN                   0x0014
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_EN                 0x0018
#define REG_PUB_QOSC_AHB_QOSC_CFG                           0x001c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH0      0x0020
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH1      0x0024
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH2      0x0028
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH3      0x002c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH4      0x0030
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH5      0x0034
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH6      0x0038
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_WR_CH7      0x003c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH0      0x0050
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH1      0x0054
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH2      0x0058
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH3      0x005c
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH4      0x0060
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH5      0x0064
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH6      0x0068
#define REG_PUB_QOSC_AHB_QOSC_SV_THRESHOLD_HIGH_RD_CH7      0x006c
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH0           0x0080
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH1           0x0084
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH2           0x0088
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH3           0x008c
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH4           0x0090
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH5           0x0094
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH6           0x0098
#define REG_PUB_QOSC_AHB_QOSC_SV_COUNT_OFFSET_CH7           0x009c
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW0             0x00b0
#define REG_PUB_QOSC_AHB_QOSC_BW_TIMING_WINDOW1             0x00b4
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH0            0x00c0
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH1            0x00c4
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH2            0x00c8
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH3            0x00cc
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH4            0x00d0
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH5            0x00d4
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH6            0x00d8
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH7            0x00dc
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH8            0x00e0
#define REG_PUB_QOSC_AHB_QOSC_BW_LIMITER_MAX_CH9            0x00e4
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_HIGH_EN          0x00f0
#define REG_PUB_QOSC_AHB_QOSC_FORCE_URGENT_ULTRA_EN         0x00f4
#define REG_PUB_QOSC_AHB_QOSC_LATMON_AXURGENT_EN            0x00f8
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH0                 0x0100
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH1                 0x0104
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH2                 0x0108
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH3                 0x010c
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH4                 0x0110
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH5                 0x0114
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH6                 0x0118
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH7                 0x011c
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH8                 0x0120
#define REG_PUB_QOSC_AHB_QOSC_QOS_VALUE_CH9                 0x0124
#define REG_PUB_QOSC_AHB_QOSC_STATUS0                       0x0200
#define REG_PUB_QOSC_AHB_QOSC_STATUS1                       0x0204
#define REG_PUB_QOSC_AHB_QOSC_STATUS2                       0x0208
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH0              0x0210
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH1              0x0214
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH2              0x0218
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH3              0x021c
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH4              0x0220
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH5              0x0224
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH6              0x0228
#define REG_PUB_QOSC_AHB_QOSC_URGENT_COUNT_CH7              0x022c
#define REG_PUB_QOSC_AHB_QOSC_DBG_MON                       0x0280
#define REG_PUB_QOSC_AHB_QOSC_MON_STATUS                    0x0284
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_EB                     0x0400
#define REG_PUB_QOSC_AHB_M1_QOS_CTRL_RESET                  0x0404
#define REG_PUB_QOSC_AHB_M1_QOSC_CLK_CTRL                   0x0408
#define REG_PUB_QOSC_AHB_M1_QOSC_PORT_ENABLE                0x040c
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNTER_EN              0x0410
#define REG_PUB_QOSC_AHB_M1_QOSC_AXURGENT_EN                0x0414
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_EN              0x0418
#define REG_PUB_QOSC_AHB_M1_QOSC_CFG                        0x041c
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH0   0x0420
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_WR_CH1   0x0424
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH0   0x0430
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_THRESHOLD_HIGH_RD_CH1   0x0434
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH0        0x0440
#define REG_PUB_QOSC_AHB_M1_QOSC_SV_COUNT_OFFSET_CH1        0x0444
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_TIMING_WINDOW0          0x0450
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH0         0x0460
#define REG_PUB_QOSC_AHB_M1_QOSC_BW_LIMITER_MAX_CH1         0x0464
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_HIGH_EN       0x0470
#define REG_PUB_QOSC_AHB_M1_QOSC_FORCE_URGENT_ULTRA_EN      0x0474
#define REG_PUB_QOSC_AHB_M1_QOSC_LATMON_AXURGENT_EN         0x0478
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH0              0x0480
#define REG_PUB_QOSC_AHB_M1_QOSC_QOS_VALUE_CH1              0x0484
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS0                    0x0500
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS1                    0x0504
#define REG_PUB_QOSC_AHB_M1_QOSC_STATUS2                    0x0508
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH0           0x0510
#define REG_PUB_QOSC_AHB_M1_QOSC_URGENT_COUNT_CH1           0x0514
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_EB                     0x0600
#define REG_PUB_QOSC_AHB_M2_QOS_CTRL_RESET                  0x0604
#define REG_PUB_QOSC_AHB_M2_QOSC_CLK_CTRL                   0x0608
#define REG_PUB_QOSC_AHB_M2_QOSC_PORT_ENABLE                0x060c
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNTER_EN              0x0610
#define REG_PUB_QOSC_AHB_M2_QOSC_AXURGENT_EN                0x0614
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_EN              0x0618
#define REG_PUB_QOSC_AHB_M2_QOSC_CFG                        0x061c
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH0   0x0620
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH1   0x0624
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_WR_CH2   0x0628
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH0   0x0630
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH1   0x0634
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_THRESHOLD_HIGH_RD_CH2   0x0638
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH0        0x0640
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH1        0x0644
#define REG_PUB_QOSC_AHB_M2_QOSC_SV_COUNT_OFFSET_CH2        0x0648
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_TIMING_WINDOW0          0x0650
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH0         0x0660
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH1         0x0664
#define REG_PUB_QOSC_AHB_M2_QOSC_BW_LIMITER_MAX_CH2         0x0668
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_HIGH_EN       0x0670
#define REG_PUB_QOSC_AHB_M2_QOSC_FORCE_URGENT_ULTRA_EN      0x0674
#define REG_PUB_QOSC_AHB_M2_QOSC_LATMON_AXURGENT_EN         0x0678
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH0              0x0680
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH1              0x0684
#define REG_PUB_QOSC_AHB_M2_QOSC_QOS_VALUE_CH2              0x0688
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS0                    0x0700
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS1                    0x0704
#define REG_PUB_QOSC_AHB_M2_QOSC_STATUS2                    0x0708
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH0           0x0710
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH1           0x0714
#define REG_PUB_QOSC_AHB_M2_QOSC_URGENT_COUNT_CH2           0x0718
#define REG_PUB_QOSC_AHB_LATMON_EB                          0x0800
#define REG_PUB_QOSC_AHB_LATMON_RESET                       0x0804
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM0                 0x0808
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM0                   0x080c
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM0                 0x0810
#define REG_PUB_QOSC_AHB_LATMON_HW_DFS_CFG                  0x0814
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM1                 0x0820
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM1                   0x0824
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM1                 0x0828
#define REG_PUB_QOSC_AHB_TAR_LAT_OFFSET_LM2                 0x0830
#define REG_PUB_QOSC_AHB_URGENT_RATIO_LM2                   0x0834
#define REG_PUB_QOSC_AHB_LATMON_SUB_CFG_LM2                 0x0838
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS0                 0x0900
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS1                 0x0904
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS2                 0x0908
#define REG_PUB_QOSC_AHB_LATMON_LM0_STATUS3                 0x090c
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS0                 0x0910
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS1                 0x0914
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS2                 0x0918
#define REG_PUB_QOSC_AHB_LATMON_LM1_STATUS3                 0x091c
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS0                 0x0920
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS1                 0x0924
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS2                 0x0928
#define REG_PUB_QOSC_AHB_LATMON_LM2_STATUS3                 0x092c
#define REG_PUB_QOSC_AHB_LATMON_STATUS                      0x0940
#define REG_PUB_QOSC_AHB_BWMON_EB                           0x0a00
#define REG_PUB_QOSC_AHB_BWMON0_UP_WBW_SET                  0x0a04
#define REG_PUB_QOSC_AHB_BWMON0_UP_RBW_SET                  0x0a08
#define REG_PUB_QOSC_AHB_BWMON1_UP_WBW_SET                  0x0a0c
#define REG_PUB_QOSC_AHB_BWMON1_UP_RBW_SET                  0x0a10
#define REG_PUB_QOSC_AHB_BWMON_STATUS                       0x0a70
#define REG_PUB_QOSC_AHB_BWMON0_WBW_CNT                     0x0a80
#define REG_PUB_QOSC_AHB_BWMON0_RBW_CNT                     0x0a84
#define REG_PUB_QOSC_AHB_BWMON1_WBW_CNT                     0x0a88
#define REG_PUB_QOSC_AHB_BWMON1_RBW_CNT                     0x0a8c
#define REG_PUB_TOP_AHB_DMC_DDR_CLK_CTRL           0x0000
#define REG_PUB_TOP_AHB_DDR_CHN_SLEEP_CTRL0        0x0010
#define REG_PUB_TOP_AHB_DDR_CHN_SLEEP_CTRL1        0x0014
#define REG_PUB_TOP_AHB_DMC_AUTO_EN_X1             0x007c
#define REG_PUB_TOP_AHB_DMC_RST_CTL                0x0080
#define REG_PUB_TOP_AHB_DMC_EMC_REF_SEL            0x0084
#define REG_PUB_TOP_AHB_HSEL_IDLE_CNT              0x0088
#define REG_PUB_TOP_AHB_DMC_CLK_INIT_SW_START      0x0100
#define REG_PUB_TOP_AHB_DMC_CLK_STATE              0x0104
#define REG_PUB_TOP_AHB_DMC_CLK_INIT_CFG           0x0108
#define REG_PUB_TOP_AHB_DMC_DESKEW_WAIT_CFG        0x0200
#define REG_PUB_TOP_AHB_DMC_DESKEW_WAIT_CNT0       0x0204
#define REG_PUB_TOP_AHB_DMC_DESKEW_WAIT_CNT1       0x0208
#define REG_PUB_TOP_AHB_DMC_DESKEW_WAIT_CNT2       0x020c
#define REG_PUB_TOP_AHB_DMC_DESKEW_WAIT_CNT3       0x0210
#define REG_PUB_TOP_AHB_DMC_DDL_CTRL               0x0300
#define REG_PUB_TOP_AHB_DMC_MON_CNT0               0x0400
#define REG_PUB_TOP_AHB_DMC_MON_CNT1               0x0404
#define REG_PUB_TOP_AHB_DMC_MON_CNT2               0x0408
#define REG_PUB_TOP_AHB_DMC_MON_CNT3               0x040c
#define REG_PUB_TOP_AHB_DMC_MON_CNT4               0x0410
#define REG_PUB_TOP_AHB_DMC_MON_CNT5               0x0414
#define REG_SCC_APB_SCC_TUNE_LMT_CFG   0x0000
#define REG_SCC_APB_SCC_TUNE_STATUS    0x0004
#define REG_SCC_APB_SCC_CFG            0x0008
#define REG_SCC_APB_SCC_TUNE_STEP_CFG  0x000c
#define REG_SCC_APB_SCC_WAIT_CFG       0x0010
#define REG_SCC_APB_SCC_INT_CFG        0x0014
#define REG_SCC_APB_SCC_TUNE_MARK      0x0024
#define REG_SCC_APB_SCC_FSM_STS        0x0028
#define REG_SCC_APB_SCC_ROSC_MODE      0x0100
#define REG_SCC_APB_SCC_ROSC_CFG       0x0104
#define REG_SCC_APB_SCC_ROSC_CTRL      0x0108
#define REG_SCC_APB_SCC_ROSC_RPT       0x010c
#define REG_SCC_APB_SCC_ROSC_SW_RST    0x0110
#define REG_SP_AHB_CFG_CLK_EB                0x0000
#define REG_SP_AHB_SOFT_RST                  0x0004
#define REG_SP_AHB_DMA_CTRL                  0x0008
#define REG_SP_AHB_SLP_CTL                   0x000c
#define REG_SP_AHB_CM3_CORE_CFG1             0x0010
#define REG_SP_AHB_CM3_CORE_SYSTICK_CFG      0x0014
#define REG_SP_AHB_CM3_CORE_AUXFAULT_CFG     0x0018
#define REG_SP_AHB_CM3_MAIN_STATOUT          0x001c
#define REG_SP_AHB_CM3_HWDATAD_STAT          0x0020
#define REG_SP_AHB_CM3_INT_STAT              0x0024
#define REG_SP_AHB_WDG_ENABLE                0x0028
#define REG_SP_AHB_SW_CM3_CGM_CFG            0x0030
#define REG_SP_AHB_FPU_CFG                   0x0034
#define REG_SP_AHB_CLK_AUTO_GATE_DIV_CTRL    0x0040
#define REG_SP_AHB_CLK_AUTO_GATE_CTRL        0x0044
#define REG_SP_AHB_RES_REG                   0x00ff
