{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1736358288289 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1736358288290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 08 19:44:48 2025 " "Processing started: Wed Jan 08 19:44:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1736358288290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1736358288290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLC_Project -c TLC_Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLC_Project -c TLC_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1736358288290 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1736358288492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/altera/13.1/TLC_Project/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736358288539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736358288539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Project " "Found entity 1: TLC_Project" {  } { { "top.v" "" { Text "C:/altera/13.1/TLC_Project/top.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736358288540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736358288540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_decoder " "Found entity 1: seven_segment_decoder" {  } { { "seven_segment_decoder.v" "" { Text "C:/altera/13.1/TLC_Project/seven_segment_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736358288541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736358288541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_divider " "Found entity 1: counter_divider" {  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736358288542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736358288542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736358288543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736358288543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1hz " "Found entity 1: clock_divider_1hz" {  } { { "clock_divider_1hz.v" "" { Text "C:/altera/13.1/TLC_Project/clock_divider_1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1736358288544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1736358288544 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "top.v(39) " "Verilog HDL Instantiation warning at top.v(39): instance has no name" {  } { { "top.v" "" { Text "C:/altera/13.1/TLC_Project/top.v" 39 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1736358288545 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TLC_Project " "Elaborating entity \"TLC_Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1736358288563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_divider counter_divider:div " "Elaborating entity \"counter_divider\" for hierarchy \"counter_divider:div\"" {  } { { "top.v" "div" { Text "C:/altera/13.1/TLC_Project/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288567 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter_divider.v(13) " "Verilog HDL assignment warning at counter_divider.v(13): truncated value with size 32 to match size of target (6)" {  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736358288569 "|TLC_Project|counter_divider:div"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "counter_divider.v(14) " "Verilog HDL warning at counter_divider.v(14): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "counter_divider.v" "" { Text "C:/altera/13.1/TLC_Project/counter_divider.v" 14 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Quartus II" 0 -1 1736358288569 "|TLC_Project|counter_divider:div"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1hz clock_divider_1hz:comb_3 " "Elaborating entity \"clock_divider_1hz\" for hierarchy \"clock_divider_1hz:comb_3\"" {  } { { "top.v" "comb_3" { Text "C:/altera/13.1/TLC_Project/top.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288569 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_divider_1hz.v(18) " "Verilog HDL assignment warning at clock_divider_1hz.v(18): truncated value with size 32 to match size of target (26)" {  } { { "clock_divider_1hz.v" "" { Text "C:/altera/13.1/TLC_Project/clock_divider_1hz.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736358288573 "|TLC_Project|clock_divider_1hz:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:controller " "Elaborating entity \"Control\" for hierarchy \"Control:controller\"" {  } { { "top.v" "controller" { Text "C:/altera/13.1/TLC_Project/top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Control.v(26) " "Verilog HDL assignment warning at Control.v(26): truncated value with size 32 to match size of target (5)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.v(135) " "Verilog HDL Case Statement warning at Control.v(135): incomplete case statement has no default case item" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NorthRed Control.v(135) " "Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable \"NorthRed\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NorthYellow Control.v(135) " "Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable \"NorthYellow\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NorthGreen Control.v(135) " "Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable \"NorthGreen\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EastRed Control.v(135) " "Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable \"EastRed\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EastYellow Control.v(135) " "Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable \"EastYellow\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "EastGreen Control.v(135) " "Verilog HDL Always Construct warning at Control.v(135): inferring latch(es) for variable \"EastGreen\", which holds its previous value in one or more paths through the always construct" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EastGreen Control.v(135) " "Inferred latch for \"EastGreen\" at Control.v(135)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EastYellow Control.v(135) " "Inferred latch for \"EastYellow\" at Control.v(135)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "EastRed Control.v(135) " "Inferred latch for \"EastRed\" at Control.v(135)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NorthGreen Control.v(135) " "Inferred latch for \"NorthGreen\" at Control.v(135)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NorthYellow Control.v(135) " "Inferred latch for \"NorthYellow\" at Control.v(135)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NorthRed Control.v(135) " "Inferred latch for \"NorthRed\" at Control.v(135)" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 135 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1736358288576 "|TLC_Project|Control:controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:north_converter " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:north_converter\"" {  } { { "top.v" "north_converter" { Text "C:/altera/13.1/TLC_Project/top.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(17) " "Verilog HDL assignment warning at bin2bcd.v(17): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/altera/13.1/TLC_Project/bin2bcd.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1736358288579 "|TLC_Project|bin2bcd:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_decoder seven_segment_decoder:ssd0 " "Elaborating entity \"seven_segment_decoder\" for hierarchy \"seven_segment_decoder:ssd0\"" {  } { { "top.v" "ssd0" { Text "C:/altera/13.1/TLC_Project/top.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288580 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1736358288887 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:controller\|EastGreen Control:controller\|NorthRed " "Duplicate LATCH primitive \"Control:controller\|EastGreen\" merged with LATCH primitive \"Control:controller\|NorthRed\"" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288896 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:controller\|EastYellow Control:controller\|NorthYellow " "Duplicate LATCH primitive \"Control:controller\|EastYellow\" merged with LATCH primitive \"Control:controller\|NorthYellow\"" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 10 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288896 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Control:controller\|EastRed Control:controller\|NorthGreen " "Duplicate LATCH primitive \"Control:controller\|EastRed\" merged with LATCH primitive \"Control:controller\|NorthGreen\"" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 9 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1736358288896 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1736358288896 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:controller\|NorthRed " "Latch Control:controller\|NorthRed has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|state\[0\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736358288898 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736358288898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:controller\|NorthYellow " "Latch Control:controller\|NorthYellow has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|state\[0\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736358288898 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 7 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736358288898 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Control:controller\|NorthGreen " "Latch Control:controller\|NorthGreen has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Control:controller\|state\[1\] " "Ports D and ENA on the latch are fed by the same signal Control:controller\|state\[1\]" {  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1736358288898 ""}  } { { "Control.v" "" { Text "C:/altera/13.1/TLC_Project/Control.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1736358288898 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1736358289058 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1736358289169 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1736358289263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1736358289263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "131 " "Implemented 131 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1736358289315 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1736358289315 ""} { "Info" "ICUT_CUT_TM_LCELLS" "110 " "Implemented 110 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1736358289315 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1736358289315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1736358289325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 08 19:44:49 2025 " "Processing ended: Wed Jan 08 19:44:49 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1736358289325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1736358289325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1736358289325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1736358289325 ""}
