
---------- Begin Simulation Statistics ----------
final_tick                                  162954500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 524623                       # Simulator instruction rate (inst/s)
host_mem_usage                                 626460                       # Number of bytes of host memory used
host_op_rate                                   527307                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.53                       # Real time elapsed on the host
host_tick_rate                              310014688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      275732                       # Number of instructions simulated
sim_ops                                        277167                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000163                       # Number of seconds simulated
sim_ticks                                   162954500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.424457                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   34546                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                35099                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  3                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1307                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             37249                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             124                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              123                       # Number of indirect misses.
system.cpu.branchPred.lookups                   38397                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     366                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           49                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    104076                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   104178                       # number of cc regfile writes
system.cpu.commit.amos                             14                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1093                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      35414                       # Number of branches committed
system.cpu.commit.bw_lim_events                  7541                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              50                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3694                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               276259                       # Number of instructions committed
system.cpu.commit.committedOps                 277694                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       304975                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.910547                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.672243                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       209469     68.68%     68.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        13221      4.34%     73.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        31816     10.43%     83.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        37213     12.20%     95.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          496      0.16%     95.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         4674      1.53%     97.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          295      0.10%     97.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          250      0.08%     97.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         7541      2.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       304975                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  165                       # Number of function calls committed.
system.cpu.commit.int_insts                    176973                       # Number of committed integer instructions.
system.cpu.commit.loads                         67237                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           20      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           142865     51.45%     51.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               9      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                3      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              1      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              1      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               7      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              16      0.01%     51.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              16      0.01%     51.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     51.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          32780     11.80%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     63.28% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc        32768     11.80%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            9      0.00%     75.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           67237     24.21%     99.29% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1961      0.71%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            277694                       # Class of committed instruction
system.cpu.commit.refs                          69198                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                    132230                       # Number of committed Vector instructions.
system.cpu.committedInsts                      275732                       # Number of Instructions Simulated
system.cpu.committedOps                        277167                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.181985                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.181985                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         5068                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit         7854                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        14567                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          1157                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                101160                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   226                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                33882                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 287680                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    70074                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    128370                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1110                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  3712                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5594                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       38397                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     75761                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        220703                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   376                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         295439                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    2648                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.117814                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              84281                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              34913                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.906502                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             306308                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.972818                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.221699                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   158536     51.76%     51.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71891     23.47%     75.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1552      0.51%     75.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74329     24.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               306308                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued          568                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit           66                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified          701                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage            19                       # number of prefetches that crossed the page
system.cpu.idleCycles                           19603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1126                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    35751                       # Number of branches executed
system.cpu.iew.exec_nop                           548                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.866798                       # Inst execution rate
system.cpu.iew.exec_refs                        72577                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       2116                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     271                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 68836                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 70                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 2365                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              283347                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 70461                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1601                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                282499                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   215                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1110                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   214                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           399                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               11                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1599                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          404                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          599                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            527                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    206295                       # num instructions consuming a value
system.cpu.iew.wb_count                        279358                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.660636                       # average fanout of values written-back
system.cpu.iew.wb_producers                    136286                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.857160                       # insts written-back per cycle
system.cpu.iew.wb_sent                         279479                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   253007                       # number of integer regfile reads
system.cpu.int_regfile_writes                  110394                       # number of integer regfile writes
system.cpu.ipc                               0.846035                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.846035                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                20      0.01%      0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                145166     51.10%     51.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   10      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     4      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   2      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   2      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  2      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    7      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     51.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   18      0.01%     51.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   16      0.01%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     51.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               32834     11.56%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     62.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc        32768     11.53%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                9      0.00%     74.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                71068     25.02%     99.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                2174      0.77%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 284100                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       37129                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.130690                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    3221      8.68%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.01%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      8.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1511      4.07%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     12.75% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc           803      2.16%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     14.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  30896     83.21%     98.13% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   695      1.87%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 152851                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             607956                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       147122                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            154047                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     282729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    284100                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            5631                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               484                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             20                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         6381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        306308                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.927498                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.137470                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              165114     53.90%     53.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               39658     12.95%     66.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               63722     20.80%     87.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               34283     11.19%     98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                3506      1.14%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                  25      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          306308                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.871710                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                 168358                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             304165                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses       132236                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes            134386                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                2                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                68836                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                2365                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  573994                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  32815                       # number of misc regfile writes
system.cpu.numCycles                           325911                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pred_regfile_reads                  134023                       # number of predicate regfile reads
system.cpu.pred_regfile_writes                     17                       # number of predicate regfile writes
system.cpu.rename.BlockCycles                   94531                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                376695                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IdleCycles                    73697                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    116                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  1256                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                892919                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 284726                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              383763                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    129649                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1239                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1110                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                  1886                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles                  3964                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     7068                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           255139                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3357                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 67                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      5923                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             24                       # count of temporary serializing insts renamed
system.cpu.rename.vec_pred_rename_lookups       100593                       # Number of vector predicate rename lookups
system.cpu.rename.vec_rename_lookups           132082                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       578653                       # The number of ROB reads
system.cpu.rob.rob_writes                      564110                       # The number of ROB writes
system.cpu.timesIdled                             255                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                   131731                       # number of vector regfile reads
system.cpu.vec_regfile_writes                  131631                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         3016                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6925                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3474                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          571                       # Transaction distribution
system.membus.trans_dist::WritebackClean          208                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2237                       # Transaction distribution
system.membus.trans_dist::ReadExReq               429                       # Transaction distribution
system.membus.trans_dist::ReadExResp              429                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            589                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2887                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1384                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9444                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10828                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        50880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       248768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  299648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3909                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001535                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.039153                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3903     99.85%     99.85% # Request fanout histogram
system.membus.snoop_fanout::1                       6      0.15%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                3909                       # Request fanout histogram
system.membus.reqLayer0.occupancy            11586398                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3103053                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           17285147                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          12288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         149440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.dcache.prefetcher        62784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.icache.prefetcher        25344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             249856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         12288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        36544                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           36544                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.dcache.prefetcher          981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.icache.prefetcher          396                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          571                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                571                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          75407552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         917065807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.dcache.prefetcher    385285463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.icache.prefetcher    155528077                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1533286899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     75407552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         75407552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      224258919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            224258919                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      224258919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         75407552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        917065807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.dcache.prefetcher    385285463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.icache.prefetcher    155528077                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1757545818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       720.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       179.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.dcache.prefetcher::samples       956.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.icache.prefetcher::samples       381.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000056450754                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           42                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           42                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7983                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                652                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3905                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        778                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3905                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      778                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    234                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    58                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               139                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               595                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               356                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               34                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               96                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                46                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                43                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.07                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     31234523                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18355000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               100065773                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8508.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27258.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3273                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     610                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.16                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.72                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3905                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  778                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1838                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1270                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    584.888889                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   400.453689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   396.562225                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           60     12.82%     12.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           83     17.74%     30.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           42      8.97%     39.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           38      8.12%     47.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      5.13%     52.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           14      2.99%     55.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.99%     58.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           13      2.78%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          180     38.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          468                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           42                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      87.119048                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     70.988976                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     69.346497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31             7     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      7.14%     23.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      9.52%     33.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             6     14.29%     47.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             9     21.43%     69.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            6     14.29%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            2      4.76%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      2.38%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      2.38%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      4.76%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-463            1      2.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            42                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           42                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.523810                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.498830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.943220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               31     73.81%     73.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      4.76%     78.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7     16.67%     95.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      4.76%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            42                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 234944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14976                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   44416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  249920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                49792                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1441.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       272.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1533.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    305.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        13.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.13                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     162937500                       # Total gap between requests
system.mem_ctrls.avgGap                      34793.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        11456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       137920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.dcache.prefetcher        61184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.icache.prefetcher        24384                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        44416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 70301832.720176488161                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 846371226.323912501335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.dcache.prefetcher 375466771.399378359318                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.icache.prefetcher 149636861.823392421007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 272566882.166494369507                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2335                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.dcache.prefetcher          981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.icache.prefetcher          397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          778                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst      7082273                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     60232248                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.dcache.prefetcher     22452571                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.icache.prefetcher     10298681                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   3753305382                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36886.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25795.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.dcache.prefetcher     22887.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.icache.prefetcher     25941.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4824299.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    88.43                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               963900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               485760                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3798480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             876960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         30448830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         36933600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           85800330                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        526.529369                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     95735752                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     62018748                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2477580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1290300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            22412460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2745720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12292800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         73983720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           272640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          115475220                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        708.634742                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE       145500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      5200000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    157609000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       162954500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        75401                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            75401                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        75401                       # number of overall hits
system.cpu.icache.overall_hits::total           75401                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          360                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            360                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          360                       # number of overall misses
system.cpu.icache.overall_misses::total           360                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     18066000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     18066000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     18066000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     18066000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        75761                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        75761                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        75761                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        75761                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004752                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004752                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004752                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004752                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50183.333333                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50183.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50183.333333                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50183.333333                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          327                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 8                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    40.875000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches                61                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks          208                       # number of writebacks
system.cpu.icache.writebacks::total               208                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          168                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher          397                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          589                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     13131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     13131000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     13131000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher     22434594                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     35565594                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002534                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002534                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007774                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68390.625000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68390.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68390.625000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 56510.312343                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60383.011885                       # average overall mshr miss latency
system.cpu.icache.replacements                    208                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        75401                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           75401                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          360                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           360                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     18066000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     18066000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        75761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        75761                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004752                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50183.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50183.333333                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     13131000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     13131000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002534                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68390.625000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68390.625000                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher          397                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total          397                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher     22434594                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total     22434594                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 56510.312343                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 56510.312343                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           314.954528                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               75988                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               587                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            129.451448                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   100.115167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   214.839360                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.195537                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.419608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.615146                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          259                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          120                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2          158                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           74                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.505859                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            152109                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           152109                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        80258                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            80258                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        80258                       # number of overall hits
system.cpu.dcache.overall_hits::total           80258                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         5796                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           5796                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         5796                       # number of overall misses
system.cpu.dcache.overall_misses::total          5796                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    301924996                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    301924996                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    301924996                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    301924996                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        86054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        86054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        86054                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        86054                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.067353                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.067353                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.067353                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.067353                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 52091.959282                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 52091.959282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 52091.959282                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 52091.959282                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14738                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               418                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.258373                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches               361                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          571                       # number of writebacks
system.cpu.dcache.writebacks::total               571                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         3459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         3459                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         3459                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         3459                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2337                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2337                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher          981                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3318                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    132698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    132698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    132698000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher     52768222                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    185466222                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027157                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027157                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027157                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.038557                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56781.343603                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56781.343603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56781.343603                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53790.236493                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55896.992767                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2808                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        79170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           79170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         4941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4941                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    260162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    260162000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        84111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        84111                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058744                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058744                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52653.713823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52653.713823                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3036                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3036                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1905                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1905                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    111296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    111296500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022649                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58423.359580                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58423.359580                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1088                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          848                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     41581496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41581496                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         1936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1936                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.438017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.438017                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49034.783019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49034.783019                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          420                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          428                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     21363500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     21363500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.221074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.221074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49914.719626                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49914.719626                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher          981                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total          981                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher     52768222                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total     52768222                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 53790.236493                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 53790.236493                       # average HardPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            7                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       181500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       181500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total            7                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 25928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 25928.571429                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_hits::.cpu.data            3                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total            3                       # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            4                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data        38000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total        38000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.571429                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data         9500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total         9500                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        55500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        55500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        54500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250000                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        54500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.SwapReq_hits::.cpu.data           13                       # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total              13                       # number of SwapReq hits
system.cpu.dcache.SwapReq_misses::.cpu.data            1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total             1                       # number of SwapReq misses
system.cpu.dcache.SwapReq_miss_latency::.cpu.data        65000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total        65000                       # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_accesses::.cpu.data           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total           14                       # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_miss_rate::.cpu.data     0.071429                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total     0.071429                       # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_miss_latency::.cpu.data        65000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total        65000                       # average SwapReq miss latency
system.cpu.dcache.SwapReq_mshr_misses::.cpu.data            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total            1                       # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_miss_latency::.cpu.data        64000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total        64000                       # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_rate::.cpu.data     0.071429                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total     0.071429                       # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::.cpu.data        64000                       # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total        64000                       # average SwapReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    162954500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           443.915885                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               83598                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3320                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             25.180120                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            152000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   309.822301                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   134.093584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.605122                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.261902                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.867023                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          118                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           93                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          241                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.230469                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            175472                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           175472                       # Number of data accesses

---------- End Simulation Statistics   ----------
