read -sv run_verilog_mid/adder_32b_8_86_cc8d9079e5520113115b89fe8d17d9c1.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_86_cc8d9079e5520113115b89fe8d17d9c1_yosys.v
