// Seed: 609567101
module module_0 (
    output tri1 id_0,
    input wire id_1,
    output tri0 id_2,
    input wor id_3,
    input tri1 id_4,
    input wand id_5,
    output uwire id_6
    , id_13,
    input wor id_7,
    input wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    output tri0 id_11
);
  wire id_14;
  supply0 id_15 = id_4;
  assign id_2 = 1 > id_4;
  uwire id_16 = 1'b0;
  assign module_1.type_0 = 0;
  wand id_17 = (1);
endmodule
module module_1 (
    input uwire id_0,
    input tri id_1,
    output supply0 id_2
);
  module_0 modCall_1 (
      id_2,
      id_1,
      id_2,
      id_0,
      id_1,
      id_1,
      id_2,
      id_0,
      id_1,
      id_2,
      id_2,
      id_2
  );
  supply0 id_4 = 1;
  wire id_5;
  initial assume (id_1);
endmodule
