\doxysubsubsection{TIM Exported Constants}
\label{group___t_i_m___exported___constants}\index{TIM Exported Constants@{TIM Exported Constants}}
\doxysubsubsubsubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\textbf{ TIM Clear Input Source}
\item 
\textbf{ TIM DMA Base Address}
\item 
\textbf{ TIM Event Source}
\item 
\textbf{ TIM Input Channel polarity}
\item 
\textbf{ TIM ETR Polarity}
\item 
\textbf{ TIM ETR Prescaler}
\item 
\textbf{ TIM Counter Mode}
\item 
\textbf{ TIM Update Interrupt Flag Remap}
\item 
\textbf{ TIM Clock Division}
\item 
\textbf{ TIM Output Compare State}
\item 
\textbf{ TIM Auto-\/\+Reload Preload}
\item 
\textbf{ TIM Output Fast State}
\item 
\textbf{ TIM Complementary Output Compare State}
\item 
\textbf{ TIM Output Compare Polarity}
\item 
\textbf{ TIM Complementary Output Compare Polarity}
\item 
\textbf{ TIM Output Compare Idle State}
\item 
\textbf{ TIM Complementary Output Compare Idle State}
\item 
\textbf{ TIM Input Capture Polarity}
\item 
\textbf{ TIM Encoder Input Polarity}
\item 
\textbf{ TIM Input Capture Selection}
\item 
\textbf{ TIM Input Capture Prescaler}
\item 
\textbf{ TIM One Pulse Mode}
\item 
\textbf{ TIM Encoder Mode}
\item 
\textbf{ TIM interrupt Definition}
\item 
\textbf{ TIM Commutation Source}
\item 
\textbf{ TIM DMA Sources}
\item 
\textbf{ CCx DMA request selection}
\item 
\textbf{ TIM Flag Definition}
\item 
\textbf{ TIM Channel}
\item 
\textbf{ TIM Clock Source}
\item 
\textbf{ TIM Clock Polarity}
\item 
\textbf{ TIM Clock Prescaler}
\item 
\textbf{ TIM Clear Input Polarity}
\item 
\textbf{ TIM Clear Input Prescaler}
\item 
\textbf{ TIM OSSR Off\+State Selection for Run mode state}
\item 
\textbf{ TIM OSSI Off\+State Selection for Idle mode state}
\item 
\textbf{ TIM Lock level}
\item 
\textbf{ TIM Break Input Enable}
\item 
\textbf{ TIM Break Input Polarity}
\item 
\textbf{ TIM Break Input Alternate Function Mode}
\item 
\textbf{ TIM Break input 2 Enable}
\item 
\textbf{ TIM Break Input 2 Polarity}
\item 
\textbf{ TIM Break2 Input Alternate Function Mode}
\item 
\textbf{ TIM Automatic Output Enable}
\item 
\textbf{ TIM Group Channel 5 and Channel 1, 2 or 3}
\item 
\textbf{ TIM Master Mode Selection}
\item 
\textbf{ TIM Master Mode Selection 2 (\+TRGO2)}
\item 
\textbf{ TIM Master/\+Slave Mode}
\item 
\textbf{ TIM Slave mode}
\item 
\textbf{ TIM Output Compare and PWM Modes}
\item 
\textbf{ TIM Trigger Selection}
\item 
\textbf{ TIM Trigger Polarity}
\item 
\textbf{ TIM Trigger Prescaler}
\item 
\textbf{ TIM TI1 Input Selection}
\item 
\textbf{ TIM DMA Burst Length}
\item 
\textbf{ TIM DMA Handle Index}
\item 
\textbf{ TIM Capture/\+Compare Channel State}
\item 
\textbf{ TIM Break System}
\end{DoxyCompactItemize}


\doxysubsubsubsection{Detailed Description}
\input{group___t_i_m___clear_input___source}
\input{group___t_i_m___d_m_a___base__address}
\input{group___t_i_m___event___source}
\input{group___t_i_m___input___channel___polarity}
\input{group___t_i_m___e_t_r___polarity}
\input{group___t_i_m___e_t_r___prescaler}
\input{group___t_i_m___counter___mode}
\input{group___t_i_m___update___interrupt___flag___remap}
\input{group___t_i_m___clock_division}
\input{group___t_i_m___output___compare___state}
\input{group___t_i_m___auto_reload_preload}
\input{group___t_i_m___output___fast___state}
\input{group___t_i_m___output___compare___n___state}
\input{group___t_i_m___output___compare___polarity}
\input{group___t_i_m___output___compare___n___polarity}
\input{group___t_i_m___output___compare___idle___state}
\input{group___t_i_m___output___compare___n___idle___state}
\input{group___t_i_m___input___capture___polarity}
\input{group___t_i_m___encoder___input___polarity}
\input{group___t_i_m___input___capture___selection}
\input{group___t_i_m___input___capture___prescaler}
\input{group___t_i_m___one___pulse___mode}
\input{group___t_i_m___encoder___mode}
\input{group___t_i_m___interrupt__definition}
\input{group___t_i_m___commutation___source}
\input{group___t_i_m___d_m_a__sources}
\input{group___t_i_m___c_c___d_m_a___request}
\input{group___t_i_m___flag__definition}
\input{group___t_i_m___channel}
\input{group___t_i_m___clock___source}
\input{group___t_i_m___clock___polarity}
\input{group___t_i_m___clock___prescaler}
\input{group___t_i_m___clear_input___polarity}
\input{group___t_i_m___clear_input___prescaler}
\input{group___t_i_m___o_s_s_r___off___state___selection__for___run__mode__state}
\input{group___t_i_m___o_s_s_i___off___state___selection__for___idle__mode__state}
\input{group___t_i_m___lock__level}
\input{group___t_i_m___break___input__enable__disable}
\input{group___t_i_m___break___polarity}
\input{group___t_i_m___break___input___a_f___mode}
\input{group___t_i_m___break2___input__enable__disable}
\input{group___t_i_m___break2___polarity}
\input{group___t_i_m___break2___input___a_f___mode}
\input{group___t_i_m___a_o_e___bit___set___reset}
\input{group___t_i_m___group___channel5}
\input{group___t_i_m___master___mode___selection}
\input{group___t_i_m___master___mode___selection__2}
\input{group___t_i_m___master___slave___mode}
\input{group___t_i_m___slave___mode}
\input{group___t_i_m___output___compare__and___p_w_m__modes}
\input{group___t_i_m___trigger___selection}
\input{group___t_i_m___trigger___polarity}
\input{group___t_i_m___trigger___prescaler}
\input{group___t_i_m___t_i1___selection}
\input{group___t_i_m___d_m_a___burst___length}
\input{group___d_m_a___handle__index}
\input{group___channel___c_c___state}
\input{group___t_i_m___break___system}
