{
   guistr: "# # String gsaved with Nlview 6.4.10  2014-10-02 bk=1.3207 VDI=35 GEI=35 GUI=JA:1.8
#  -string -flagsOSRD
preplace port O_NAND_CH7_RE_P -pg 1 -y 4030 -defaultsOSRD
preplace port O_NAND_CH7_ALE -pg 1 -y 4070 -defaultsOSRD
preplace port IO_NAND_CH6_DQS_P -pg 1 -y 2380 -defaultsOSRD
preplace port O_NAND_CH3_WP -pg 1 -y 1580 -defaultsOSRD
preplace port O_NAND_CH6_RE_P -pg 1 -y 2500 -defaultsOSRD
preplace port S_AXI_HP0 -pg 1 -y 3100 -defaultsOSRD
preplace port O_NAND_CH6_ALE -pg 1 -y 2540 -defaultsOSRD
preplace port O_NAND_CH4_WE -pg 1 -y 1940 -defaultsOSRD
preplace port S_AXI_HP1 -pg 1 -y 3160 -defaultsOSRD
preplace port IO_NAND_CH5_DQS_N -pg 1 -y 2140 -defaultsOSRD
preplace port O_NAND_CH2_WP -pg 1 -y 790 -defaultsOSRD
preplace port O_NAND_CH7_WP -pg 1 -y 4110 -defaultsOSRD
preplace port O_NAND_CH1_ALE -pg 1 -y 470 -defaultsOSRD
preplace port O_NAND_CH5_RE_N -pg 1 -y 2240 -defaultsOSRD
preplace port IO_NAND_CH5_DQS_P -pg 1 -y 2100 -defaultsOSRD
preplace port O_NAND_CH0_RE_N -pg 1 -y 170 -defaultsOSRD
preplace port O_NAND_CH5_WE -pg 1 -y 2200 -defaultsOSRD
preplace port O_NAND_CH5_RE_P -pg 1 -y 2220 -defaultsOSRD
preplace port O_NAND_CH4_ALE -pg 1 -y 2000 -defaultsOSRD
preplace port O_NAND_CH0_WP -pg 1 -y 230 -defaultsOSRD
preplace port O_NAND_CH0_RE_P -pg 1 -y 150 -defaultsOSRD
preplace port O_NAND_CH1_RE_N -pg 1 -y 450 -defaultsOSRD
preplace port O_NAND_CH5_CLE -pg 1 -y 2280 -defaultsOSRD
preplace port O_NAND_CH4_WP -pg 1 -y 2040 -defaultsOSRD
preplace port pcie_ref_clk_n -pg 1 -y 4370 -defaultsOSRD -right
preplace port O_NAND_CH4_CLE -pg 1 -y 2020 -defaultsOSRD
preplace port O_NAND_CH1_RE_P -pg 1 -y 430 -defaultsOSRD
preplace port O_NAND_CH0_ALE -pg 1 -y 190 -defaultsOSRD
preplace port pcie_ref_clk_p -pg 1 -y 4350 -defaultsOSRD -right
preplace port FIXED_IO -pg 1 -y 2900 -defaultsOSRD
preplace port O_NAND_CH5_WP -pg 1 -y 2300 -defaultsOSRD
preplace port O_NAND_CH2_ALE -pg 1 -y 750 -defaultsOSRD
preplace port M_AXI_GP0 -pg 1 -y 1290 -defaultsOSRD
preplace port IO_NAND_CH4_DQS_N -pg 1 -y 1880 -defaultsOSRD
preplace port user_clk -pg 1 -y 2920 -defaultsOSRD
preplace port M_AXI_GP1 -pg 1 -y 1250 -defaultsOSRD
preplace port IO_NAND_CH4_DQS_P -pg 1 -y 1820 -defaultsOSRD
preplace port O_NAND_CH0_CLE -pg 1 -y 210 -defaultsOSRD
preplace port O_NAND_CH6_WE -pg 1 -y 2480 -defaultsOSRD
preplace port O_NAND_CH5_ALE -pg 1 -y 2260 -defaultsOSRD
preplace port O_NAND_CH1_WE -pg 1 -y 410 -defaultsOSRD
preplace port O_NAND_CH3_RE_N -pg 1 -y 1520 -defaultsOSRD
preplace port DDR -pg 1 -y 2880 -defaultsOSRD
preplace port IO_NAND_CH7_DQS_N -pg 1 -y 3950 -defaultsOSRD
preplace port O_NAND_CH2_CLE -pg 1 -y 770 -defaultsOSRD
preplace port pcie_perst_n -pg 1 -y 4390 -defaultsOSRD -right
preplace port O_NAND_CH3_RE_P -pg 1 -y 1500 -defaultsOSRD
preplace port IO_NAND_CH7_DQS_P -pg 1 -y 3870 -defaultsOSRD
preplace port O_NAND_CH3_ALE -pg 1 -y 1540 -defaultsOSRD
preplace port IO_NAND_CH3_DQS_N -pg 1 -y 1420 -defaultsOSRD
preplace port O_NAND_CH1_CLE -pg 1 -y 490 -defaultsOSRD
preplace port O_NAND_CH3_WE -pg 1 -y 1480 -defaultsOSRD
preplace port O_NAND_CH3_CLE -pg 1 -y 1560 -defaultsOSRD
preplace port O_NAND_CH6_WP -pg 1 -y 2580 -defaultsOSRD
preplace port O_NAND_CH1_WP -pg 1 -y 510 -defaultsOSRD
preplace port IO_NAND_CH3_DQS_P -pg 1 -y 1400 -defaultsOSRD
preplace port O_NAND_CH2_WE -pg 1 -y 690 -defaultsOSRD
preplace port O_NAND_CH7_WE -pg 1 -y 4010 -defaultsOSRD
preplace port O_NAND_CH6_CLE -pg 1 -y 2560 -defaultsOSRD
preplace port IO_NAND_CH0_DQS_N -pg 1 -y 70 -defaultsOSRD
preplace port IO_NAND_CH2_DQS_N -pg 1 -y 630 -defaultsOSRD
preplace port O_NAND_CH4_RE_N -pg 1 -y 1980 -defaultsOSRD
preplace port IO_NAND_CH0_DQS_P -pg 1 -y 50 -defaultsOSRD
preplace port IO_NAND_CH1_DQS_N -pg 1 -y 350 -defaultsOSRD
preplace port IO_NAND_CH2_DQS_P -pg 1 -y 610 -defaultsOSRD
preplace port O_NAND_CH2_RE_N -pg 1 -y 730 -defaultsOSRD
preplace port O_NAND_CH7_RE_N -pg 1 -y 4050 -defaultsOSRD
preplace port O_NAND_CH7_CLE -pg 1 -y 4090 -defaultsOSRD
preplace port IO_NAND_CH6_DQS_N -pg 1 -y 2420 -defaultsOSRD
preplace port O_NAND_CH4_RE_P -pg 1 -y 1960 -defaultsOSRD
preplace port O_NAND_CH0_WE -pg 1 -y 130 -defaultsOSRD
preplace port IO_NAND_CH1_DQS_P -pg 1 -y 330 -defaultsOSRD
preplace port O_NAND_CH6_RE_N -pg 1 -y 2520 -defaultsOSRD
preplace port O_NAND_CH2_RE_P -pg 1 -y 710 -defaultsOSRD
preplace portBus IO_NAND_CH3_DQ -pg 1 -y 1440 -defaultsOSRD
preplace portBus O_NAND_CH1_CE -pg 1 -y 390 -defaultsOSRD
preplace portBus pcie_tx_p -pg 1 -y 4310 -defaultsOSRD
preplace portBus I_NAND_CH1_RB -pg 1 -y 560 -defaultsOSRD -right
preplace portBus I_NAND_CH0_RB -pg 1 -y 280 -defaultsOSRD -right
preplace portBus O_NAND_CH7_CE -pg 1 -y 3990 -defaultsOSRD
preplace portBus I_NAND_CH6_RB -pg 1 -y 2630 -defaultsOSRD -right
preplace portBus O_NAND_CH4_CE -pg 1 -y 1920 -defaultsOSRD
preplace portBus IO_NAND_CH4_DQ -pg 1 -y 1900 -defaultsOSRD
preplace portBus O_NAND_CH2_CE -pg 1 -y 670 -defaultsOSRD
preplace portBus I_NAND_CH2_RB -pg 1 -y 840 -defaultsOSRD -right
preplace portBus IO_NAND_CH0_DQ -pg 1 -y 90 -defaultsOSRD
preplace portBus O_NAND_CH6_CE -pg 1 -y 2460 -defaultsOSRD
preplace portBus I_NAND_CH4_RB -pg 1 -y 1800 -defaultsOSRD -right
preplace portBus O_NAND_CH3_CE -pg 1 -y 1460 -defaultsOSRD
preplace portBus I_NAND_CH7_RB -pg 1 -y 4130 -defaultsOSRD -right
preplace portBus IO_NAND_CH2_DQ -pg 1 -y 650 -defaultsOSRD
preplace portBus IO_NAND_CH6_DQ -pg 1 -y 2440 -defaultsOSRD
preplace portBus I_NAND_CH3_RB -pg 1 -y 1630 -defaultsOSRD -right
preplace portBus O_NAND_CH0_CE -pg 1 -y 110 -defaultsOSRD
preplace portBus O_DEBUG -pg 1 -y 30 -defaultsOSRD
preplace portBus pcie_rx_n -pg 1 -y 4430 -defaultsOSRD -right
preplace portBus IO_NAND_CH7_DQ -pg 1 -y 3970 -defaultsOSRD
preplace portBus O_NAND_CH5_CE -pg 1 -y 2180 -defaultsOSRD
preplace portBus IO_NAND_CH5_DQ -pg 1 -y 2160 -defaultsOSRD
preplace portBus I_NAND_CH5_RB -pg 1 -y 2330 -defaultsOSRD -right
preplace portBus pcie_rx_p -pg 1 -y 4410 -defaultsOSRD -right
preplace portBus IO_NAND_CH1_DQ -pg 1 -y 370 -defaultsOSRD
preplace portBus pcie_tx_n -pg 1 -y 4330 -defaultsOSRD
preplace portBus user_rstn -pg 1 -y 2740 -defaultsOSRD
preplace inst V2NFC100DDR_6 -pg 1 -lvl 5 -y 2470 -defaultsOSRD
preplace inst Tiger4NSC_6 -pg 1 -lvl 3 -y 1900 -defaultsOSRD
preplace inst Dispatcher_uCode_2 -pg 1 -lvl 4 -y 910 -defaultsOSRD
preplace inst axi_bram_ctrl_2 -pg 1 -lvl 5 -y 3630 -defaultsOSRD
preplace inst GPIC1 -pg 1 -lvl 4 -y 4500 -defaultsOSRD
preplace inst PS -pg 1 -lvl 5 -y 3070 -defaultsOSRD
preplace inst V2NFC100DDR_7 -pg 1 -lvl 5 -y 3960 -defaultsOSRD
preplace inst Tiger4NSC_7 -pg 1 -lvl 3 -y 2080 -defaultsOSRD
preplace inst Dispatcher_uCode_3 -pg 1 -lvl 4 -y 1200 -defaultsOSRD
preplace inst axi_bram_ctrl_3 -pg 1 -lvl 5 -y 3760 -defaultsOSRD
preplace inst CH2MMCMC1H200 -pg 1 -lvl 4 -y 590 -defaultsOSRD
preplace inst Dispatcher_uCode_4 -pg 1 -lvl 4 -y 1510 -defaultsOSRD
preplace inst Dispatcher_uCode_5 -pg 1 -lvl 4 -y 1600 -defaultsOSRD
preplace inst Dispatcher_uCode_6 -pg 1 -lvl 4 -y 1900 -defaultsOSRD
preplace inst Dispatcher_uCode_7 -pg 1 -lvl 4 -y 2020 -defaultsOSRD
preplace inst CH3MMCMC1H200 -pg 1 -lvl 4 -y 1400 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 1 -y 1550 -defaultsOSRD
preplace inst HPIC3|m00_couplers -pg 1 -lvl 3 -y 5150 -defaultsOSRD
preplace inst HPIC3|s00_couplers -pg 1 -lvl 1 -y 4910 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 6 -y 3490 -defaultsOSRD
preplace inst CH6MMCMC1H200 -pg 1 -lvl 4 -y 4270 -defaultsOSRD
preplace inst proc_sys_reset_1 -pg 1 -lvl 1 -y 1990 -defaultsOSRD
preplace inst HPIC3|s01_couplers -pg 1 -lvl 1 -y 5120 -defaultsOSRD
preplace inst V2NFC100DDR_0 -pg 1 -lvl 5 -y 140 -defaultsOSRD
preplace inst Tiger4NSC_0 -pg 1 -lvl 3 -y 670 -defaultsOSRD
preplace inst NVMeHostController_0 -pg 1 -lvl 5 -y 4300 -defaultsOSRD
preplace inst blk_mem_gen_1 -pg 1 -lvl 6 -y 3750 -defaultsOSRD
preplace inst HPIC3 -pg 1 -lvl 4 -y 4930 -regy -110 -defaultsOSRD
preplace inst proc_sys_reset_2 -pg 1 -lvl 3 -y 3670 -defaultsOSRD
preplace inst V2NFC100DDR_1 -pg 1 -lvl 5 -y 420 -defaultsOSRD
preplace inst Tiger4NSC_1 -pg 1 -lvl 3 -y 840 -defaultsOSRD
preplace inst proc_sys_reset_3 -pg 1 -lvl 3 -y 3280 -defaultsOSRD
preplace inst V2NFC100DDR_2 -pg 1 -lvl 5 -y 700 -defaultsOSRD
preplace inst Tiger4NSC_2 -pg 1 -lvl 3 -y 1020 -defaultsOSRD
preplace inst Tiger4SharedKES_0 -pg 1 -lvl 4 -y 1060 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -y 2310 -defaultsOSRD
preplace inst V2NFC100DDR_3 -pg 1 -lvl 5 -y 1490 -defaultsOSRD
preplace inst Tiger4NSC_3 -pg 1 -lvl 3 -y 1200 -defaultsOSRD
preplace inst Tiger4SharedKES_1 -pg 1 -lvl 4 -y 1740 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 4 -y 2910 -defaultsOSRD
preplace inst HPIC3|xbar -pg 1 -lvl 2 -y 5110 -defaultsOSRD
preplace inst V2NFC100DDR_4 -pg 1 -lvl 5 -y 1910 -defaultsOSRD
preplace inst Tiger4NSC_4 -pg 1 -lvl 3 -y 1460 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 4 -y 3640 -defaultsOSRD
preplace inst Dispatcher_uCode_0 -pg 1 -lvl 4 -y 720 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 5 -y 3370 -defaultsOSRD
preplace inst V2NFC100DDR_5 -pg 1 -lvl 5 -y 2190 -defaultsOSRD
preplace inst Tiger4NSC_5 -pg 1 -lvl 3 -y 1690 -defaultsOSRD
preplace inst Dispatcher_uCode_1 -pg 1 -lvl 4 -y 810 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 5 -y 3500 -defaultsOSRD
preplace inst CH7MMCMC1H200 -pg 1 -lvl 4 -y 4730 -defaultsOSRD
preplace inst CH4MMCMC1H200 -pg 1 -lvl 4 -y 4150 -defaultsOSRD
preplace inst CH0MMCMC1H200 -pg 1 -lvl 4 -y 310 -defaultsOSRD
preplace inst GPIC0 -pg 1 -lvl 2 -y 1210 -defaultsOSRD
preplace netloc Tiger4NSC_6_SharedKESInterface 1 3 1 1380
preplace netloc Tiger4NSC_0_uROMInterface 1 3 1 1550
preplace netloc S00_AXI_2 1 3 3 1550 4340 NJ 4490 3390
preplace netloc V2NFC100DDR_5_O_NAND_ALE 1 5 2 3380 2340 NJ
preplace netloc pcie_rx_p_1 1 4 3 2850 4470 NJ 4410 NJ
preplace netloc V2NFC100DDR_4_O_NAND_WE 1 5 2 3450 1940 NJ
preplace netloc V2NFC100DDR_4_O_NAND_ALE 1 5 2 3390 2000 NJ
preplace netloc PS_M_AXI_GP0 1 1 5 530 2670 NJ 2670 NJ 2670 NJ 2830 3390
preplace netloc V2NFC100DDR_7_O_NAND_RE_N 1 5 2 3430 4050 NJ
preplace netloc V2NFC100DDR_3_O_NAND_RE_N 1 5 2 N 1520 NJ
preplace netloc processing_system7_0_FIXED_IO 1 5 2 3480 2970 NJ
preplace netloc Tiger4NSC_4_NFCInterface 1 3 2 1430 1850 NJ
preplace netloc HPIC3|S01_ARESETN_1 1 0 1 N
preplace netloc V2NFC100DDR_7_O_NAND_RE_P 1 5 2 3440 4030 NJ
preplace netloc pcie_perst_n_1 1 4 3 2840 4460 NJ 4390 NJ
preplace netloc V2NFC100DDR_3_O_NAND_RE_P 1 5 2 N 1500 NJ
preplace netloc HPIC3|s01_couplers_to_xbar 1 1 1 1980
preplace netloc V2NFC100DDR_5_O_NAND_CLE 1 5 2 3370 2350 NJ
preplace netloc V2NFC100DDR_0_O_NAND_ALE 1 5 2 3480 290 NJ
preplace netloc CH6MMCMC1H200_clk_out1 1 4 1 2650
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 5 1 N
preplace netloc GPIC0_M02_AXI 1 2 1 920
preplace netloc HPIC3_M00_AXI 1 4 1 2760
preplace netloc M04_ARESETN_1 1 1 3 520 3080 NJ 3080 1510
preplace netloc proc_sys_reset_0_peripheral_reset 1 1 4 N 1550 900 1370 1540 1340 2810
preplace netloc V2NFC100DDR_6_O_NAND_WE 1 5 2 3450 2480 NJ
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 3 2 1530 3500 2710
preplace netloc V2NFC100DDR_3_O_NAND_WP 1 5 2 3460 1660 NJ
preplace netloc NVMeHostController_0_dev_irq_assert 1 4 2 2820 4160 3360
preplace netloc Tiger4NSC_2_uROMInterface 1 3 1 1360
preplace netloc Net20 1 5 2 N 2380 NJ
preplace netloc V2NFC100DDR_5_O_NAND_WE 1 5 2 3450 2200 NJ
preplace netloc HPIC3|m00_couplers_to_HPIC3 1 3 1 N
preplace netloc processing_system7_0_DDR 1 5 2 N 2960 NJ
preplace netloc Tiger4NSC_2_NFCInterface 1 3 2 NJ 960 2620
preplace netloc Tiger4NSC_6_uROMInterface 1 3 1 N
preplace netloc Net21 1 5 2 3470 3970 NJ
preplace netloc CH7MMCMC1H200_clk_out1 1 4 1 2810
preplace netloc V2NFC100DDR_4_O_NAND_WP 1 5 2 3370 2040 NJ
preplace netloc V2NFC100DDR_3_O_NAND_ALE 1 5 2 3480 1640 NJ
preplace netloc PS_FCLK_RESET0_N 1 0 6 130 2650 NJ 2650 NJ 2650 NJ 2650 NJ 2810 3460
preplace netloc axi_interconnect_0_M01_AXI 1 4 1 2640
preplace netloc S01_AXI_1 1 3 1 1460
preplace netloc GPIC1_M02_AXI 1 4 1 2780
preplace netloc Net22 1 5 2 3480 3950 NJ
preplace netloc V2NFC100DDR_0_O_NAND_CE 1 5 2 N 110 NJ
preplace netloc S01_AXI_2 1 3 1 1340
preplace netloc Net23 1 5 2 N 3870 NJ
preplace netloc HPIC3|HPIC3_ARESETN_net 1 0 3 1760 5010 1970 5190 N
preplace netloc axi_interconnect_1_M00_AXI 1 4 1 2600
preplace netloc GPIC1_M01_AXI 1 4 1 2730
preplace netloc Tiger4NSC_7_uROMInterface 1 3 1 1350
preplace netloc V2NFC100DDR_4_O_NAND_CLE 1 5 2 3380 2020 NJ
preplace netloc CH4MMCMC1H200_clk_out1 1 4 1 2620
preplace netloc V2NFC100DDR_0_O_NAND_WE 1 5 2 N 130 NJ
preplace netloc GPIC0_M08_AXI 1 2 5 920 1290 NJ 1290 NJ 1290 NJ 1290 NJ
preplace netloc Tiger4NSC_3_NFCInterface 1 3 2 1470 1330 NJ
preplace netloc Tiger4NSC_3_SharedKESInterface 1 3 1 1360
preplace netloc Tiger4NSC_5_NFCInterface 1 3 2 1390 2070 NJ
preplace netloc Tiger4NSC_4_SharedKESInterface 1 3 1 1420
preplace netloc Tiger4NSC_5_uROMInterface 1 3 1 1350
preplace netloc Tiger4NSC_3_uROMInterface 1 3 1 N
preplace netloc V2NFC100DDR_0_O_NAND_RE_N 1 5 2 N 170 NJ
preplace netloc Tiger4NSC_6_D_AXI 1 3 1 1330
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 5 1 3470
preplace netloc GPIC0_M05_AXI 1 2 1 860
preplace netloc V2NFC100DDR_2_O_NAND_CE 1 5 2 N 670 NJ
preplace netloc PS_FCLK_CLK0 1 0 6 130 1460 490 1510 880 1110 1490 1840 2710 2850 3380
preplace netloc Tiger4NSC_0_SharedKESInterface 1 3 1 1530
preplace netloc V2NFC100DDR_6_O_NAND_WP 1 5 2 3360 2660 NJ
preplace netloc V2NFC100DDR_0_O_NAND_RE_P 1 5 2 N 150 NJ
preplace netloc V2NFC100DDR_0_O_NAND_CLE 1 5 2 3470 300 NJ
preplace netloc CH3MMCMC1H200_clk_out1 1 4 1 2740
preplace netloc PS_FCLK_CLK1 1 0 6 140 1900 500 1690 920 1990 1470 2550 2720 2860 3370
preplace netloc HPIC3|S00_ARESETN_1 1 0 1 1770
preplace netloc Tiger4NSC_2_SharedKESInterface 1 3 1 1530
preplace netloc pcie_ref_clk_n_1 1 4 3 2830 4450 NJ 4370 NJ
preplace netloc V2NFC100DDR_2_O_NAND_CLE 1 5 2 3470 860 NJ
preplace netloc PS_FCLK_CLK2 1 2 4 920 3580 1520 3370 2800 2880 3360
preplace netloc HPIC3|s00_couplers_to_xbar 1 1 1 2000
preplace netloc V2NFC100DDR_7_O_NAND_CLE 1 5 2 3410 4150 NJ
preplace netloc V2NFC100DDR_5_O_NAND_WP 1 5 2 3360 2360 NJ
preplace netloc PS_FCLK_CLK3 1 1 6 540 3090 880 3070 1370 3510 2750 2870 3470 2920 NJ
preplace netloc Tiger4NSC_2_D_AXI 1 3 1 1440
preplace netloc pcie_rx_n_1 1 4 3 2860 4480 NJ 4430 NJ
preplace netloc V2NFC100DDR_2_O_NAND_WE 1 5 2 N 690 NJ
preplace netloc V2NFC100DDR_2_O_NAND_ALE 1 5 2 3480 850 NJ
preplace netloc Tiger4NSC_4_D_AXI 1 3 1 1360
preplace netloc GPIC0_M06_AXI 1 2 1 910
preplace netloc V2NFC100DDR_1_O_NAND_CE 1 5 2 N 390 NJ
preplace netloc HPIC3|S01_ACLK_1 1 0 1 N
preplace netloc NVMeHostController_0_m0_axi 1 3 3 1540 4330 NJ 4150 3370
preplace netloc V2NFC100DDR_4_O_NAND_RE_N 1 5 2 3430 1980 NJ
preplace netloc NVMeHostController_0_pcie_tx_n 1 5 2 3410 4360 NJ
preplace netloc V2NFC100DDR_1_O_NAND_WE 1 5 2 N 410 NJ
preplace netloc S_AXI_HP1_1 1 0 4 NJ 3160 NJ 3160 NJ 3760 1300
preplace netloc Net10 1 5 2 N 1420 NJ
preplace netloc V2NFC100DDR_0_O_NAND_WP 1 5 2 3460 310 NJ
preplace netloc Net 1 5 2 N 70 NJ
preplace netloc PS_FCLK_RESET1_N 1 0 6 140 2660 NJ 2660 NJ 2660 NJ 2660 NJ 2820 3440
preplace netloc HPIC3|HPIC3_to_s00_couplers 1 0 1 N
preplace netloc HPIC3|S00_ACLK_1 1 0 1 1740
preplace netloc Tiger4NSC_6_NFCInterface 1 3 2 1370 2080 NJ
preplace netloc Tiger4NSC_0_D_AXI 1 3 1 1500
preplace netloc GPIC0_M04_AXI 1 2 1 870
preplace netloc V2NFC100DDR_6_O_NAND_ALE 1 5 2 3380 2640 NJ
preplace netloc V2NFC100DDR_4_O_NAND_RE_P 1 5 2 3440 1960 NJ
preplace netloc NVMeHostController_0_pcie_tx_p 1 5 2 N 4310 NJ
preplace netloc Net11 1 5 2 N 1400 NJ
preplace netloc Net1 1 5 2 N 90 NJ
preplace netloc Tiger4NSC_1_NFCInterface 1 3 2 NJ 860 2610
preplace netloc axi_bram_ctrl_3_BRAM_PORTA 1 5 1 N
preplace netloc V2NFC100DDR_7_O_NAND_CE 1 5 2 3460 3990 NJ
preplace netloc V2NFC100DDR_6_O_NAND_CE 1 5 2 3460 2460 NJ
preplace netloc Net12 1 5 2 3470 1900 NJ
preplace netloc Net2 1 5 2 N 50 NJ
preplace netloc PS_FCLK_RESET3_N 1 2 4 920 3060 NJ 2680 NJ 2840 3430
preplace netloc axi_interconnect_2_M00_AXI 1 4 1 2670
preplace netloc GPIC0_M07_AXI 1 2 1 890
preplace netloc V2NFC100DDR_7_O_NAND_WE 1 5 2 3450 4010 NJ
preplace netloc Net13 1 5 2 3480 1880 NJ
preplace netloc Net3 1 5 2 N 350 NJ
preplace netloc HPIC3|HPIC3_ACLK_net 1 0 3 1730 5000 1990 5030 2260
preplace netloc axi_interconnect_1_M01_AXI 1 4 1 2590
preplace netloc GPIC0_M01_AXI 1 2 1 890
preplace netloc Net14 1 5 2 N 1820 NJ
preplace netloc Net4 1 5 2 N 330 NJ
preplace netloc HPIC3|xbar_to_m00_couplers 1 2 1 N
preplace netloc HPIC3|M00_ARESETN_1 1 0 3 NJ 5210 NJ 5210 2270
preplace netloc HPIC3|M00_ACLK_1 1 0 3 NJ 5020 NJ 5020 2270
preplace netloc Tiger4NSC_7_NFCInterface 1 3 2 NJ 2540 2610
preplace netloc Tiger4NSC_4_uROMInterface 1 3 1 1450
preplace netloc GPIC0_M03_AXI 1 2 1 N
preplace netloc GPIC0_M00_AXI 1 2 1 860
preplace netloc Net15 1 5 2 N 2100 NJ
preplace netloc Net5 1 5 2 N 370 NJ
preplace netloc GPIC0_M09_AXI 1 2 5 N 1300 NJ 1300 NJ 1300 NJ 1300 NJ
preplace netloc Net16 1 5 2 3470 2160 NJ
preplace netloc V2NFC100DDR_2_O_NAND_RE_N 1 5 2 N 730 NJ
preplace netloc Net6 1 5 2 N 610 NJ
preplace netloc axi_bram_ctrl_2_BRAM_PORTA 1 5 1 3470
preplace netloc Tiger4NSC_7_SharedKESInterface 1 3 1 1400
preplace netloc V2NFC100DDR_7_O_NAND_ALE 1 5 2 3420 4140 NJ
preplace netloc V2NFC100DDR_6_O_NAND_CLE 1 5 2 3370 2650 NJ
preplace netloc Net17 1 5 2 3480 2140 NJ
preplace netloc Net7 1 5 2 N 650 NJ
preplace netloc Net18 1 5 2 3470 2440 NJ
preplace netloc V2NFC100DDR_2_O_NAND_WP 1 5 2 3460 870 NJ
preplace netloc V2NFC100DDR_2_O_NAND_RE_P 1 5 2 N 710 NJ
preplace netloc Net8 1 5 2 N 630 NJ
preplace netloc I_NAND_RB_1 1 4 3 2830 280 NJ 280 NJ
preplace netloc M00_ARESETN_1 1 1 3 510 2170 NJ 2170 1310
preplace netloc Tiger4NSC_0_NFCInterface 1 3 2 NJ 650 2590
preplace netloc GPIC1_M00_AXI 1 4 1 2790
preplace netloc Net19 1 5 2 3480 2420 NJ
preplace netloc Net9 1 5 2 N 1440 NJ
preplace netloc I_NAND_RB_2 1 4 3 2830 560 NJ 560 NJ
preplace netloc M00_ARESETN_2 1 1 6 550 2320 NJ 2320 1350 3520 2700 2740 NJ 2740 NJ
preplace netloc Tiger4NSC_5_SharedKESInterface 1 3 1 N
preplace netloc V2NFC100DDR_5_O_NAND_CE 1 5 2 3460 2180 NJ
preplace netloc proc_sys_reset_1_peripheral_reset 1 1 4 N 1990 870 2180 1420 2560 2740
preplace netloc I_NAND_RB_3 1 4 3 2830 840 NJ 840 NJ
preplace netloc V2NFC100DDR_1_O_NAND_WP 1 5 2 3460 590 NJ
preplace netloc V2NFC100DDR_1_O_NAND_CLE 1 5 2 3470 580 NJ
preplace netloc Tiger4NSC_1_SharedKESInterface 1 3 1 1510
preplace netloc I_NAND_RB_4 1 4 3 2830 1630 NJ 1630 NJ
preplace netloc CH2MMCMC1H200_clk_out1 1 4 1 2800
preplace netloc V2NFC100DDR_5_O_NAND_RE_N 1 5 2 3390 2240 NJ
preplace netloc I_NAND_RB_5 1 4 3 2830 2050 NJ 1990 NJ
preplace netloc V2NFC100DDR_4_O_NAND_CE 1 5 2 3460 1920 NJ
preplace netloc V2NFC100DDR_1_O_NAND_RE_N 1 5 2 N 450 NJ
preplace netloc V2NFC100DDR_1_O_NAND_ALE 1 5 2 3480 570 NJ
preplace netloc CH0MMCMC1H200_clk_out1 1 4 1 2820
preplace netloc HPIC3|HPIC3_to_s01_couplers 1 0 1 1750
preplace netloc ARESETN_1 1 1 1 480
preplace netloc I_NAND_RB_6 1 4 3 2830 2330 NJ 2330 NJ
preplace netloc V2NFC100DDR_3_O_NAND_CE 1 5 2 N 1460 NJ
preplace netloc Tiger4NSC_1_uROMInterface 1 3 1 1440
preplace netloc V2NFC100DDR_7_O_NAND_WP 1 5 2 3400 4160 NJ
preplace netloc V2NFC100DDR_6_O_NAND_RE_N 1 5 2 3390 2520 NJ
preplace netloc I_NAND_RB_7 1 4 3 2830 2630 NJ 2630 NJ
preplace netloc V2NFC100DDR_5_O_NAND_RE_P 1 5 2 3440 2220 NJ
preplace netloc pcie_ref_clk_p_1 1 4 3 2820 4440 NJ 4350 NJ
preplace netloc V2NFC100DDR_1_O_NAND_RE_P 1 5 2 N 430 NJ
preplace netloc ARESETN_2 1 3 1 1480
preplace netloc PS_FCLK_RESET2_N 1 2 4 900 3190 NJ 3190 NJ 3260 3360
preplace netloc S03_AXI_1 1 3 1 1410
preplace netloc I_NAND_RB_8 1 4 3 2830 4130 NJ 4130 NJ
preplace netloc ARESETN_3 1 3 1 1310
preplace netloc S00_AXI_1 1 0 4 NJ 3100 NJ 3100 NJ 3370 1300
preplace netloc S03_AXI_2 1 3 1 1300
preplace netloc axi_interconnect_0_M00_AXI 1 4 1 2680
preplace netloc V2NFC100DDR_6_O_NAND_RE_P 1 5 2 3440 2500 NJ
preplace netloc V2NFC100DDR_3_O_NAND_WE 1 5 2 N 1480 NJ
preplace netloc V2NFC100DDR_3_O_NAND_CLE 1 5 2 3470 1650 NJ
levelinfo -pg 1 110 310 710 1130 2110 3137 3637 3780
levelinfo -hier HPIC3 1710 1870 2130 2370 2500
",
   }
{
   da_ps7_cnt: "1",
}
0