** Name: SimpleTwoStageOpAmp_SimpleOpAmp6_5

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp6_5 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 outVoltageBiasXXnXX0 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=10e-6 W=15e-6
mDiodeTransistorNmos2 FirstStageYinnerOutputLoad1 FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack1Load1 nmos4 L=3e-6 W=17e-6
mDiodeTransistorNmos3 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 sourceNmos sourceNmos nmos4 L=3e-6 W=17e-6
mDiodeTransistorPmos4 ibias ibias sourcePmos sourcePmos pmos4 L=10e-6 W=229e-6
mDiodeTransistorPmos5 outInputVoltageBiasXXpXX1 outInputVoltageBiasXXpXX1 VoltageBiasXXpXX1Yinner VoltageBiasXXpXX1Yinner pmos4 L=1e-6 W=14e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=514e-6
mNormalTransistorNmos7 out outFirstStage sourceNmos sourceNmos nmos4 L=1e-6 W=36e-6
mNormalTransistorNmos8 outFirstStage FirstStageYinnerOutputLoad1 FirstStageYinnerTransistorStack2Load1 FirstStageYinnerTransistorStack2Load1 nmos4 L=3e-6 W=17e-6
mNormalTransistorNmos9 outInputVoltageBiasXXpXX1 outVoltageBiasXXnXX0 sourceNmos sourceNmos nmos4 L=10e-6 W=12e-6
mNormalTransistorNmos10 FirstStageYinnerTransistorStack1Load1 FirstStageYinnerTransistorStack2Load1 sourceNmos sourceNmos nmos4 L=3e-6 W=17e-6
mNormalTransistorPmos11 out outInputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=1e-6 W=514e-6
mNormalTransistorPmos12 outFirstStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=6e-6 W=27e-6
mNormalTransistorPmos13 outVoltageBiasXXnXX0 ibias sourcePmos sourcePmos pmos4 L=10e-6 W=215e-6
mNormalTransistorPmos14 FirstStageYinnerOutputLoad1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance pmos4 L=6e-6 W=27e-6
mNormalTransistorPmos15 FirstStageYsourceTransconductance ibias sourcePmos sourcePmos pmos4 L=10e-6 W=501e-6
mNormalTransistorPmos16 VoltageBiasXXpXX1Yinner outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=1e-6 W=14e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp6_5

** Expected Performance Values: 
** Gain: 94 dB
** Power consumption: 1.69101 mW
** Area: 11340 (mu_m)^2
** Transit frequency: 4.12001 MHz
** Transit frequency with error factor: 4.11598 MHz
** Slew rate: 9.6368 V/mu_s
** Phase margin: 75.6305Â°
** CMRR: 98 dB
** negPSRR: 94 dB
** posPSRR: 99 dB
** VoutMax: 4.09001 V
** VoutMin: 0.300001 V
** VcmMax: 3.91001 V
** VcmMin: 0.550001 V


** Expected Currents: 
** NormalTransistorNmos: 7.58401 muA
** NormalTransistorPmos: -9.56499 muA
** DiodeTransistorNmos: 11.1441 muA
** NormalTransistorNmos: 11.1431 muA
** NormalTransistorNmos: 11.1441 muA
** DiodeTransistorNmos: 11.1431 muA
** NormalTransistorPmos: -22.2899 muA
** NormalTransistorPmos: -11.1449 muA
** NormalTransistorPmos: -11.1449 muA
** NormalTransistorNmos: 278.842 muA
** NormalTransistorPmos: -278.841 muA
** DiodeTransistorPmos: -278.842 muA
** DiodeTransistorNmos: 9.56401 muA
** DiodeTransistorPmos: -7.58499 muA
** NormalTransistorPmos: -7.58599 muA
** DiodeTransistorPmos: -9.99899 muA


** Expected Voltages: 
** ibias: 4.27901  V
** in1: 2.5  V
** in2: 2.5  V
** out: 2.5  V
** outFirstStage: 0.709001  V
** outInputVoltageBiasXXpXX1: 3.52201  V
** outSourceVoltageBiasXXpXX1: 4.26101  V
** outVoltageBiasXXnXX0: 0.679001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad1: 1.11401  V
** innerTransistorStack1Load1: 0.556001  V
** innerTransistorStack2Load1: 0.557001  V
** sourceTransconductance: 3.43501  V
** inner: 4.26001  V


.END