Nicholas Allec , Zyad Hassan , Li Shang , Robert P. Dick , Ronggui Yang, ThermalScope: multi-scale thermal analysis for nanometer-scale integrated circuits, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Raid Zuhair Ayoub , Tajana Simunic Rosing, Predict and act: dynamic thermal management for multi-core processors, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594256]
Bryan Black , Murali Annavaram , Ned Brekelbaum , John DeVale , Lei Jiang , Gabriel H. Loh , Don McCaule , Pat Morrow , Donald W. Nelson , Daniel Pantuso , Paul Reed , Jeff Rupley , Sadasivan Shankar , John Shen , Clair Webb, Die Stacking (3D) Microarchitecture, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.469-479, December 09-13, 2006[doi>10.1109/MICRO.2006.18]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Liang-Fang Chao , A. S. LaPaugh , E. H.-M. Sha, Rotation scheduling: a loop pipelining algorithm, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.3, p.229-239, November 2006[doi>10.1109/43.594829]
Pedro Chaparro , José González , Qiong Cai , Greg Chrysler, Dynamic thermal management using thin-film thermoelectric cooling, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594258]
Ayse Kivilcim Coskun , Tajana Simunic Rosing , Kenny C. Gross, Proactive temperature balancing for low cost thermal management in MPSoCs, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Ayse K. Coskun , Jose L. Ayala , David Atienza , Tajana Simunic Rosing , Yusuf Leblebici, Dynamic thermal management in 3D multicore architectures, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Han, Y., Koren, I., and Moritz, C. A. 2005. Temperature aware floorplanning. In Proceedings of the Workshop on Temperature-Aware Computer Systems.
Ibarra, O. H. and Kim, C. E. 1977. Heuristic algorithms for scheduling independent tasks on nonidentical processors. J. ACM 24, 2, 280--289.
JEDEC. 2009. Failure mechanisms and models for semiconductor devices. http://www.jedec.org.
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
Chung-Hsiang Lin , Chia-Lin Yang , Ku-Jei King, PPT: joint performance/power/thermal management of DRAM memory for multi-core systems, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594255]
Liu, S. and Qiu, M. 2010. Thermal-aware scheduling for peak temperature reduction with stochastic workloads. In Proceedings of the IEEE Real-Time and Embedded Technology and Appreciation Symposium (IEEE/ACM RTAS).
Liu, S., Zhang, J., Wu, Q., and Qiu, Q. 2010. Thermal-aware job allocation and scheduling for three dimensional chip multiprocessor. In Proceedings of the IEEE International Symposium on Quality Electronic Design. 390--398.
Mosse, D., Aydin, H., Childers, B., and Melhem, R. 2000. Compiler-assisted dynamic power-aware scheduling for real-time applications. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power.
Fabrizio Mulas , Michele Pittau , Marco Buttu , Salvatore Carta , Andrea Acquaviva , Luca Benini , David Atienza, Thermal balancing policy for streaming computing on multiprocessor architectures, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403554]
Vidyasagar Nookala , David J. Lilja , Sachin S. Sapatnekar, Temperature-aware floorplanning of microarchitecture blocks with IPC-power dependence modeling and transient analysis, Proceedings of the 2006 international symposium on Low power electronics and design, October 04-06, 2006, Tegernsee, Bavaria, Germany[doi>10.1145/1165573.1165644]
Mohit Pathak , Sung Kyu Lim, Thermal-aware Steiner routing for 3D stacked ICs, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Kiran Puttaswamy , Gabriel H. Loh, Thermal Herding: Microarchitecture Techniques for Controlling Hotspots in High-Performance 3D-Integrated Processors, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.193-204, February 10-14, 2007[doi>10.1109/HPCA.2007.346197]
Meikang Qiu , Laurence T. Yang , Zili Shao , Edwin H.-M. Sha, Dynamic and leakage energy minimization with soft real-time loop scheduling and voltage assignment, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.3, p.501-504, March 2010[doi>10.1109/TVLSI.2008.2010941]
Meikang Qiu , Zhiping Jia , Chun Xue , Zili Shao , Edwin H.-M. Sha, Voltage Assignment with Guaranteed Probability Satisfying Timing Constraint for Real-time Multiproceesor DSP, Journal of VLSI Signal Processing Systems, v.46 n.1, p.55-73, January   2007[doi>10.1007/s11265-006-0002-0]
Meikang Qiu , Edwin H. -M. Sha, Cost minimization while satisfying hard/soft timing constraints for heterogeneous embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.2, p.1-30, March 2009[doi>10.1145/1497561.1497568]
Meikang Qiu , Laurence T. Yang , Edwin H. -M. Sha, Rotation Scheduling and Voltage Assignment to Minimize Energy for SoC, Proceedings of the 2009 International Conference on Computational Science and Engineering, p.48-55, August 29-31, 2009[doi>10.1109/CSE.2009.153]
Sankaranarayanan, K., Velusamy, S., Stan, M., and Skadron, K. 2005. A case for thermal-aware floorplanning at the microarchitectural level. IEEE Trans. Comput. Aided Des. Integ. Circ. Syst. 7, 1--16.
Dongkun Shin , Jihong Kim , Seongsoo Lee, Intra-Task Voltage Scheduling for Low-Energy, Hard Real-Time Applications, IEEE Design & Test, v.18 n.2, p.20-30, March 2001[doi>10.1109/54.914596]
Shivle, S., Castain, R., Siegel, H. J., et al. 2004. Static mapping of subtasks in a heterogeneous ad hoc grid environment. In Proceedings of the 13th IEEE Heterogeneous Computing Workshop (HCW 2004).
Sameer Shivle , H. J. Siegel , Anthony A. Maciejewski , Prasanna Sugavanam , Tarun Banka , Ralph Castain , Kiran Chindam , Steve Dussinger , Prakash Pichumani , Praveen Satyasekaran , William Saylor , David Sendek , J. Sousa , Jayashree Sridharan , José Velazco, Static allocation of resources to communicating subtasks in a heterogeneous ad hoc grid environment, Journal of Parallel and Distributed Computing, v.66 n.4, p.600-611, April 2006[doi>10.1016/j.jpdc.2005.10.005]
Kevin Skadron , Mircea R. Stan , Karthik Sankaranarayanan , Wei Huang , Sivakumar Velusamy , David Tarjan, Temperature-aware microarchitecture: Modeling and implementation, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.1, p.94-125, March 2004[doi>10.1145/980152.980157]
Yuan Tian , Eylem Ekici, Cross-Layer Collaborative In-Network Processing in Multihop Wireless Sensor Networks, IEEE Transactions on Mobile Computing, v.6 n.3, p.297-310, March 2007[doi>10.1109/TMC.2007.39]
Tian, Y., Ekici, E., and Ozguner, F. 2005. Energy-constrained task mapping and scheduling in wireless sensor networks. In Proceedings of the IEEE International Conference on Mobile Adhoc and Sensor Systems Conference. 211--218.
A. W. Topol , D. C. La Tulipe, Jr. , L. Shi , D. J. Frank , K. Bernstein , S. E. Steen , A. Kumar , G. U. Singco , A. M. Young , K. W. Guarini , M. Ieong, Three-dimensional integrated circuits, IBM Journal of Research and Development, v.50 n.4/5, p.491-506, July 2006
Weiser, M., Welch, B., Demers, A., and Shenker, S. 1994. Scheduling for reduced CPU energy. In Proceedings of the 1st USENIX Conference on Operating Systems Design and Implementation.
F. Yao , A. Demers , S. Shenker, A scheduling model for reduced CPU energy, Proceedings of the 36th Annual Symposium on Foundations of Computer Science, p.374, October 23-25, 1995
Pingqiang Zhou , Yuchun Ma , Zhouyuan Li , Robert P. Dick , Li Shang , Hai Zhou , Xianlong Hong , Qiang Zhou, 3D-STAF: scalable temperature and leakage aware floorplanning for three-dimensional integrated circuits, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Xiuyi Zhou , Jun Yang , Yi Xu , Youtao Zhang , Jianhua Zhao, Thermal-Aware Task Scheduling for 3D Multicore Processors, IEEE Transactions on Parallel and Distributed Systems, v.21 n.1, p.60-71, January 2010[doi>10.1109/TPDS.2009.27]
Changyun Zhu , Zhenyu Gu , Li Shang , R. P. Dick , R. Joseph, Three-Dimensional Chip-Multiprocessor Run-Time Thermal Management, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.8, p.1479-1492, August 2008[doi>10.1109/TCAD.2008.925793]
