Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar  8 10:50:44 2024
| Host         : thisguy running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file framesMaster_timing_summary_routed.rpt -pb framesMaster_timing_summary_routed.pb -rpx framesMaster_timing_summary_routed.rpx -warn_on_violation
| Design       : framesMaster
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    77          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (77)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (181)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (77)
-------------------------
 There are 76 register/latch pins with no clock driven by root clock pin: clk25/clk25mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clk25/clk50mhz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (181)
--------------------------------------------------
 There are 181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.210        0.000                      0                 4742        0.114        0.000                      0                 4742        4.500        0.000                       0                   760  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.210        0.000                      0                 4742        0.114        0.000                      0                 4742        4.500        0.000                       0                   760  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 collision/currRow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.735ns  (logic 4.865ns (49.975%)  route 4.870ns (50.025%))
  Logic Levels:           15  (CARRY4=8 LUT1=2 LUT2=2 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 15.097 - 10.000 ) 
    Source Clock Delay      (SCD):    5.543ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.781     5.543    collision/clk_IBUF_BUFG
    SLICE_X95Y23         FDRE                                         r  collision/currRow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y23         FDRE (Prop_fdre_C_Q)         0.456     5.999 f  collision/currRow_reg[0]/Q
                         net (fo=12, routed)          0.200     6.199    collision/currRow_reg_n_0_[0]
    SLICE_X94Y23         LUT1 (Prop_lut1_I0_O)        0.124     6.323 r  collision/death_i_365/O
                         net (fo=1, routed)           0.601     6.924    collision/p_0_in[0]
    SLICE_X95Y21         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.504 r  collision/death_reg_i_333/CO[3]
                         net (fo=1, routed)           0.000     7.504    collision/death_reg_i_333_n_0
    SLICE_X95Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.838 r  collision/death_reg_i_294/O[1]
                         net (fo=3, routed)           0.737     8.575    collisionY4[6]
    SLICE_X94Y18         LUT2 (Prop_lut2_I0_O)        0.303     8.878 r  death_i_298/O
                         net (fo=1, routed)           0.000     8.878    collision/death_reg_i_204[0]
    SLICE_X94Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.391 r  collision/death_reg_i_213/CO[3]
                         net (fo=1, routed)           0.000     9.391    collision/death_reg_i_213_n_0
    SLICE_X94Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.610 f  collision/death_reg_i_208/O[0]
                         net (fo=2, routed)           0.828    10.438    collisionY3[16]
    SLICE_X94Y26         LUT1 (Prop_lut1_I0_O)        0.295    10.733 r  death_i_214/O
                         net (fo=1, routed)           0.000    10.733    death_i_214_n_0
    SLICE_X94Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.109 r  death_reg_i_148/CO[3]
                         net (fo=1, routed)           0.000    11.109    death_reg_i_148_n_0
    SLICE_X94Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.432 f  death_reg_i_147/O[1]
                         net (fo=4, routed)           0.945    12.377    collision/collisionY2[8]
    SLICE_X95Y30         LUT2 (Prop_lut2_I0_O)        0.306    12.683 r  collision/death_i_131/O
                         net (fo=1, routed)           0.000    12.683    outMaster/death_reg_i_12_1[1]
    SLICE_X95Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.233 r  outMaster/death_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    13.233    outMaster/death_reg_i_60_n_0
    SLICE_X95Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.347 f  outMaster/death_reg_i_12/CO[3]
                         net (fo=1, routed)           0.861    14.208    outMaster/collision/collisionY1
    SLICE_X95Y33         LUT4 (Prop_lut4_I2_O)        0.124    14.332 f  outMaster/death_i_3/O
                         net (fo=2, routed)           0.303    14.635    collision/death_reg_0
    SLICE_X96Y33         LUT6 (Prop_lut6_I2_O)        0.124    14.759 r  collision/FSM_sequential_state[0]_i_2/O
                         net (fo=1, routed)           0.395    15.154    collision/FSM_sequential_state[0]_i_2_n_0
    SLICE_X95Y33         LUT4 (Prop_lut4_I0_O)        0.124    15.278 r  collision/FSM_sequential_state[0]_i_1__1/O
                         net (fo=1, routed)           0.000    15.278    collision/FSM_sequential_state[0]_i_1__1_n_0
    SLICE_X95Y33         FDRE                                         r  collision/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.614    15.097    collision/clk_IBUF_BUFG
    SLICE_X95Y33         FDRE                                         r  collision/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.394    15.491    
                         clock uncertainty           -0.035    15.456    
    SLICE_X95Y33         FDRE (Setup_fdre_C_D)        0.032    15.488    collision/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.488    
                         arrival time                         -15.278    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.733ns  (logic 0.456ns (5.221%)  route 8.277ns (94.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.992ns = ( 14.992 - 10.000 ) 
    Source Clock Delay      (SCD):    5.546ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.784     5.546    sDesigner/clk_IBUF_BUFG
    SLICE_X105Y62        FDSE                                         r  sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDSE (Prop_fdse_C_Q)         0.456     6.002 r  sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.277    14.280    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y14         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.509    14.992    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/clka
    RAMB36_X2Y14         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.294    15.286    
                         clock uncertainty           -0.035    15.250    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.513    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[69].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -14.280    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 0.456ns (5.239%)  route 8.249ns (94.761%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.100ns = ( 15.100 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.853     5.615    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y70        FDSE                                         r  sDesigner/vData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDSE (Prop_fdse_C_Q)         0.456     6.071 r  sDesigner/vData_reg[5]/Q
                         net (fo=57, routed)          8.249    14.320    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y7          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.617    15.100    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.379    
                         clock uncertainty           -0.035    15.344    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.607    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.607    
                         arrival time                         -14.320    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.330ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 0.456ns (5.315%)  route 8.123ns (94.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.853     5.615    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y70        FDSE                                         r  sDesigner/vData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDSE (Prop_fdse_C_Q)         0.456     6.071 r  sDesigner/vData_reg[5]/Q
                         net (fo=57, routed)          8.123    14.195    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.535    15.018    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.297    
                         clock uncertainty           -0.035    15.262    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.525    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.525    
                         arrival time                         -14.195    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.728ns  (logic 0.456ns (5.225%)  route 8.272ns (94.775%))
  Logic Levels:           0  
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.101ns = ( 15.101 - 10.000 ) 
    Source Clock Delay      (SCD):    5.548ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.786     5.548    sDesigner/clk_IBUF_BUFG
    SLICE_X105Y60        FDRE                                         r  sDesigner/vData_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y60        FDRE (Prop_fdre_C_Q)         0.456     6.004 r  sDesigner/vData_reg[10]/Q
                         net (fo=57, routed)          8.272    14.276    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/dina[7]
    RAMB36_X1Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.618    15.101    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.380    
                         clock uncertainty           -0.035    15.345    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[7])
                                                     -0.737    14.608    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.608    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.334ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.729ns  (logic 0.456ns (5.224%)  route 8.273ns (94.776%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.103ns = ( 15.103 - 10.000 ) 
    Source Clock Delay      (SCD):    5.546ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.784     5.546    sDesigner/clk_IBUF_BUFG
    SLICE_X105Y62        FDSE                                         r  sDesigner/vData_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y62        FDSE (Prop_fdse_C_Q)         0.456     6.002 r  sDesigner/vData_reg[11]/Q
                         net (fo=57, routed)          8.273    14.276    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/dina[8]
    RAMB36_X0Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.620    15.103    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.382    
                         clock uncertainty           -0.035    15.347    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    14.610    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                         -14.276    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 0.456ns (5.272%)  route 8.194ns (94.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.853     5.615    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y70        FDSE                                         r  sDesigner/vData_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDSE (Prop_fdse_C_Q)         0.456     6.071 r  sDesigner/vData_reg[7]/Q
                         net (fo=57, routed)          8.194    14.265    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/dina[4]
    RAMB36_X0Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.613    15.096    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.375    
                         clock uncertainty           -0.035    15.340    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.603    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -14.265    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.338ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 0.456ns (5.268%)  route 8.200ns (94.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.853     5.615    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y70        FDSE                                         r  sDesigner/vData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDSE (Prop_fdse_C_Q)         0.456     6.071 r  sDesigner/vData_reg[5]/Q
                         net (fo=57, routed)          8.200    14.271    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.619    15.102    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.381    
                         clock uncertainty           -0.035    15.346    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.609    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.646ns  (logic 0.456ns (5.274%)  route 8.190ns (94.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 15.096 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.853     5.615    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y70        FDSE                                         r  sDesigner/vData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDSE (Prop_fdse_C_Q)         0.456     6.071 r  sDesigner/vData_reg[5]/Q
                         net (fo=57, routed)          8.190    14.261    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.613    15.096    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.375    
                         clock uncertainty           -0.035    15.340    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.603    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.603    
                         arrival time                         -14.261    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 sDesigner/vData_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.651ns  (logic 0.456ns (5.271%)  route 8.195ns (94.729%))
  Logic Levels:           0  
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.102ns = ( 15.102 - 10.000 ) 
    Source Clock Delay      (SCD):    5.615ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.853     5.615    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y70        FDSE                                         r  sDesigner/vData_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y70        FDSE (Prop_fdse_C_Q)         0.456     6.071 r  sDesigner/vData_reg[5]/Q
                         net (fo=57, routed)          8.195    14.267    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/dina[2]
    RAMB36_X0Y1          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.619    15.102    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.280    15.381    
                         clock uncertainty           -0.035    15.346    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.609    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                         -14.267    
  -------------------------------------------------------------------
                         slack                                  0.342    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 sDesigner/vAddr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.054%)  route 0.192ns (53.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.119ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.611     1.558    sDesigner/clk_IBUF_BUFG
    SLICE_X104Y41        FDRE                                         r  sDesigner/vAddr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  sDesigner/vAddr_reg[8]/Q
                         net (fo=80, routed)          0.192     1.914    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/addra[8]
    RAMB36_X5Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.924     2.119    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X5Y8          RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.501     1.617    
    RAMB36_X5Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.800    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 dStruct/data_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.141ns (30.317%)  route 0.324ns (69.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.635     1.582    dStruct/clk_IBUF_BUFG
    SLICE_X106Y34        FDRE                                         r  dStruct/data_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y34        FDRE (Prop_fdre_C_Q)         0.141     1.723 r  dStruct/data_reg[8]/Q
                         net (fo=2, routed)           0.324     2.047    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X5Y7          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.922     2.117    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.636    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.932    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.932    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sDesigner/entCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sDesigner/eAddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.287ns (58.408%)  route 0.204ns (41.592%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.640     1.587    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y49        FDRE                                         r  sDesigner/entCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sDesigner/entCount_reg[1]/Q
                         net (fo=4, routed)           0.204     1.932    sDesigner/entCount_reg[1]
    SLICE_X107Y52        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.078 r  sDesigner/eAddr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.078    sDesigner/in24[2]
    SLICE_X107Y52        FDRE                                         r  sDesigner/eAddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.908     2.102    sDesigner/clk_IBUF_BUFG
    SLICE_X107Y52        FDRE                                         r  sDesigner/eAddr_reg[2]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y52        FDRE (Hold_fdre_C_D)         0.105     1.960    sDesigner/eAddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 sDesigner/vAddr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.164ns (26.617%)  route 0.452ns (73.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.611     1.558    sDesigner/clk_IBUF_BUFG
    SLICE_X104Y41        FDRE                                         r  sDesigner/vAddr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y41        FDRE (Prop_fdre_C_Q)         0.164     1.722 r  sDesigner/vAddr_reg[10]/Q
                         net (fo=80, routed)          0.452     2.174    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[10]
    RAMB36_X5Y10         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.923     2.118    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X5Y10         RAMB36E1                                     r  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.247     1.871    
    RAMB36_X5Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.054    memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.054    
                         arrival time                           2.174    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dStruct/data_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.407%)  route 0.293ns (69.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.608     1.555    dStruct/clk_IBUF_BUFG
    SLICE_X105Y35        FDRE                                         r  dStruct/data_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDRE (Prop_fdre_C_Q)         0.128     1.683 r  dStruct/data_reg[19]/Q
                         net (fo=2, routed)           0.293     1.976    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X5Y12         RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.917     2.112    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y12         RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.610    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[14])
                                                      0.243     1.853    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 outMaster/addrAngel_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.139%)  route 0.272ns (65.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.576     1.523    outMaster/clk_IBUF_BUFG
    SLICE_X88Y26         FDRE                                         r  outMaster/addrAngel_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y26         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  outMaster/addrAngel_reg[8]/Q
                         net (fo=3, routed)           0.272     1.936    memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X4Y5          RAMB36E1                                     r  memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.909     2.104    memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X4Y5          RAMB36E1                                     r  memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB36_X4Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.806    memAngel/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 dStruct/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.128ns (29.545%)  route 0.305ns (70.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.117ns
    Source Clock Delay      (SCD):    1.582ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.635     1.582    dStruct/clk_IBUF_BUFG
    SLICE_X106Y36        FDRE                                         r  dStruct/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y36        FDRE (Prop_fdre_C_Q)         0.128     1.710 r  dStruct/data_reg[0]/Q
                         net (fo=1, routed)           0.305     2.015    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X5Y7          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.922     2.117    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X5Y7          RAMB36E1                                     r  memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.480     1.636    
    RAMB36_X5Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.242     1.878    memStruct/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.878    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 sDesigner/entCount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sDesigner/eAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.308ns (60.113%)  route 0.204ns (39.887%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.640     1.587    sDesigner/clk_IBUF_BUFG
    SLICE_X106Y49        FDRE                                         r  sDesigner/entCount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y49        FDRE (Prop_fdre_C_Q)         0.141     1.728 r  sDesigner/entCount_reg[1]/Q
                         net (fo=4, routed)           0.204     1.932    sDesigner/entCount_reg[1]
    SLICE_X107Y52        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.167     2.099 r  sDesigner/eAddr_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.099    sDesigner/in24[3]
    SLICE_X107Y52        FDRE                                         r  sDesigner/eAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.908     2.102    sDesigner/clk_IBUF_BUFG
    SLICE_X107Y52        FDRE                                         r  sDesigner/eAddr_reg[3]/C
                         clock pessimism             -0.247     1.855    
    SLICE_X107Y52        FDRE (Hold_fdre_C_D)         0.105     1.960    sDesigner/eAddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.960    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 outMaster/row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            collision/address_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.189ns (68.452%)  route 0.087ns (31.548%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.551ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.604     1.551    outMaster/clk_IBUF_BUFG
    SLICE_X99Y30         FDRE                                         r  outMaster/row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y30         FDRE (Prop_fdre_C_Q)         0.141     1.692 r  outMaster/row_reg[0]/Q
                         net (fo=1, routed)           0.087     1.779    collision/Q[0]
    SLICE_X98Y30         LUT3 (Prop_lut3_I1_O)        0.048     1.827 r  collision/currRow[0]_i_1__0/O
                         net (fo=2, routed)           0.000     1.827    collision/currRow[0]_i_1__0_n_0
    SLICE_X98Y30         FDRE                                         r  collision/address_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.871     2.065    collision/clk_IBUF_BUFG
    SLICE_X98Y30         FDRE                                         r  collision/address_reg[0]/C
                         clock pessimism             -0.501     1.564    
    SLICE_X98Y30         FDRE (Hold_fdre_C_D)         0.123     1.687    collision/address_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.687    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 dStruct/data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.128ns (29.168%)  route 0.311ns (70.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.112ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.608     1.555    dStruct/clk_IBUF_BUFG
    SLICE_X105Y35        FDRE                                         r  dStruct/data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y35        FDRE (Prop_fdre_C_Q)         0.128     1.683 r  dStruct/data_reg[17]/Q
                         net (fo=2, routed)           0.311     1.994    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X5Y12         RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.917     2.112    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X5Y12         RAMB18E1                                     r  memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.501     1.610    
    RAMB18_X5Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[12])
                                                      0.243     1.853    memColl/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y6   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y6   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y7   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y7   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y14  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y14  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X4Y15  memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y4   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         10.000      7.108      RAMB36_X5Y4   memVGA/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y18  conta_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y18  conta_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y21  conta_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y21  conta_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y18  conta_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X81Y18  conta_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y20  conta_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y21  conta_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X80Y21  conta_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           183 Endpoints
Min Delay           183 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/h_rn_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.471ns  (logic 4.951ns (43.162%)  route 6.520ns (56.838%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y31         FDRE                         0.000     0.000 r  vga/h_rn_reg[30]/C
    SLICE_X65Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/h_rn_reg[30]/Q
                         net (fo=4, routed)           0.821     1.277    vga/h_rn[30]
    SLICE_X66Y29         LUT3 (Prop_lut3_I0_O)        0.148     1.425 r  vga/hsync_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.800     2.224    vga/hsync_OBUF_inst_i_7_n_0
    SLICE_X66Y28         LUT5 (Prop_lut5_I0_O)        0.328     2.552 r  vga/hsync_OBUF_inst_i_6/O
                         net (fo=3, routed)           0.806     3.358    vga/hsync_OBUF_inst_i_6_n_0
    SLICE_X64Y27         LUT6 (Prop_lut6_I5_O)        0.124     3.482 f  vga/hsync_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.837     4.319    vga/hsync_OBUF_inst_i_2_n_0
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.152     4.471 r  vga/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.257     7.728    hsync_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.743    11.471 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.471    hsync
    AA19                                                              r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.581ns  (logic 4.735ns (44.753%)  route 5.846ns (55.247%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE                         0.000     0.000 r  vga/v_rn_reg[24]/C
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/v_rn_reg[24]/Q
                         net (fo=2, routed)           0.823     1.279    vga/v_rn_reg_n_0_[24]
    SLICE_X66Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.403 r  vga/vsync_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.452     1.855    vga/vsync_OBUF_inst_i_7_n_0
    SLICE_X66Y31         LUT4 (Prop_lut4_I0_O)        0.124     1.979 r  vga/vsync_OBUF_inst_i_4/O
                         net (fo=3, routed)           1.097     3.076    vga/vsync_OBUF_inst_i_4_n_0
    SLICE_X68Y28         LUT6 (Prop_lut6_I4_O)        0.124     3.200 r  vga/vsync_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.811     4.011    vga/vsync_OBUF_inst_i_2_n_0
    SLICE_X68Y26         LUT3 (Prop_lut3_I0_O)        0.152     4.163 r  vga/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.663     6.826    vsync_OBUF
    Y19                  OBUF (Prop_obuf_I_O)         3.755    10.581 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    10.581    vsync
    Y19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 3.988ns (49.642%)  route 4.046ns (50.358%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE                         0.000     0.000 r  vga/blue_reg[0]/C
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/blue_reg[0]/Q
                         net (fo=1, routed)           4.046     4.502    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532     8.034 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.034    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.916ns  (logic 4.033ns (50.943%)  route 3.884ns (49.057%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE                         0.000     0.000 r  vga/red_reg[1]/C
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/red_reg[1]/Q
                         net (fo=1, routed)           3.884     4.402    red_OBUF[1]
    U20                  OBUF (Prop_obuf_I_O)         3.515     7.916 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.916    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.914ns  (logic 4.065ns (51.366%)  route 3.849ns (48.634%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE                         0.000     0.000 r  vga/green_reg[1]/C
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/green_reg[1]/Q
                         net (fo=1, routed)           3.849     4.367    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547     7.914 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.914    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.881ns  (logic 3.994ns (50.673%)  route 3.888ns (49.327%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y36         FDRE                         0.000     0.000 r  vga/red_reg[0]/C
    SLICE_X48Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/red_reg[0]/Q
                         net (fo=1, routed)           3.888     4.344    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538     7.881 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.881    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/blue_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.861ns  (logic 4.055ns (51.576%)  route 3.807ns (48.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE                         0.000     0.000 r  vga/blue_reg[3]/C
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/blue_reg[3]/Q
                         net (fo=1, routed)           3.807     4.325    blue_OBUF[3]
    AB19                 OBUF (Prop_obuf_I_O)         3.537     7.861 r  blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.861    blue[3]
    AB19                                                              r  blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 4.014ns (51.599%)  route 3.766ns (48.401%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y33         FDRE                         0.000     0.000 r  vga/green_reg[2]/C
    SLICE_X53Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/green_reg[2]/Q
                         net (fo=1, routed)           3.766     4.222    green_OBUF[2]
    AB21                 OBUF (Prop_obuf_I_O)         3.558     7.780 r  green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.780    green[2]
    AB21                                                              r  green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/red_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.741ns  (logic 4.029ns (52.044%)  route 3.712ns (47.956%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE                         0.000     0.000 r  vga/red_reg[2]/C
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  vga/red_reg[2]/Q
                         net (fo=1, routed)           3.712     4.230    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511     7.741 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.741    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/green_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.715ns  (logic 4.003ns (51.885%)  route 3.712ns (48.115%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE                         0.000     0.000 r  vga/green_reg[3]/C
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/green_reg[3]/Q
                         net (fo=1, routed)           3.712     4.168    green_OBUF[3]
    AA21                 OBUF (Prop_obuf_I_O)         3.547     7.715 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.715    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/v_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y31         FDRE                         0.000     0.000 r  vga/v_rn_reg[28]/C
    SLICE_X67Y31         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[28]/Q
                         net (fo=2, routed)           0.117     0.258    vga/v_rn_reg_n_0_[28]
    SLICE_X67Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  vga/v_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    vga/data0[28]
    SLICE_X67Y31         FDRE                                         r  vga/v_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y28         FDRE                         0.000     0.000 r  vga/h_rn_reg[20]/C
    SLICE_X65Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[20]/Q
                         net (fo=3, routed)           0.118     0.259    vga/h_rn[20]
    SLICE_X65Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vga/h_rn_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vga/p_1_in[20]
    SLICE_X65Y28         FDRE                                         r  vga/h_rn_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y29         FDRE                         0.000     0.000 r  vga/h_rn_reg[24]/C
    SLICE_X65Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[24]/Q
                         net (fo=4, routed)           0.118     0.259    vga/h_rn[24]
    SLICE_X65Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vga/h_rn_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vga/p_1_in[24]
    SLICE_X65Y29         FDRE                                         r  vga/h_rn_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDRE                         0.000     0.000 r  vga/h_rn_reg[28]/C
    SLICE_X65Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[28]/Q
                         net (fo=4, routed)           0.118     0.259    vga/h_rn[28]
    SLICE_X65Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vga/h_rn_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vga/p_1_in[28]
    SLICE_X65Y30         FDRE                                         r  vga/h_rn_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y29         FDRE                         0.000     0.000 r  vga/v_rn_reg[20]/C
    SLICE_X67Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[20]/Q
                         net (fo=3, routed)           0.118     0.259    vga/v_rn_reg_n_0_[20]
    SLICE_X67Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  vga/v_rn_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    vga/data0[20]
    SLICE_X67Y29         FDRE                                         r  vga/v_rn_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDRE                         0.000     0.000 r  vga/h_rn_reg[12]/C
    SLICE_X65Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    vga/h_rn[12]
    SLICE_X65Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/h_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/p_1_in[12]
    SLICE_X65Y26         FDRE                                         r  vga/h_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/h_rn_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/h_rn_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y27         FDRE                         0.000     0.000 r  vga/h_rn_reg[16]/C
    SLICE_X65Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/h_rn_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    vga/h_rn[16]
    SLICE_X65Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/h_rn_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/p_1_in[16]
    SLICE_X65Y27         FDRE                                         r  vga/h_rn_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y27         FDRE                         0.000     0.000 r  vga/v_rn_reg[12]/C
    SLICE_X67Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    vga/v_rn_reg_n_0_[12]
    SLICE_X67Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/v_rn_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/data0[12]
    SLICE_X67Y27         FDRE                                         r  vga/v_rn_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y28         FDRE                         0.000     0.000 r  vga/v_rn_reg[16]/C
    SLICE_X67Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[16]/Q
                         net (fo=3, routed)           0.120     0.261    vga/v_rn_reg_n_0_[16]
    SLICE_X67Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/v_rn_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/data0[16]
    SLICE_X67Y28         FDRE                                         r  vga/v_rn_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/v_rn_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga/v_rn_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y30         FDRE                         0.000     0.000 r  vga/v_rn_reg[24]/C
    SLICE_X67Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/v_rn_reg[24]/Q
                         net (fo=2, routed)           0.120     0.261    vga/v_rn_reg_n_0_[24]
    SLICE_X67Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  vga/v_rn_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    vga/data0[24]
    SLICE_X67Y30         FDRE                                         r  vga/v_rn_reg[24]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outMaster/b_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.457ns  (logic 0.456ns (31.293%)  route 1.001ns (68.707%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.661     5.423    outMaster/clk_IBUF_BUFG
    SLICE_X35Y36         FDSE                                         r  outMaster/b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y36         FDSE (Prop_fdse_C_Q)         0.456     5.879 r  outMaster/b_reg[1]/Q
                         net (fo=1, routed)           1.001     6.881    vga/b[1]
    SLICE_X50Y32         FDRE                                         r  vga/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.305ns  (logic 0.518ns (39.705%)  route 0.787ns (60.295%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.718     5.480    outMaster/clk_IBUF_BUFG
    SLICE_X54Y34         FDSE                                         r  outMaster/r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y34         FDSE (Prop_fdse_C_Q)         0.518     5.998 r  outMaster/r_reg[3]/Q
                         net (fo=1, routed)           0.787     6.785    vga/r[3]
    SLICE_X55Y34         FDRE                                         r  vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.183ns  (logic 0.518ns (43.772%)  route 0.665ns (56.228%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.661     5.423    outMaster/clk_IBUF_BUFG
    SLICE_X38Y36         FDSE                                         r  outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDSE (Prop_fdse_C_Q)         0.518     5.941 r  outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.665     6.607    vga/b[0]
    SLICE_X47Y33         FDRE                                         r  vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.131ns  (logic 0.518ns (45.801%)  route 0.613ns (54.199%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.661     5.423    outMaster/clk_IBUF_BUFG
    SLICE_X38Y36         FDSE                                         r  outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDSE (Prop_fdse_C_Q)         0.518     5.941 r  outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.613     6.554    vga/r[1]
    SLICE_X46Y36         FDRE                                         r  vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.126ns  (logic 0.456ns (40.502%)  route 0.670ns (59.498%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.661     5.423    outMaster/clk_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.456     5.879 r  outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.670     6.549    vga/g[0]
    SLICE_X48Y35         FDRE                                         r  vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.086ns  (logic 0.456ns (41.985%)  route 0.630ns (58.015%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.661     5.423    outMaster/clk_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.456     5.879 r  outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.630     6.509    vga/g[1]
    SLICE_X46Y35         FDRE                                         r  vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.083ns  (logic 0.456ns (42.109%)  route 0.627ns (57.891%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.655     5.417    outMaster/clk_IBUF_BUFG
    SLICE_X48Y32         FDSE                                         r  outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDSE (Prop_fdse_C_Q)         0.456     5.873 r  outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.627     6.500    vga/b[3]
    SLICE_X50Y32         FDRE                                         r  vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.078ns  (logic 0.456ns (42.317%)  route 0.622ns (57.683%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.645     5.407    outMaster/clk_IBUF_BUFG
    SLICE_X52Y33         FDSE                                         r  outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDSE (Prop_fdse_C_Q)         0.456     5.863 r  outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.622     6.485    vga/g[2]
    SLICE_X53Y33         FDRE                                         r  vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.042ns  (logic 0.518ns (49.711%)  route 0.524ns (50.289%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.661     5.423    outMaster/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.518     5.941 r  outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.524     6.465    vga/r[0]
    SLICE_X48Y36         FDRE                                         r  vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.038ns  (logic 0.518ns (49.891%)  route 0.520ns (50.109%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.657     5.419    outMaster/clk_IBUF_BUFG
    SLICE_X46Y33         FDSE                                         r  outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDSE (Prop_fdse_C_Q)         0.518     5.937 r  outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.520     6.458    vga/g[3]
    SLICE_X47Y33         FDRE                                         r  vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 outMaster/r_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.556     1.503    outMaster/clk_IBUF_BUFG
    SLICE_X45Y36         FDSE                                         r  outMaster/r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  outMaster/r_reg[2]/Q
                         net (fo=1, routed)           0.102     1.746    vga/r[2]
    SLICE_X46Y36         FDRE                                         r  vga/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.164ns (49.062%)  route 0.170ns (50.938%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.555     1.502    outMaster/clk_IBUF_BUFG
    SLICE_X46Y33         FDSE                                         r  outMaster/g_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDSE (Prop_fdse_C_Q)         0.164     1.666 r  outMaster/g_reg[3]/Q
                         net (fo=1, routed)           0.170     1.836    vga/g[3]
    SLICE_X47Y33         FDRE                                         r  vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.580     1.527    outMaster/clk_IBUF_BUFG
    SLICE_X73Y32         FDSE                                         r  outMaster/b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y32         FDSE (Prop_fdse_C_Q)         0.141     1.668 r  outMaster/b_reg[2]/Q
                         net (fo=1, routed)           0.170     1.838    vga/b[2]
    SLICE_X73Y29         FDRE                                         r  vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.141ns (39.730%)  route 0.214ns (60.270%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.553     1.500    outMaster/clk_IBUF_BUFG
    SLICE_X48Y32         FDSE                                         r  outMaster/b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDSE (Prop_fdse_C_Q)         0.141     1.641 r  outMaster/b_reg[3]/Q
                         net (fo=1, routed)           0.214     1.855    vga/b[3]
    SLICE_X50Y32         FDRE                                         r  vga/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.164ns (45.936%)  route 0.193ns (54.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.556     1.503    outMaster/clk_IBUF_BUFG
    SLICE_X36Y36         FDSE                                         r  outMaster/r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDSE (Prop_fdse_C_Q)         0.164     1.667 r  outMaster/r_reg[0]/Q
                         net (fo=1, routed)           0.193     1.860    vga/r[0]
    SLICE_X48Y36         FDRE                                         r  vga/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.141ns (39.157%)  route 0.219ns (60.843%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.556     1.503    outMaster/clk_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  outMaster/g_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  outMaster/g_reg[1]/Q
                         net (fo=1, routed)           0.219     1.863    vga/g[1]
    SLICE_X46Y35         FDRE                                         r  vga/green_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.141ns (37.843%)  route 0.232ns (62.157%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.551     1.498    outMaster/clk_IBUF_BUFG
    SLICE_X52Y33         FDSE                                         r  outMaster/g_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y33         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  outMaster/g_reg[2]/Q
                         net (fo=1, routed)           0.232     1.870    vga/g[2]
    SLICE_X53Y33         FDRE                                         r  vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/r_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.164ns (42.935%)  route 0.218ns (57.065%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.556     1.503    outMaster/clk_IBUF_BUFG
    SLICE_X38Y36         FDSE                                         r  outMaster/r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDSE (Prop_fdse_C_Q)         0.164     1.667 r  outMaster/r_reg[1]/Q
                         net (fo=1, routed)           0.218     1.885    vga/r[1]
    SLICE_X46Y36         FDRE                                         r  vga/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/g_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.397ns  (logic 0.141ns (35.527%)  route 0.256ns (64.473%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.556     1.503    outMaster/clk_IBUF_BUFG
    SLICE_X39Y36         FDSE                                         r  outMaster/g_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y36         FDSE (Prop_fdse_C_Q)         0.141     1.644 r  outMaster/g_reg[0]/Q
                         net (fo=1, routed)           0.256     1.900    vga/g[0]
    SLICE_X48Y35         FDRE                                         r  vga/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 outMaster/b_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.406ns  (logic 0.164ns (40.353%)  route 0.242ns (59.647%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.556     1.503    outMaster/clk_IBUF_BUFG
    SLICE_X38Y36         FDSE                                         r  outMaster/b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDSE (Prop_fdse_C_Q)         0.164     1.667 r  outMaster/b_reg[0]/Q
                         net (fo=1, routed)           0.242     1.909    vga/b[0]
    SLICE_X47Y33         FDRE                                         r  vga/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/bigRow_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 0.856ns (12.735%)  route 5.866ns (87.265%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.840     3.289    outMaster/trCount
    SLICE_X83Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          2.121     5.534    outMaster/pixelN[5]_i_1_n_0
    SLICE_X90Y29         LUT3 (Prop_lut3_I0_O)        0.152     5.686 r  outMaster/bigRow[4]_i_1/O
                         net (fo=5, routed)           1.036     6.722    outMaster/bigRow
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.605     5.088    outMaster/clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[1]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/bigRow_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 0.856ns (12.735%)  route 5.866ns (87.265%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.840     3.289    outMaster/trCount
    SLICE_X83Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          2.121     5.534    outMaster/pixelN[5]_i_1_n_0
    SLICE_X90Y29         LUT3 (Prop_lut3_I0_O)        0.152     5.686 r  outMaster/bigRow[4]_i_1/O
                         net (fo=5, routed)           1.036     6.722    outMaster/bigRow
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.605     5.088    outMaster/clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[2]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/bigRow_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 0.856ns (12.735%)  route 5.866ns (87.265%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.840     3.289    outMaster/trCount
    SLICE_X83Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          2.121     5.534    outMaster/pixelN[5]_i_1_n_0
    SLICE_X90Y29         LUT3 (Prop_lut3_I0_O)        0.152     5.686 r  outMaster/bigRow[4]_i_1/O
                         net (fo=5, routed)           1.036     6.722    outMaster/bigRow
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.605     5.088    outMaster/clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[3]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/bigRow_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.722ns  (logic 0.856ns (12.735%)  route 5.866ns (87.265%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.840     3.289    outMaster/trCount
    SLICE_X83Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          2.121     5.534    outMaster/pixelN[5]_i_1_n_0
    SLICE_X90Y29         LUT3 (Prop_lut3_I0_O)        0.152     5.686 r  outMaster/bigRow[4]_i_1/O
                         net (fo=5, routed)           1.036     6.722    outMaster/bigRow
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.605     5.088    outMaster/clk_IBUF_BUFG
    SLICE_X99Y24         FDRE                                         r  outMaster/bigRow_reg[4]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/bigRow_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 0.856ns (13.071%)  route 5.693ns (86.929%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          0.840     3.289    outMaster/trCount
    SLICE_X83Y23         LUT6 (Prop_lut6_I5_O)        0.124     3.413 r  outMaster/pixelN[5]_i_1/O
                         net (fo=75, routed)          2.121     5.534    outMaster/pixelN[5]_i_1_n_0
    SLICE_X90Y29         LUT3 (Prop_lut3_I0_O)        0.152     5.686 r  outMaster/bigRow[4]_i_1/O
                         net (fo=5, routed)           0.863     6.549    outMaster/bigRow
    SLICE_X99Y26         FDRE                                         r  outMaster/bigRow_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.607     5.090    outMaster/clk_IBUF_BUFG
    SLICE_X99Y26         FDRE                                         r  outMaster/bigRow_reg[0]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 0.828ns (12.936%)  route 5.573ns (87.064%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          1.856     4.305    outMaster/trCount
    SLICE_X77Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.429 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.014     5.442    outMaster/memCounter
    SLICE_X81Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.566 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.834     6.401    outMaster/memCounter[16]_i_1_n_0
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.549     5.032    outMaster/clk_IBUF_BUFG
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[13]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 0.828ns (12.936%)  route 5.573ns (87.064%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          1.856     4.305    outMaster/trCount
    SLICE_X77Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.429 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.014     5.442    outMaster/memCounter
    SLICE_X81Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.566 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.834     6.401    outMaster/memCounter[16]_i_1_n_0
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.549     5.032    outMaster/clk_IBUF_BUFG
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[14]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 0.828ns (12.936%)  route 5.573ns (87.064%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          1.856     4.305    outMaster/trCount
    SLICE_X77Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.429 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.014     5.442    outMaster/memCounter
    SLICE_X81Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.566 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.834     6.401    outMaster/memCounter[16]_i_1_n_0
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.549     5.032    outMaster/clk_IBUF_BUFG
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[15]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.401ns  (logic 0.828ns (12.936%)  route 5.573ns (87.064%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          1.856     4.305    outMaster/trCount
    SLICE_X77Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.429 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.014     5.442    outMaster/memCounter
    SLICE_X81Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.566 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.834     6.401    outMaster/memCounter[16]_i_1_n_0
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.549     5.032    outMaster/clk_IBUF_BUFG
    SLICE_X81Y31         FDRE                                         r  outMaster/memCounter_reg[16]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/memCounter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.366ns  (logic 0.828ns (13.006%)  route 5.538ns (86.994%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  vga/active_reg/Q
                         net (fo=7, routed)           1.869     2.325    outMaster/active
    SLICE_X84Y29         LUT4 (Prop_lut4_I3_O)        0.124     2.449 r  outMaster/HCounter[9]_i_1/O
                         net (fo=40, routed)          1.856     4.305    outMaster/trCount
    SLICE_X77Y31         LUT5 (Prop_lut5_I1_O)        0.124     4.429 r  outMaster/memCounter[16]_i_2/O
                         net (fo=18, routed)          1.014     5.442    outMaster/memCounter
    SLICE_X81Y27         LUT3 (Prop_lut3_I2_O)        0.124     5.566 r  outMaster/memCounter[16]_i_1/O
                         net (fo=16, routed)          0.800     6.366    outMaster/memCounter[16]_i_1_n_0
    SLICE_X81Y30         FDRE                                         r  outMaster/memCounter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         1.548     5.031    outMaster/clk_IBUF_BUFG
    SLICE_X81Y30         FDRE                                         r  outMaster/memCounter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/ena_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.888%)  route 0.238ns (56.112%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/active_reg/Q
                         net (fo=7, routed)           0.238     0.379    outMaster/active
    SLICE_X72Y28         LUT4 (Prop_lut4_I1_O)        0.045     0.424 r  outMaster/ena_i_1__0/O
                         net (fo=1, routed)           0.000     0.424    outMaster/ena_i_1__0_n_0
    SLICE_X72Y28         FDRE                                         r  outMaster/ena_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.841     2.035    outMaster/clk_IBUF_BUFG
    SLICE_X72Y28         FDRE                                         r  outMaster/ena_reg/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/vgaCount_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.209ns (33.071%)  route 0.423ns (66.929%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.423     0.587    outMaster/endFrame
    SLICE_X80Y26         LUT6 (Prop_lut6_I3_O)        0.045     0.632 r  outMaster/vgaCount[0]_i_1/O
                         net (fo=1, routed)           0.000     0.632    outMaster/vgaCount[0]_i_1_n_0
    SLICE_X80Y26         FDRE                                         r  outMaster/vgaCount_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.840     2.034    outMaster/clk_IBUF_BUFG
    SLICE_X80Y26         FDRE                                         r  outMaster/vgaCount_reg[0]/C

Slack:                    inf
  Source:                 vga/active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/enaAngel_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.433%)  route 0.518ns (73.567%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y27         FDRE                         0.000     0.000 r  vga/active_reg/C
    SLICE_X68Y27         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga/active_reg/Q
                         net (fo=7, routed)           0.518     0.659    outMaster/active
    SLICE_X84Y27         LUT4 (Prop_lut4_I1_O)        0.045     0.704 r  outMaster/enaAngel_i_1/O
                         net (fo=1, routed)           0.000     0.704    outMaster/enaAngel_i_1_n_0
    SLICE_X84Y27         FDRE                                         r  outMaster/enaAngel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.843     2.037    outMaster/clk_IBUF_BUFG
    SLICE_X84Y27         FDRE                                         r  outMaster/enaAngel_reg/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/vgaCount_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.478%)  route 0.552ns (72.522%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.423     0.587    outMaster/endFrame
    SLICE_X80Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.632 r  outMaster/vgaCount[18]_i_2/O
                         net (fo=18, routed)          0.129     0.761    outMaster/vgaCount
    SLICE_X81Y26         FDRE                                         r  outMaster/vgaCount_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.840     2.034    outMaster/clk_IBUF_BUFG
    SLICE_X81Y26         FDRE                                         r  outMaster/vgaCount_reg[17]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/vgaCount_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.761ns  (logic 0.209ns (27.478%)  route 0.552ns (72.522%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.423     0.587    outMaster/endFrame
    SLICE_X80Y26         LUT4 (Prop_lut4_I2_O)        0.045     0.632 r  outMaster/vgaCount[18]_i_2/O
                         net (fo=18, routed)          0.129     0.761    outMaster/vgaCount
    SLICE_X81Y26         FDRE                                         r  outMaster/vgaCount_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.840     2.034    outMaster/clk_IBUF_BUFG
    SLICE_X81Y26         FDRE                                         r  outMaster/vgaCount_reg[18]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.208ns (26.388%)  route 0.580ns (73.612%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.444     0.608    outMaster/endFrame
    SLICE_X72Y31         LUT3 (Prop_lut3_I1_O)        0.044     0.652 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.136     0.788    outMaster/timeCount
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.844     2.038    outMaster/clk_IBUF_BUFG
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[4]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.208ns (26.388%)  route 0.580ns (73.612%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.444     0.608    outMaster/endFrame
    SLICE_X72Y31         LUT3 (Prop_lut3_I1_O)        0.044     0.652 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.136     0.788    outMaster/timeCount
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.844     2.038    outMaster/clk_IBUF_BUFG
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[5]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.208ns (26.388%)  route 0.580ns (73.612%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.444     0.608    outMaster/endFrame
    SLICE_X72Y31         LUT3 (Prop_lut3_I1_O)        0.044     0.652 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.136     0.788    outMaster/timeCount
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.844     2.038    outMaster/clk_IBUF_BUFG
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[6]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.788ns  (logic 0.208ns (26.388%)  route 0.580ns (73.612%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.444     0.608    outMaster/endFrame
    SLICE_X72Y31         LUT3 (Prop_lut3_I1_O)        0.044     0.652 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.136     0.788    outMaster/timeCount
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.844     2.038    outMaster/clk_IBUF_BUFG
    SLICE_X70Y32         FDRE                                         r  outMaster/timeCount_reg[7]/C

Slack:                    inf
  Source:                 vga/endFrame_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMaster/timeCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.208ns (26.089%)  route 0.589ns (73.911%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y27         FDRE                         0.000     0.000 r  vga/endFrame_reg/C
    SLICE_X66Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga/endFrame_reg/Q
                         net (fo=6, routed)           0.444     0.608    outMaster/endFrame
    SLICE_X72Y31         LUT3 (Prop_lut3_I1_O)        0.044     0.652 r  outMaster/timeCount[0]_i_1/O
                         net (fo=32, routed)          0.145     0.797    outMaster/timeCount
    SLICE_X70Y31         FDRE                                         r  outMaster/timeCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=759, routed)         0.843     2.037    outMaster/clk_IBUF_BUFG
    SLICE_X70Y31         FDRE                                         r  outMaster/timeCount_reg[0]/C





