<p> </p><h2 id="v2.XLatencynumbers-DCE">DCE</h2><div class="table-wrap"><table class="confluenceTable"><tbody><tr><td class="confluenceTd"><p align="center">Test type</p></td><td class="confluenceTd"><p align="center">Analysis</p></td></tr><tr><td class="confluenceTd"><p>CMD-req  to MRD-req latency</p></td><td class="confluenceTd"><p align="center">4 cycles</p></td></tr><tr><td class="confluenceTd"><p>CMD-req to SNP-req latency</p></td><td class="confluenceTd"><p align="center">3 cycles</p></td></tr><tr><td class="confluenceTd"><p>SNP-rsp to STR-req latency</p></td><td class="confluenceTd"><p align="center">1 cycle</p></td></tr><tr><td class="confluenceTd"><p>SNP-rsp to MRD-req latency</p></td><td class="confluenceTd"><p align="center">2 cycles</p></td></tr><tr><td class="confluenceTd"><p>CMD-req to STR-req latency</p></td><td class="confluenceTd"><p align="center">3-cycles</p></td></tr></tbody></table></div><p> </p><p> </p><p><strong><em>ACE AIU</em></strong></p><p> </p><p>AR-&gt;CmdReq: 1 cycle</p><p>AW-&gt;CmdReq: 3 cycles (W is back pressured by the AIU such that the last beat ends up getting accepted one cycle after the CmdReq is sent out. First W is sent ~7-8 cycles before the AW)</p><p>SFI SnpReq-&gt;AC: 1 cycle</p><p>CR-&gt;SFI SnpRsp: 2 cycles</p><p>CD-&gt; SFI DtrReq: Immediately</p><p>STR+DTR-&gt;R: 4 cycles (DTRReq followed by STRReq) </p><p>STR+DTR-&gt;R: 1 cycles (STRReq followed by DTRReq)</p><p>DTWRsp-&gt;B: 2 cycles</p><p> </p><p><strong>DMI </strong></p><p> </p><p>SFI MRD -&gt; AR req                                                                                      3 cycles</p><p>R data -&gt; DTR req (with bypass i.e. no interleaving)                            1 cycles [Accepted next cycle]</p><p>SFI DTW -&gt; AW req                                                                                     3 cycles</p><p>SFI DTW -&gt; W data                                                                                      5 cycles</p><p> </p><p> </p><p>NCB without IO $</p><p> </p><p>ACE Rd Req-&gt;CmdReq                                                  1 cycles</p><p>STRReq + DTRReq -&gt; ACE Rd Resp                            6 cycles</p><p>Rlast -&gt;STRRsp                                                               4 cycles</p><p>ACE Wr Req -&gt; CmdReq                                               3 cycles</p><p>ACE Wr Data + STRReq -&gt; DTWReq                          9 cycles</p><p>DTWRsp -&gt; Bresp                                                          3 cycles</p><p>Bresp-&gt;STRResp                                                             4 cycles</p><p> </p><p><strong>IO $</strong></p><p> </p><p>AR -&gt; R                                                               7 Cycles Read Hit latency</p>