Release 14.6 - xst P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\vga.v" into library work
Parsing module <vga640x480>.
Analyzing Verilog file "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\square.v" into library work
Parsing module <square>.
Analyzing Verilog file "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\rectangle.v" into library work
Parsing module <rectangle>.
Analyzing Verilog file "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\bird.v" into library work
Parsing module <bird>.
Analyzing Verilog file "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" Line 105: Port o_blanking is not connected to this instance

Elaborating module <top>.

Elaborating module <vga640x480>.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\vga.v" Line 35: Result of 32-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\vga.v" Line 36: Result of 32-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\vga.v" Line 62: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\vga.v" Line 65: Result of 11-bit expression is truncated to fit in 10-bit target.

Elaborating module <rectangle(IX=320,IY=465,X_SIZE=320,Y_SIZE=15)>.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\rectangle.v" Line 23: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\rectangle.v" Line 24: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\rectangle.v" Line 25: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\rectangle.v" Line 26: Result of 13-bit expression is truncated to fit in 12-bit target.

Elaborating module <square(IX=600,IY=160,H_SIZE=60)>.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\square.v" Line 28: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\square.v" Line 29: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\square.v" Line 30: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\square.v" Line 31: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\square.v" Line 44: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\square.v" Line 45: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" Line 141: Assignment to sq_c_x1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" Line 142: Assignment to sq_c_x2 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" Line 143: Assignment to sq_c_y1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" Line 144: Assignment to sq_c_y2 ignored, since the identifier is never used

Elaborating module <bird(H_SIZE=20,IX=160,IY=120,GRAV=1)>.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\bird.v" Line 29: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\bird.v" Line 30: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\bird.v" Line 31: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\bird.v" Line 32: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\bird.v" Line 54: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" Line 161: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" Line 163: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:Xst:2972 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 136. All outputs of instance <sq_c_anim> of block <square> are unconnected in block <top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v".
INFO:Xst:3210 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 105: Output port <o_blanking> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 105: Output port <o_active> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 105: Output port <o_screenend> of the instance <display> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 136: Output port <o_x1> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 136: Output port <o_x2> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 136: Output port <o_y1> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\fpgappy_bird.v" line 136: Output port <o_y2> of the instance <sq_c_anim> is unconnected or connected to loadless signal.
    Found 2-bit register for signal <arst_ff>.
    Found 1-bit register for signal <pix_stb>.
    Found 22-bit register for signal <physics_cnt>.
    Found 1-bit register for signal <physics_stb>.
    Found 17-bit register for signal <clk_dv>.
    Found 1-bit register for signal <clk_en>.
    Found 1-bit register for signal <clk_en_d>.
    Found 3-bit register for signal <step_d_flap>.
    Found 1-bit register for signal <flap>.
    Found 16-bit register for signal <pix_cnt>.
    Found 17-bit adder for signal <n0087> created at line 38.
    Found 23-bit adder for signal <n0089> created at line 39.
    Found 18-bit adder for signal <n0091> created at line 63.
    Found 12-bit comparator greater for signal <bird_x1[11]_GND_1_o_LessThan_16_o> created at line 161
    Found 12-bit comparator greater for signal <bird_y1[11]_GND_1_o_LessThan_17_o> created at line 161
    Found 12-bit comparator greater for signal <GND_1_o_bird_x2[11]_LessThan_18_o> created at line 162
    Found 12-bit comparator greater for signal <GND_1_o_bird_y2[11]_LessThan_19_o> created at line 162
    Found 12-bit comparator greater for signal <floor_x1[11]_GND_1_o_LessThan_21_o> created at line 163
    Found 12-bit comparator greater for signal <floor_y1[11]_GND_1_o_LessThan_22_o> created at line 163
    Found 12-bit comparator greater for signal <GND_1_o_floor_x2[11]_LessThan_23_o> created at line 164
    Found 12-bit comparator greater for signal <GND_1_o_floor_y2[11]_LessThan_24_o> created at line 164
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <top> synthesized.

Synthesizing Unit <vga640x480>.
    Related source file is "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\vga.v".
    Found 10-bit register for signal <v_count>.
    Found 10-bit register for signal <h_count>.
    Found 11-bit subtractor for signal <GND_2_o_GND_2_o_sub_6_OUT> created at line 35.
    Found 10-bit adder for signal <v_count[9]_GND_2_o_add_21_OUT> created at line 62.
    Found 10-bit adder for signal <h_count[9]_GND_2_o_add_22_OUT> created at line 65.
    Found 10-bit comparator lessequal for signal <n0000> created at line 31
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_2_o> created at line 31
    Found 10-bit comparator lessequal for signal <n0005> created at line 32
    Found 10-bit comparator greater for signal <v_count[9]_GND_2_o_LessThan_4_o> created at line 32
    Found 10-bit comparator lessequal for signal <n0012> created at line 36
    Found 10-bit comparator greater for signal <h_count[9]_GND_2_o_LessThan_10_o> created at line 39
    Found 10-bit comparator greater for signal <GND_2_o_v_count[9]_LessThan_11_o> created at line 39
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <vga640x480> synthesized.

Synthesizing Unit <rectangle>.
    Related source file is "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\rectangle.v".
        X_SIZE = 320
        Y_SIZE = 15
        IX = 320
        IY = 465
        D_WIDTH = 640
        D_HEIGHT = 480
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 24.
    Found 12-bit adder for signal <o_y2> created at line 26.
    Found 12-bit subtractor for signal <o_x1> created at line 14.
    Found 12-bit subtractor for signal <o_y1> created at line 16.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
Unit <rectangle> synthesized.

Synthesizing Unit <bird>.
    Related source file is "C:\Users\152\CSM152A\fpgappy_bird\fpgappy_bird\bird.v".
        H_SIZE = 20
        IX = 160
        IY = 120
        D_WIDTH = 640
        D_HEIGHT = 480
        GRAV = 1
WARNING:Xst:647 - Input <i_ani_stb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_animate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 12-bit register for signal <y>.
    Found 12-bit register for signal <y_vel>.
    Found 12-bit register for signal <x>.
    Found 12-bit adder for signal <o_x2> created at line 30.
    Found 12-bit adder for signal <o_y2> created at line 32.
    Found 12-bit adder for signal <y[11]_y_vel[11]_add_11_OUT> created at line 53.
    Found 12-bit adder for signal <y_vel[11]_GND_5_o_add_14_OUT> created at line 54.
    Found 12-bit subtractor for signal <o_x1> created at line 18.
    Found 12-bit subtractor for signal <o_y1> created at line 20.
    Found 12-bit comparator lessequal for signal <n0008> created at line 48
    Found 12-bit comparator lessequal for signal <n0010> created at line 50
    Summary:
	inferred   6 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <bird> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 16
 10-bit adder                                          : 2
 11-bit subtractor                                     : 1
 12-bit adder                                          : 6
 12-bit subtractor                                     : 4
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 23-bit adder                                          : 1
# Registers                                            : 14
 1-bit register                                        : 2
 10-bit register                                       : 2
 12-bit register                                       : 5
 17-bit register                                       : 1
 18-bit register                                       : 1
 2-bit register                                        : 1
 23-bit register                                       : 1
 3-bit register                                        : 1
# Comparators                                          : 17
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 8
 12-bit comparator lessequal                           : 2
# Multiplexers                                         : 6
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 1 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 1 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 1 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_6> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_7> has a constant value of 1 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_8> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_9> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_10> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <_bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_0> has a constant value of 1 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_1> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_2> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_3> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_4> has a constant value of 1 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_5> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_6> has a constant value of 1 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_7> has a constant value of 1 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_8> has a constant value of 1 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_9> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_10> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <y_11> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_1> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_2> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_3> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_4> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_5> has a constant value of 0 in block <floor>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <bird>.
The following registers are absorbed into counter <y_vel>: 1 register on signal <y_vel>.
Unit <bird> synthesized (advanced).

Synthesizing (advanced) Unit <vga640x480>.
The following registers are absorbed into counter <h_count>: 1 register on signal <h_count>.
Unit <vga640x480> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 14
 10-bit adder                                          : 1
 11-bit subtractor                                     : 1
 12-bit adder                                          : 5
 12-bit subtractor                                     : 4
 17-bit adder                                          : 1
 18-bit adder                                          : 1
 23-bit adder                                          : 1
# Counters                                             : 2
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
# Registers                                            : 123
 Flip-Flops                                            : 123
# Comparators                                          : 17
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 3
 12-bit comparator greater                             : 8
 12-bit comparator lessequal                           : 2
# Multiplexers                                         : 6
 10-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <x_11> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 1 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 1 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_0> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_11> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_10> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_9> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_8> has a constant value of 1 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_7> has a constant value of 1 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_6> has a constant value of 1 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_5> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_4> has a constant value of 1 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_3> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_2> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_1> has a constant value of 0 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <y_0> has a constant value of 1 in block <rectangle>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <x_0> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_1> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_2> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_3> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_4> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_5> has a constant value of 1 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_6> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_7> has a constant value of 1 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_8> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_9> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_10> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <x_11> has a constant value of 0 in block <bird>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <pix_stb> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_5> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <pix_cnt_12> of sequential type is unconnected in block <top>.

Optimizing unit <top> ...

Optimizing unit <vga640x480> ...

Optimizing unit <bird> ...
INFO:Xst:2261 - The FF/Latch <physics_stb> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <pix_cnt_13> 
INFO:Xst:2261 - The FF/Latch <_bird/y_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <_bird/y_10> 
INFO:Xst:2261 - The FF/Latch <physics_cnt_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <pix_cnt_14> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 92
 Flip-Flops                                            : 92

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 390
#      GND                         : 1
#      INV                         : 5
#      LUT1                        : 57
#      LUT2                        : 31
#      LUT3                        : 14
#      LUT4                        : 49
#      LUT5                        : 20
#      LUT6                        : 50
#      MUXCY                       : 90
#      VCC                         : 1
#      XORCY                       : 72
# FlipFlops/Latches                : 92
#      FD                          : 35
#      FDP                         : 2
#      FDR                         : 30
#      FDRE                        : 21
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              92  out of  18224     0%  
 Number of Slice LUTs:                  226  out of   9112     2%  
    Number used as Logic:               226  out of   9112     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    231
   Number with an unused Flip Flop:     139  out of    231    60%  
   Number with an unused LUT:             5  out of    231     2%  
   Number of fully used LUT-FF pairs:    87  out of    231    37%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    232     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 92    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.229ns (Maximum Frequency: 236.446MHz)
   Minimum input arrival time before clock: 2.268ns
   Maximum output required time after clock: 8.596ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.229ns (frequency: 236.446MHz)
  Total number of paths / destination ports: 1751 / 170
-------------------------------------------------------------------------
Delay:               4.229ns (Levels of Logic = 2)
  Source:            display/h_count_6 (FF)
  Destination:       display/v_count_9 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: display/h_count_6 to display/v_count_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              20   0.447   1.340  display/h_count_6 (display/h_count_6)
     LUT5:I1->O           11   0.203   0.883  display/GND_2_o_GND_2_o_equal_15_o<9>_SW0 (N17)
     LUT6:I5->O            9   0.205   0.829  display/_n0087_inv1 (display/_n0087_inv)
     FDRE:CE                   0.322          display/v_count_1
    ----------------------------------------
    Total                      4.229ns (1.177ns logic, 3.052ns route)
                                       (27.8% logic, 72.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              2.268ns (Levels of Logic = 1)
  Source:            btnRst (PAD)
  Destination:       arst_ff_0 (FF)
  Destination Clock: clk rising

  Data Path: btnRst to arst_ff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  btnRst_IBUF (btnRst_IBUF)
     FDP:PRE                   0.430          arst_ff_0
    ----------------------------------------
    Total                      2.268ns (1.652ns logic, 0.616ns route)
                                       (72.8% logic, 27.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 509 / 4
-------------------------------------------------------------------------
Offset:              8.596ns (Levels of Logic = 9)
  Source:            display/v_count_7 (FF)
  Destination:       vgaRed<2> (PAD)
  Source Clock:      clk rising

  Data Path: display/v_count_7 to vgaRed<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            15   0.447   1.326  display/v_count_7 (display/v_count_7)
     LUT6:I1->O            5   0.203   0.943  display/Mmux_n003711 (y<0>)
     LUT4:I1->O            1   0.205   0.000  Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_lut<0> (Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<0> (Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<1> (Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<2> (Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<2>)
     MUXCY:CI->O           1   0.213   0.684  Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<3> (Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<3>)
     LUT6:I4->O            1   0.203   0.808  Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<4> (Mcompar_GND_1_o_bird_y2[11]_LessThan_19_o_cy<4>)
     LUT4:I1->O            1   0.205   0.579  bird_x1[11]_GND_1_o_AND_9_o1 (vgaRed_2_OBUF)
     OBUF:I->O                 2.571          vgaRed_2_OBUF (vgaRed<2>)
    ----------------------------------------
    Total                      8.596ns (4.257ns logic, 4.339ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.229|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.57 secs
 
--> 

Total memory usage is 258876 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  115 (   0 filtered)
Number of infos    :   10 (   0 filtered)

