

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_34_2'
================================================================
* Date:           Mon May  5 13:02:24 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_2  |       32|       32|         1|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [spiking_binam_hls.cpp:34]   --->   Operation 7 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 8" [spiking_binam_hls.cpp:34]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_44_3.exitStub" [spiking_binam_hls.cpp:34]   --->   Operation 11 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [spiking_binam_hls.cpp:34]   --->   Operation 12 'specloopname' 'specloopname_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_2, i32 3, i32 7" [spiking_binam_hls.cpp:36]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %lshr_ln" [spiking_binam_hls.cpp:36]   --->   Operation 14 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 15 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr" [spiking_binam_hls.cpp:36]   --->   Operation 16 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 17 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr" [spiking_binam_hls.cpp:37]   --->   Operation 18 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 19 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr" [spiking_binam_hls.cpp:36]   --->   Operation 20 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 21 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr" [spiking_binam_hls.cpp:37]   --->   Operation 22 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 23 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr" [spiking_binam_hls.cpp:36]   --->   Operation 24 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 25 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr" [spiking_binam_hls.cpp:37]   --->   Operation 26 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 27 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr" [spiking_binam_hls.cpp:36]   --->   Operation 28 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 29 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr" [spiking_binam_hls.cpp:37]   --->   Operation 30 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 31 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr" [spiking_binam_hls.cpp:36]   --->   Operation 32 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 33 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr" [spiking_binam_hls.cpp:37]   --->   Operation 34 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 35 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr" [spiking_binam_hls.cpp:36]   --->   Operation 36 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 37 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr" [spiking_binam_hls.cpp:37]   --->   Operation 38 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 39 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr" [spiking_binam_hls.cpp:36]   --->   Operation 40 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 41 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr" [spiking_binam_hls.cpp:37]   --->   Operation 42 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 43 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr" [spiking_binam_hls.cpp:36]   --->   Operation 44 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 45 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr" [spiking_binam_hls.cpp:37]   --->   Operation 46 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %i_2, i9 8" [spiking_binam_hls.cpp:34]   --->   Operation 47 'add' 'add_ln34' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %add_ln34, i9 %i" [spiking_binam_hls.cpp:34]   --->   Operation 48 'store' 'store_ln34' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc" [spiking_binam_hls.cpp:34]   --->   Operation 49 'br' 'br_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.2ns
The critical path consists of the following:
	'alloca' operation ('i') [17]  (0 ns)
	'load' operation ('i', spiking_binam_hls.cpp:34) on local variable 'i' [21]  (0 ns)
	'add' operation ('add_ln34', spiking_binam_hls.cpp:34) [62]  (0.776 ns)
	'store' operation ('store_ln34', spiking_binam_hls.cpp:34) of variable 'add_ln34', spiking_binam_hls.cpp:34 on local variable 'i' [63]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
