//
// Written by Synplify Pro 
// Product Version "N-2018.03M-SP1-1"
// Program "Synplify Pro", Mapper "mapact, Build 2461R"
// Tue Apr 21 06:29:18 2020
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std.vhd "
// file 1 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\snps_haps_pkg.vhd "
// file 2 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std1164.vhd "
// file 3 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\std_textio.vhd "
// file 4 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\numeric.vhd "
// file 5 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\umr_capim.vhd "
// file 6 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\arith.vhd "
// file 7 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd2008\unsigned.vhd "
// file 8 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\hyperents.vhd "
// file 9 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavearbiter.vhd "
// file 10 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_defaultslavesm.vhd "
// file 11 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_addrdec.vhd "
// file 12 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_pkg.vhd "
// file 13 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\coreahblite_c0\coreahblite_c0_0\rtl\vhdl\core\components.vhd "
// file 14 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\dpsram_c0\dpsram_c0_0\dpsram_c0_dpsram_c0_0_dpsram.vhd "
// file 15 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\generic\smartfusion2.vhd "
// file 16 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_package.vhd "
// file 17 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\hard_mult_addsub_c0\hard_mult_addsub_c0_0\hard_mult_addsub_c0_hard_mult_addsub_c0_0_hard_mult_addsub.vhd "
// file 18 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\twiddle_table.vhd "
// file 19 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\vhd\math_real.vhd "
// file 20 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\hard_mult_addsub_c1\hard_mult_addsub_c1_0\hard_mult_addsub_c1_hard_mult_addsub_c1_0_hard_mult_addsub.vhd "
// file 21 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\ahb_package.vhd "
// file 22 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb\ccc_0\fft_accel_system_sb_ccc_0_fccc.vhd "
// file 23 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\sgcore\osc\2.0.101\osc_comps.vhd "
// file 24 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb_mss\fft_accel_system_sb_mss_syn.vhd "
// file 25 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp_pcie_hotreset.vhd "
// file 26 "\c:\users\phoenix136\dropbox\fpga\my_stuff\standalone files\led_inverter_dimmer.vhd "
// file 27 "\e:\github_repos\sf2_mkr_kit_io_constraints\mss_to_io_interpreter.vhd "
// file 28 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_slavestage.vhd "
// file 29 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_masterstage.vhd "
// file 30 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreahblite\5.4.102\rtl\vhdl\core\coreahblite_matrix4x16.vhd "
// file 31 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\coreahblite_c0\coreahblite_c0_0\rtl\vhdl\core\coreahblite.vhd "
// file 32 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\coreahblite_c0\coreahblite_c0.vhd "
// file 33 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\dpsram_c0\dpsram_c0.vhd "
// file 34 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_sample_loader.vhd "
// file 35 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_sample_outputer.vhd "
// file 36 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\hard_mult_addsub_c0\hard_mult_addsub_c0.vhd "
// file 37 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_butterfly_hw_mathdsp.vhd "
// file 38 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_transformer.vhd "
// file 39 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft.vhd "
// file 40 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\hard_mult_addsub_c1\hard_mult_addsub_c1.vhd "
// file 41 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\alpha_max_plus_beta_min.vhd "
// file 42 "\e:\github_repos\sf2_eth_fft\fft_accelerator\hdl\fft_ahb_wrapper.vhd "
// file 43 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb\fabosc_0\fft_accel_system_sb_fabosc_0_osc.vhd "
// file 44 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb_mss\fft_accel_system_sb_mss.vhd "
// file 45 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd "
// file 46 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system_sb\fft_accel_system_sb.vhd "
// file 47 "\e:\github_repos\sf2_eth_fft\fft_accelerator\component\work\fft_accel_system\fft_accel_system.vhd "
// file 48 "\c:\microsemi\libero_soc_v12.1\synplifypro\lib\nlconst.dat "
// file 49 "\e:\github_repos\sf2_eth_fft\fft_accelerator\designer\fft_accel_system\synthesis.fdc "

`timescale 100 ps/100 ps
module COREAHBLITE_DEFAULTSLAVESM_0 (
  SDATASELInt_0,
  SDATASELInt_5,
  SDATASELInt_4,
  N_41_i,
  HREADY_M_iv_i_i_a2_0,
  hready_m_xhdl339,
  N_12_i,
  un1_hready_m_xhdl339_2_i,
  N_67,
  N_66,
  N_70,
  N_68,
  N_10_i,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input SDATASELInt_0 ;
input SDATASELInt_5 ;
input SDATASELInt_4 ;
output N_41_i ;
input HREADY_M_iv_i_i_a2_0 ;
input hready_m_xhdl339 ;
output N_12_i ;
input un1_hready_m_xhdl339_2_i ;
input N_67 ;
input N_66 ;
output N_70 ;
input N_68 ;
output N_10_i ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire SDATASELInt_0 ;
wire SDATASELInt_5 ;
wire SDATASELInt_4 ;
wire N_41_i ;
wire HREADY_M_iv_i_i_a2_0 ;
wire hready_m_xhdl339 ;
wire N_12_i ;
wire un1_hready_m_xhdl339_2_i ;
wire N_67 ;
wire N_66 ;
wire N_70 ;
wire N_68 ;
wire N_10_i ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire defSlaveSMCurrentState_Z ;
wire VCC ;
wire GND ;
wire N_72 ;
// @10:70
  SLE defSlaveSMCurrentState (
	.Q(defSlaveSMCurrentState_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_10_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @10:51
  CFG4 defSlaveSMNextState_i_a2 (
	.A(SDATASELInt_0),
	.B(N_68),
	.C(SDATASELInt_5),
	.D(SDATASELInt_4),
	.Y(N_70)
);
defparam defSlaveSMNextState_i_a2.INIT=16'h0004;
// @10:51
  CFG3 defSlaveSMNextState_i_a3 (
	.A(N_66),
	.B(N_67),
	.C(N_70),
	.Y(N_72)
);
defparam defSlaveSMNextState_i_a3.INIT=8'h80;
// @10:51
  CFG4 defSlaveSMNextState_i (
	.A(defSlaveSMCurrentState_Z),
	.B(N_66),
	.C(N_67),
	.D(N_70),
	.Y(N_10_i)
);
defparam defSlaveSMNextState_i.INIT=16'h1555;
// @44:790
  CFG3 defSlaveSMNextState_i_a3_RNI5HLP (
	.A(un1_hready_m_xhdl339_2_i),
	.B(defSlaveSMCurrentState_Z),
	.C(N_72),
	.Y(N_12_i)
);
defparam defSlaveSMNextState_i_a3_RNI5HLP.INIT=8'h45;
// @44:790
  CFG4 defSlaveSMNextState_i_RNI3D6N1 (
	.A(hready_m_xhdl339),
	.B(un1_hready_m_xhdl339_2_i),
	.C(HREADY_M_iv_i_i_a2_0),
	.D(N_10_i),
	.Y(N_41_i)
);
defparam defSlaveSMNextState_i_RNI3D6N1.INIT=16'h4C5F;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_DEFAULTSLAVESM_0 */

module COREAHBLITE_MASTERSTAGE_6_1_0_1_0 (
  masterDataInProg_0,
  M0GATEDHADDR,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA,
  CoreAHBLite_C0_0_AHBmslave0_HRDATA,
  xhdl1221_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9,
  regHADDR_0,
  N_12_i,
  N_41_i,
  N_99_i,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  M0GATEDHWRITE,
  masterRegAddrSel_1z,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input masterDataInProg_0 ;
output [3:2] M0GATEDHADDR ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA ;
input [15:0] CoreAHBLite_C0_0_AHBmslave0_HRDATA ;
output xhdl1221_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
output regHADDR_0 ;
output N_12_i ;
output N_41_i ;
input N_99_i ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
output M0GATEDHWRITE ;
output masterRegAddrSel_1z ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire masterDataInProg_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
wire xhdl1221_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
wire regHADDR_0 ;
wire N_12_i ;
wire N_41_i ;
wire N_99_i ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire M0GATEDHWRITE ;
wire masterRegAddrSel_1z ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [15:1] SDATASELInt;
wire [15:1] SADDRSEL;
wire [11:2] regHADDR;
wire [1:1] regHTRANS;
wire [0:0] xhdl1222;
wire [11:8] M0GATEDHADDR_Z;
wire [0:0] SADDRSEL_0_a6_1;
wire [1:1] GATEDHTRANS_i_m2;
wire VCC ;
wire N_48 ;
wire GND ;
wire N_37_i ;
wire regHWRITE_Z ;
wire N_39_i ;
wire un1_hready_m_xhdl339_1_i ;
wire hready_m_xhdl339 ;
wire un1_hready_m_xhdl339_2_i ;
wire N_60 ;
wire N_59 ;
wire N_87 ;
wire N_86 ;
wire un1_hready_m_xhdl339_1_0_a3_2_0_Z ;
wire un1_hready_m_xhdl339_1_0_a3_3_0_Z ;
wire N_68 ;
wire N_67 ;
wire N_66 ;
wire d_masterRegAddrSel_i_0_Z ;
wire masterAddrClockEnable_i_0_Z ;
wire un1_hready_m_xhdl339_1_0_0_1_tz_Z ;
wire HREADY_M_iv_i_i_a2_0 ;
wire un1_hready_m_xhdl339_1_0_a3_0_Z ;
wire N_74 ;
wire N_57 ;
wire N_70 ;
wire un1_hready_m_xhdl339_1_0_0_1_Z ;
wire N_207_2 ;
wire N_43_2 ;
wire N_208 ;
wire N_207 ;
wire un1_hready_m_xhdl339_1_0_0_2_Z ;
wire N_10_i ;
wire N_41 ;
wire un1_hready_m_xhdl339_1_0_0_5_Z ;
wire N_46 ;
wire N_142 ;
wire N_141 ;
wire N_140 ;
wire N_139 ;
wire N_138 ;
wire N_137 ;
wire N_136 ;
wire N_135 ;
wire N_134 ;
wire N_133 ;
wire N_132 ;
wire N_131 ;
wire N_130 ;
wire N_129 ;
wire N_128 ;
wire N_127 ;
wire N_126 ;
wire N_125 ;
wire N_124 ;
wire N_123 ;
wire N_122 ;
wire N_121 ;
wire N_120 ;
wire N_119 ;
wire N_118 ;
wire N_2378 ;
wire N_2377 ;
wire N_2376 ;
// @29:315
  SLE \SDATASELInt[3]  (
	.Q(SDATASELInt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[3]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[4]  (
	.Q(SDATASELInt[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[4]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[5]  (
	.Q(SDATASELInt[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[5]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[6]  (
	.Q(SDATASELInt[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[6]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[7]  (
	.Q(SDATASELInt[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[7]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[8]  (
	.Q(SDATASELInt[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[8]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[9]  (
	.Q(SDATASELInt[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[9]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[10]  (
	.Q(SDATASELInt[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[10]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[11]  (
	.Q(SDATASELInt[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[11]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[12]  (
	.Q(SDATASELInt[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[12]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[13]  (
	.Q(SDATASELInt[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[13]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[14]  (
	.Q(SDATASELInt[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[14]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[15]  (
	.Q(SDATASELInt[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[15]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHADDR[2]  (
	.Q(regHADDR[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHADDR[3]  (
	.Q(regHADDR[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHADDR[4]  (
	.Q(regHADDR_0),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHADDR[8]  (
	.Q(regHADDR[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHADDR[9]  (
	.Q(regHADDR[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHADDR[10]  (
	.Q(regHADDR[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHADDR[11]  (
	.Q(regHADDR[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE \regHTRANS[1]  (
	.Q(regHTRANS[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[0]  (
	.Q(xhdl1222[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(xhdl1221_0),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[1]  (
	.Q(SDATASELInt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[1]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:315
  SLE \SDATASELInt[2]  (
	.Q(SDATASELInt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(SADDRSEL[2]),
	.EN(N_48),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:240
  SLE regHWRITE (
	.Q(regHWRITE_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.EN(N_37_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:657
  SLE masterRegAddrSel (
	.Q(masterRegAddrSel_1z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_39_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @29:304
  CFG4 \SADDRSEL_0_a6[0]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[8]),
	.C(M0GATEDHADDR_Z[10]),
	.D(SADDRSEL_0_a6_1[0]),
	.Y(xhdl1221_0)
);
defparam \SADDRSEL_0_a6[0] .INIT=16'h0100;
// @29:304
  CFG2 \SADDRSEL_0_a6_1[0]  (
	.A(M0GATEDHADDR_Z[11]),
	.B(GATEDHTRANS_i_m2[1]),
	.Y(SADDRSEL_0_a6_1[0])
);
defparam \SADDRSEL_0_a6_1[0] .INIT=4'h4;
// @29:376
  CFG2 un1_hready_m_xhdl339_2 (
	.A(un1_hready_m_xhdl339_1_i),
	.B(hready_m_xhdl339),
	.Y(un1_hready_m_xhdl339_2_i)
);
defparam un1_hready_m_xhdl339_2.INIT=4'hD;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNINFFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[4]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[4])
);
defparam hready_m_xhdl339_0_a3_RNINFFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNIOGFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[5]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[5])
);
defparam hready_m_xhdl339_0_a3_RNIOGFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNIPHFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[6]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[6])
);
defparam hready_m_xhdl339_0_a3_RNIPHFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNIQIFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[7]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[7])
);
defparam hready_m_xhdl339_0_a3_RNIQIFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNIRJFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[8]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[8])
);
defparam hready_m_xhdl339_0_a3_RNIRJFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNISKFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[9]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[9])
);
defparam hready_m_xhdl339_0_a3_RNISKFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNI7ATH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[13]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[13])
);
defparam hready_m_xhdl339_0_a3_RNI7ATH.INIT=4'h8;
// @29:569
  CFG2 un1_hready_m_xhdl339_1_0_a2_2 (
	.A(SDATASELInt[8]),
	.B(SDATASELInt[12]),
	.Y(N_60)
);
defparam un1_hready_m_xhdl339_1_0_a2_2.INIT=4'h1;
// @29:569
  CFG2 un1_hready_m_xhdl339_1_0_a2_1 (
	.A(SDATASELInt[9]),
	.B(SDATASELInt[11]),
	.Y(N_59)
);
defparam un1_hready_m_xhdl339_1_0_a2_1.INIT=4'h1;
// @29:304
  CFG2 \SADDRSEL_0_a2_0[9]  (
	.A(M0GATEDHADDR_Z[8]),
	.B(GATEDHTRANS_i_m2[1]),
	.Y(N_87)
);
defparam \SADDRSEL_0_a2_0[9] .INIT=4'h8;
// @29:304
  CFG2 \SADDRSEL_0_a2_1[6]  (
	.A(M0GATEDHADDR_Z[8]),
	.B(GATEDHTRANS_i_m2[1]),
	.Y(N_86)
);
defparam \SADDRSEL_0_a2_1[6] .INIT=4'h4;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNI9CTH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[15]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15])
);
defparam hready_m_xhdl339_0_a3_RNI9CTH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNI8BTH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[14]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[14])
);
defparam hready_m_xhdl339_0_a3_RNI8BTH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNI69TH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[12]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[12])
);
defparam hready_m_xhdl339_0_a3_RNI69TH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNI58TH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[11]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[11])
);
defparam hready_m_xhdl339_0_a3_RNI58TH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNI47TH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[10]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[10])
);
defparam hready_m_xhdl339_0_a3_RNI47TH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNIMEFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[3]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[3])
);
defparam hready_m_xhdl339_0_a3_RNIMEFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNILDFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[2]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[2])
);
defparam hready_m_xhdl339_0_a3_RNILDFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNIKCFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[1]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[1])
);
defparam hready_m_xhdl339_0_a3_RNIKCFH.INIT=4'h8;
// @30:4468
  CFG2 hready_m_xhdl339_0_a3_RNIJBFH (
	.A(hready_m_xhdl339),
	.B(CoreAHBLite_C0_0_AHBmslave0_HRDATA[0]),
	.Y(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[0])
);
defparam hready_m_xhdl339_0_a3_RNIJBFH.INIT=4'h8;
// @29:270
  CFG3 \GATEDHTRANS_i_m2[1]  (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0),
	.C(regHTRANS[1]),
	.Y(GATEDHTRANS_i_m2[1])
);
defparam \GATEDHTRANS_i_m2[1] .INIT=8'hE4;
// @29:270
  CFG3 GATEDHWRITE (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.C(regHWRITE_Z),
	.Y(M0GATEDHWRITE)
);
defparam GATEDHWRITE.INIT=8'hE4;
// @29:270
  CFG3 \PREGATEDHADDR[2]  (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.C(regHADDR[2]),
	.Y(M0GATEDHADDR[2])
);
defparam \PREGATEDHADDR[2] .INIT=8'hE4;
// @29:270
  CFG3 \PREGATEDHADDR[3]  (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1),
	.C(regHADDR[3]),
	.Y(M0GATEDHADDR[3])
);
defparam \PREGATEDHADDR[3] .INIT=8'hE4;
// @29:270
  CFG3 \PREGATEDHADDR[11]  (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9),
	.C(regHADDR[11]),
	.Y(M0GATEDHADDR_Z[11])
);
defparam \PREGATEDHADDR[11] .INIT=8'hE4;
// @29:270
  CFG3 \PREGATEDHADDR[10]  (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8),
	.C(regHADDR[10]),
	.Y(M0GATEDHADDR_Z[10])
);
defparam \PREGATEDHADDR[10] .INIT=8'hE4;
// @29:270
  CFG3 \PREGATEDHADDR[9]  (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7),
	.C(regHADDR[9]),
	.Y(M0GATEDHADDR_Z[9])
);
defparam \PREGATEDHADDR[9] .INIT=8'hE4;
// @29:270
  CFG3 \PREGATEDHADDR[8]  (
	.A(masterRegAddrSel_1z),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6),
	.C(regHADDR[8]),
	.Y(M0GATEDHADDR_Z[8])
);
defparam \PREGATEDHADDR[8] .INIT=8'hE4;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a3_2_0 (
	.A(SDATASELInt[13]),
	.B(SDATASELInt[7]),
	.C(SDATASELInt[3]),
	.D(SDATASELInt[1]),
	.Y(un1_hready_m_xhdl339_1_0_a3_2_0_Z)
);
defparam un1_hready_m_xhdl339_1_0_a3_2_0.INIT=16'h0012;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a3_3_0 (
	.A(SDATASELInt[13]),
	.B(SDATASELInt[7]),
	.C(SDATASELInt[3]),
	.D(SDATASELInt[1]),
	.Y(un1_hready_m_xhdl339_1_0_a3_3_0_Z)
);
defparam un1_hready_m_xhdl339_1_0_a3_3_0.INIT=16'h0104;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a2_9 (
	.A(SDATASELInt[12]),
	.B(SDATASELInt[11]),
	.C(SDATASELInt[9]),
	.D(SDATASELInt[8]),
	.Y(N_68)
);
defparam un1_hready_m_xhdl339_1_0_a2_9.INIT=16'h0001;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a2_8 (
	.A(SDATASELInt[13]),
	.B(SDATASELInt[7]),
	.C(SDATASELInt[3]),
	.D(SDATASELInt[1]),
	.Y(N_67)
);
defparam un1_hready_m_xhdl339_1_0_a2_8.INIT=16'h0001;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a2_7 (
	.A(SDATASELInt[6]),
	.B(SDATASELInt[5]),
	.C(SDATASELInt[4]),
	.D(SDATASELInt[2]),
	.Y(N_66)
);
defparam un1_hready_m_xhdl339_1_0_a2_7.INIT=16'h0001;
// @29:594
  CFG4 d_masterRegAddrSel_i_0 (
	.A(M0GATEDHADDR_Z[8]),
	.B(M0GATEDHADDR_Z[9]),
	.C(M0GATEDHADDR_Z[10]),
	.D(xhdl1221_0),
	.Y(d_masterRegAddrSel_i_0_Z)
);
defparam d_masterRegAddrSel_i_0.INIT=16'hFEFF;
// @29:594
  CFG4 masterAddrClockEnable_i_0 (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[10]),
	.C(masterRegAddrSel_1z),
	.D(M0GATEDHADDR_Z[8]),
	.Y(masterAddrClockEnable_i_0_Z)
);
defparam masterAddrClockEnable_i_0.INIT=16'hFFFE;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_0_1_tz (
	.A(SDATASELInt[6]),
	.B(SDATASELInt[5]),
	.C(SDATASELInt[4]),
	.D(SDATASELInt[2]),
	.Y(un1_hready_m_xhdl339_1_0_0_1_tz_Z)
);
defparam un1_hready_m_xhdl339_1_0_0_1_tz.INIT=16'h0116;
// @29:304
  CFG4 \SADDRSEL_0_a6[5]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[5])
);
defparam \SADDRSEL_0_a6[5] .INIT=16'h1000;
// @29:304
  CFG4 \SADDRSEL_0_a6[4]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_86),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[4])
);
defparam \SADDRSEL_0_a6[4] .INIT=16'h1000;
// @29:304
  CFG4 \SADDRSEL_0_a6[3]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[3])
);
defparam \SADDRSEL_0_a6[3] .INIT=16'h0020;
// @29:304
  CFG4 \SADDRSEL_0_a6[2]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_86),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[2])
);
defparam \SADDRSEL_0_a6[2] .INIT=16'h0020;
// @29:304
  CFG4 \SADDRSEL_0_a6[1]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[1])
);
defparam \SADDRSEL_0_a6[1] .INIT=16'h0010;
// @29:304
  CFG4 \SADDRSEL_0_a6[15]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[15])
);
defparam \SADDRSEL_0_a6[15] .INIT=16'h8000;
// @29:304
  CFG4 \SADDRSEL_0_a6[14]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_86),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[14])
);
defparam \SADDRSEL_0_a6[14] .INIT=16'h8000;
// @29:304
  CFG4 \SADDRSEL_0_a6[13]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[13])
);
defparam \SADDRSEL_0_a6[13] .INIT=16'h4000;
// @29:304
  CFG4 \SADDRSEL_0_a6[12]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_86),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[12])
);
defparam \SADDRSEL_0_a6[12] .INIT=16'h4000;
// @29:304
  CFG4 \SADDRSEL_0_a6[11]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[11])
);
defparam \SADDRSEL_0_a6[11] .INIT=16'h0080;
// @29:304
  CFG4 \SADDRSEL_0_a6[10]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_86),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[10])
);
defparam \SADDRSEL_0_a6[10] .INIT=16'h0080;
// @29:304
  CFG4 \SADDRSEL_0_a6[7]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[7])
);
defparam \SADDRSEL_0_a6[7] .INIT=16'h2000;
// @29:304
  CFG4 \SADDRSEL_0_a6[6]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_86),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[6])
);
defparam \SADDRSEL_0_a6[6] .INIT=16'h2000;
// @29:304
  CFG4 \SADDRSEL_0_a6[8]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_86),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[8])
);
defparam \SADDRSEL_0_a6[8] .INIT=16'h0040;
// @29:304
  CFG4 \SADDRSEL_0_a6[9]  (
	.A(M0GATEDHADDR_Z[9]),
	.B(M0GATEDHADDR_Z[11]),
	.C(N_87),
	.D(M0GATEDHADDR_Z[10]),
	.Y(SADDRSEL[9])
);
defparam \SADDRSEL_0_a6[9] .INIT=16'h0040;
// @29:597
  CFG3 \SDATASELInt_RNII70R[0]  (
	.A(masterDataInProg_0),
	.B(xhdl1222[0]),
	.C(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.Y(HREADY_M_iv_i_i_a2_0)
);
defparam \SDATASELInt_RNII70R[0] .INIT=8'hC4;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a3_0_0 (
	.A(SDATASELInt[10]),
	.B(N_68),
	.C(SDATASELInt[15]),
	.D(SDATASELInt[14]),
	.Y(un1_hready_m_xhdl339_1_0_a3_0_Z)
);
defparam un1_hready_m_xhdl339_1_0_a3_0_0.INIT=16'h0448;
// @29:569
  CFG3 un1_hready_m_xhdl339_1_0_a2_12 (
	.A(xhdl1222[0]),
	.B(N_66),
	.C(N_67),
	.Y(N_74)
);
defparam un1_hready_m_xhdl339_1_0_a2_12.INIT=8'h40;
// @29:594
  CFG3 masterAddrClockEnable_i_o6_1 (
	.A(N_99_i),
	.B(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.C(M0GATEDHADDR_Z[11]),
	.Y(N_57)
);
defparam masterAddrClockEnable_i_o6_1.INIT=8'hF2;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_0_1 (
	.A(un1_hready_m_xhdl339_1_0_0_1_tz_Z),
	.B(xhdl1222[0]),
	.C(N_70),
	.D(N_67),
	.Y(un1_hready_m_xhdl339_1_0_0_1_Z)
);
defparam un1_hready_m_xhdl339_1_0_0_1.INIT=16'h2000;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a3_0_2 (
	.A(SDATASELInt[10]),
	.B(N_74),
	.C(SDATASELInt[15]),
	.D(SDATASELInt[14]),
	.Y(N_207_2)
);
defparam un1_hready_m_xhdl339_1_0_a3_0_2.INIT=16'h0004;
// @29:569
  CFG3 un1_hready_m_xhdl339_1_0_a3_2_2 (
	.A(xhdl1222[0]),
	.B(N_66),
	.C(N_70),
	.Y(N_43_2)
);
defparam un1_hready_m_xhdl339_1_0_a3_2_2.INIT=8'h40;
// @29:377
  CFG4 hready_m_xhdl339_0_a3 (
	.A(xhdl1222[0]),
	.B(N_66),
	.C(N_67),
	.D(N_70),
	.Y(hready_m_xhdl339)
);
defparam hready_m_xhdl339_0_a3.INIT=16'h8000;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a3_1 (
	.A(SDATASELInt[8]),
	.B(SDATASELInt[12]),
	.C(N_207_2),
	.D(N_59),
	.Y(N_208)
);
defparam un1_hready_m_xhdl339_1_0_a3_1.INIT=16'h6000;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_a3_0 (
	.A(SDATASELInt[9]),
	.B(SDATASELInt[11]),
	.C(N_207_2),
	.D(N_60),
	.Y(N_207)
);
defparam un1_hready_m_xhdl339_1_0_a3_0.INIT=16'h6000;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_0_2 (
	.A(N_74),
	.B(un1_hready_m_xhdl339_1_0_a3_0_Z),
	.C(hready_m_xhdl339),
	.D(un1_hready_m_xhdl339_1_0_0_1_Z),
	.Y(un1_hready_m_xhdl339_1_0_0_2_Z)
);
defparam un1_hready_m_xhdl339_1_0_0_2.INIT=16'hFFF8;
// @29:370
  CFG4 PREVDATASLAVEREADY_iv_i_a3 (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(N_10_i),
	.C(hready_m_xhdl339),
	.D(un1_hready_m_xhdl339_2_i),
	.Y(N_48)
);
defparam PREVDATASLAVEREADY_iv_i_a3.INIT=16'h5F13;
// @29:597
  CFG4 masterAddrClockEnable_i_o6_0_RNO (
	.A(hready_m_xhdl339),
	.B(un1_hready_m_xhdl339_2_i),
	.C(HREADY_M_iv_i_i_a2_0),
	.D(N_10_i),
	.Y(N_41)
);
defparam masterAddrClockEnable_i_o6_0_RNO.INIT=16'hB3A0;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_0_5 (
	.A(N_208),
	.B(un1_hready_m_xhdl339_1_0_0_2_Z),
	.C(un1_hready_m_xhdl339_1_0_a3_3_0_Z),
	.D(N_43_2),
	.Y(un1_hready_m_xhdl339_1_0_0_5_Z)
);
defparam un1_hready_m_xhdl339_1_0_0_5.INIT=16'hFEEE;
// @29:594
  CFG2 masterAddrClockEnable_i_o6_0 (
	.A(N_41),
	.B(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0),
	.Y(N_46)
);
defparam masterAddrClockEnable_i_o6_0.INIT=4'hB;
// @29:569
  CFG4 un1_hready_m_xhdl339_1_0_0 (
	.A(N_207),
	.B(un1_hready_m_xhdl339_1_0_0_5_Z),
	.C(un1_hready_m_xhdl339_1_0_a3_2_0_Z),
	.D(N_43_2),
	.Y(un1_hready_m_xhdl339_1_i)
);
defparam un1_hready_m_xhdl339_1_0_0.INIT=16'hFEEE;
// @29:240
  CFG4 masterAddrClockEnable_i_0_RNIFV2H1 (
	.A(masterAddrClockEnable_i_0_Z),
	.B(xhdl1221_0),
	.C(N_46),
	.D(N_57),
	.Y(N_37_i)
);
defparam masterAddrClockEnable_i_0_RNIFV2H1.INIT=16'h0004;
// @29:657
  CFG4 masterRegAddrSel_RNO (
	.A(d_masterRegAddrSel_i_0_Z),
	.B(N_57),
	.C(masterRegAddrSel_1z),
	.D(N_46),
	.Y(N_39_i)
);
defparam masterRegAddrSel_RNO.INIT=16'h1011;
// @29:671
  COREAHBLITE_DEFAULTSLAVESM_0 default_slave_sm (
	.SDATASELInt_0(SDATASELInt[10]),
	.SDATASELInt_5(SDATASELInt[15]),
	.SDATASELInt_4(SDATASELInt[14]),
	.N_41_i(N_41_i),
	.HREADY_M_iv_i_i_a2_0(HREADY_M_iv_i_i_a2_0),
	.hready_m_xhdl339(hready_m_xhdl339),
	.N_12_i(N_12_i),
	.un1_hready_m_xhdl339_2_i(un1_hready_m_xhdl339_2_i),
	.N_67(N_67),
	.N_66(N_66),
	.N_70(N_70),
	.N_68(N_68),
	.N_10_i(N_10_i),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MASTERSTAGE_6_1_0_1_0 */

module COREAHBLITE_SLAVEARBITER_0 (
  xhdl1221_0,
  masterAddrInProg,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  N_99_i,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input xhdl1221_0 ;
output [3:1] masterAddrInProg ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
output N_99_i ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire xhdl1221_0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire N_99_i ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [15:1] arbRegSMCurrentState;
wire [13:5] arbRegSMCurrentState_ns;
wire [2:2] arbRegSMCurrentState_RNIL50L;
wire VCC ;
wire N_104_i ;
wire GND ;
wire N_106_i ;
wire N_82_i ;
wire N_84_i ;
wire N_92_i ;
wire N_94_i ;
wire N_98_i ;
wire N_100_i ;
wire N_85 ;
wire N_97 ;
wire N_77 ;
wire N_215 ;
wire N_214 ;
wire N_23 ;
wire N_22 ;
wire N_21 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13 ;
wire N_12 ;
wire N_11 ;
wire N_10 ;
wire N_9 ;
wire N_8 ;
// @9:398
  SLE \arbRegSMCurrentState[1]  (
	.Q(arbRegSMCurrentState[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_104_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[0]  (
	.Q(masterAddrInProg[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_106_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[15]  (
	.Q(arbRegSMCurrentState[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_82_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[14]  (
	.Q(arbRegSMCurrentState[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_84_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[10]  (
	.Q(arbRegSMCurrentState[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(arbRegSMCurrentState_ns[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[9]  (
	.Q(arbRegSMCurrentState[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_92_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[8]  (
	.Q(masterAddrInProg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_94_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[6]  (
	.Q(arbRegSMCurrentState[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(arbRegSMCurrentState_ns[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[5]  (
	.Q(arbRegSMCurrentState[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_98_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[4]  (
	.Q(masterAddrInProg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_100_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @9:398
  SLE \arbRegSMCurrentState[2]  (
	.Q(arbRegSMCurrentState[2]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(arbRegSMCurrentState_ns[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:255
  CFG3 \arbRegSMCurrentState_RNIL50L[2]  (
	.A(arbRegSMCurrentState[10]),
	.B(arbRegSMCurrentState[6]),
	.C(arbRegSMCurrentState[2]),
	.Y(arbRegSMCurrentState_RNIL50L[2])
);
defparam \arbRegSMCurrentState_RNIL50L[2] .INIT=8'h01;
// @28:255
  CFG4 \arbRegSMCurrentState_RNISNRM1[15]  (
	.A(arbRegSMCurrentState[14]),
	.B(arbRegSMCurrentState[15]),
	.C(xhdl1221_0),
	.D(arbRegSMCurrentState_RNIL50L[2]),
	.Y(N_99_i)
);
defparam \arbRegSMCurrentState_RNISNRM1[15] .INIT=16'hECFC;
// @9:398
  CFG4 \arbRegSMCurrentState_ns_i_0_a2_0[0]  (
	.A(arbRegSMCurrentState[14]),
	.B(arbRegSMCurrentState[10]),
	.C(arbRegSMCurrentState[6]),
	.D(arbRegSMCurrentState[2]),
	.Y(N_85)
);
defparam \arbRegSMCurrentState_ns_i_0_a2_0[0] .INIT=16'h0001;
// @9:398
  CFG3 \arbRegSMCurrentState_ns_i_0_a2[1]  (
	.A(arbRegSMCurrentState[10]),
	.B(arbRegSMCurrentState[6]),
	.C(arbRegSMCurrentState[2]),
	.Y(N_97)
);
defparam \arbRegSMCurrentState_ns_i_0_a2[1] .INIT=8'h01;
// @9:398
  CFG3 \arbRegSMCurrentState_ns[5]  (
	.A(arbRegSMCurrentState[9]),
	.B(arbRegSMCurrentState[10]),
	.C(xhdl1221_0),
	.Y(arbRegSMCurrentState_ns[5])
);
defparam \arbRegSMCurrentState_ns[5] .INIT=8'hAE;
// @9:398
  CFG3 \arbRegSMCurrentState_ns[9]  (
	.A(arbRegSMCurrentState[5]),
	.B(arbRegSMCurrentState[6]),
	.C(xhdl1221_0),
	.Y(arbRegSMCurrentState_ns[9])
);
defparam \arbRegSMCurrentState_ns[9] .INIT=8'hAE;
// @9:398
  CFG3 \arbRegSMCurrentState_ns[13]  (
	.A(arbRegSMCurrentState[1]),
	.B(arbRegSMCurrentState[2]),
	.C(xhdl1221_0),
	.Y(arbRegSMCurrentState_ns[13])
);
defparam \arbRegSMCurrentState_ns[13] .INIT=8'hAE;
// @9:398
  CFG4 \arbRegSMCurrentState_ns_i_0_a6[1]  (
	.A(arbRegSMCurrentState[15]),
	.B(arbRegSMCurrentState[14]),
	.C(N_97),
	.D(xhdl1221_0),
	.Y(N_77)
);
defparam \arbRegSMCurrentState_ns_i_0_a6[1] .INIT=16'h1011;
// @9:398
  CFG2 \arbRegSMCurrentState_RNO[4]  (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(masterAddrInProg[2]),
	.Y(N_100_i)
);
defparam \arbRegSMCurrentState_RNO[4] .INIT=4'h8;
// @9:398
  CFG2 \arbRegSMCurrentState_RNO[5]  (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(masterAddrInProg[2]),
	.Y(N_98_i)
);
defparam \arbRegSMCurrentState_RNO[5] .INIT=4'h4;
// @9:398
  CFG2 \arbRegSMCurrentState_RNO[8]  (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(masterAddrInProg[1]),
	.Y(N_94_i)
);
defparam \arbRegSMCurrentState_RNO[8] .INIT=4'h8;
// @9:398
  CFG2 \arbRegSMCurrentState_RNO[9]  (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(masterAddrInProg[1]),
	.Y(N_92_i)
);
defparam \arbRegSMCurrentState_RNO[9] .INIT=4'h4;
// @9:398
  CFG2 \arbRegSMCurrentState_RNO[0]  (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(masterAddrInProg[3]),
	.Y(N_106_i)
);
defparam \arbRegSMCurrentState_RNO[0] .INIT=4'h8;
// @9:398
  CFG2 \arbRegSMCurrentState_RNO[1]  (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(masterAddrInProg[3]),
	.Y(N_104_i)
);
defparam \arbRegSMCurrentState_RNO[1] .INIT=4'h4;
// @9:398
  CFG4 \arbRegSMCurrentState_RNO[14]  (
	.A(arbRegSMCurrentState[14]),
	.B(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.C(xhdl1221_0),
	.D(N_77),
	.Y(N_84_i)
);
defparam \arbRegSMCurrentState_RNO[14] .INIT=16'h003B;
// @9:398
  CFG4 \arbRegSMCurrentState_RNO[15]  (
	.A(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.B(xhdl1221_0),
	.C(arbRegSMCurrentState[15]),
	.D(N_85),
	.Y(N_82_i)
);
defparam \arbRegSMCurrentState_RNO[15] .INIT=16'hA0A8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVEARBITER_0 */

module COREAHBLITE_SLAVESTAGE_1 (
  xhdl1221_0,
  CoreAHBLite_C0_0_AHBmslave0_HWDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA,
  masterAddrInProg,
  masterDataInProg_0,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  CoreAHBLite_C0_0_AHBmslave0_HSELx,
  CoreAHBLite_C0_0_AHBmslave0_HWRITE,
  M0GATEDHWRITE,
  HSEL_1_0_0_a0_1z,
  hsel3_0_1z,
  hwdata10_1z,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i,
  N_99_i,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input xhdl1221_0 ;
output [15:0] CoreAHBLite_C0_0_AHBmslave0_HWDATA ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA ;
output [3:1] masterAddrInProg ;
output masterDataInProg_0 ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
output CoreAHBLite_C0_0_AHBmslave0_HSELx ;
output CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
input M0GATEDHWRITE ;
output HSEL_1_0_0_a0_1z ;
output hsel3_0_1z ;
output hwdata10_1z ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
output N_99_i ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire xhdl1221_0 ;
wire masterDataInProg_0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire CoreAHBLite_C0_0_AHBmslave0_HSELx ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire M0GATEDHWRITE ;
wire HSEL_1_0_0_a0_1z ;
wire hsel3_0_1z ;
wire hwdata10_1z ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire N_99_i ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [3:1] masterDataInProg;
wire VCC ;
wire GND ;
// @28:127
  SLE \masterDataInProg[0]  (
	.Q(masterDataInProg_0),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_99_i),
	.EN(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:127
  SLE \masterDataInProg[1]  (
	.Q(masterDataInProg[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(masterAddrInProg[1]),
	.EN(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:127
  SLE \masterDataInProg[2]  (
	.Q(masterDataInProg[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(masterAddrInProg[2]),
	.EN(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:127
  SLE \masterDataInProg[3]  (
	.Q(masterDataInProg[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(masterAddrInProg[3]),
	.EN(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @28:218
  CFG4 hwdata10 (
	.A(masterDataInProg[3]),
	.B(masterDataInProg[2]),
	.C(masterDataInProg[1]),
	.D(masterDataInProg_0),
	.Y(hwdata10_1z)
);
defparam hwdata10.INIT=16'h0100;
// @28:163
  CFG3 hsel3_0 (
	.A(masterAddrInProg[3]),
	.B(masterAddrInProg[2]),
	.C(masterAddrInProg[1]),
	.Y(hsel3_0_1z)
);
defparam hsel3_0.INIT=8'h01;
// @28:218
  CFG2 hwdata10_RNIJGH2_7 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15])
);
defparam hwdata10_RNIJGH2_7.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_8 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[14]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[14])
);
defparam hwdata10_RNIJGH2_8.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_9 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[13]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[13])
);
defparam hwdata10_RNIJGH2_9.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_10 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[12]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[12])
);
defparam hwdata10_RNIJGH2_10.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_11 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[11]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[11])
);
defparam hwdata10_RNIJGH2_11.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_12 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[10]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[10])
);
defparam hwdata10_RNIJGH2_12.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_1 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[9]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[9])
);
defparam hwdata10_RNIJGH2_1.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_2 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[8]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[8])
);
defparam hwdata10_RNIJGH2_2.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_3 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[7]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[7])
);
defparam hwdata10_RNIJGH2_3.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_4 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[6]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[6])
);
defparam hwdata10_RNIJGH2_4.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_5 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[5]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[5])
);
defparam hwdata10_RNIJGH2_5.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_6 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[4]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[4])
);
defparam hwdata10_RNIJGH2_6.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_13 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[3]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[3])
);
defparam hwdata10_RNIJGH2_13.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[2]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[2])
);
defparam hwdata10_RNIJGH2.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_14 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[0]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[0])
);
defparam hwdata10_RNIJGH2_14.INIT=4'h8;
// @28:218
  CFG2 hwdata10_RNIJGH2_0 (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[1]),
	.B(hwdata10_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWDATA[1])
);
defparam hwdata10_RNIJGH2_0.INIT=4'h8;
// @28:162
  CFG3 HSEL_1_0_0_a0 (
	.A(masterAddrInProg[3]),
	.B(masterAddrInProg[2]),
	.C(masterAddrInProg[1]),
	.Y(HSEL_1_0_0_a0_1z)
);
defparam HSEL_1_0_0_a0.INIT=8'hE9;
// @28:163
  CFG3 hsel3_0_RNIR4722 (
	.A(M0GATEDHWRITE),
	.B(N_99_i),
	.C(hsel3_0_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HWRITE)
);
defparam hsel3_0_RNIR4722.INIT=8'h80;
// @28:162
  CFG3 HSEL_1 (
	.A(N_99_i),
	.B(HSEL_1_0_0_a0_1z),
	.C(hsel3_0_1z),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HSELx)
);
defparam HSEL_1.INIT=8'hB1;
// @28:142
  COREAHBLITE_SLAVEARBITER_0 slave_arbiter (
	.xhdl1221_0(xhdl1221_0),
	.masterAddrInProg(masterAddrInProg[3:1]),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.N_99_i(N_99_i),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_SLAVESTAGE_1 */

module COREAHBLITE_MATRIX4X16 (
  masterAddrInProg,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA,
  CoreAHBLite_C0_0_AHBmslave0_HWDATA,
  regHADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9,
  CoreAHBLite_C0_0_AHBmslave0_HRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0,
  M0GATEDHADDR,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i,
  hwdata10,
  hsel3_0,
  HSEL_1_0_0_a0,
  CoreAHBLite_C0_0_AHBmslave0_HWRITE,
  CoreAHBLite_C0_0_AHBmslave0_HSELx,
  ETH_NRESET_c,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE,
  masterRegAddrSel,
  M0GATEDHWRITE,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  N_99_i,
  N_41_i,
  N_12_i
)
;
output [3:1] masterAddrInProg ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA ;
output [15:0] CoreAHBLite_C0_0_AHBmslave0_HWDATA ;
output regHADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
input [15:0] CoreAHBLite_C0_0_AHBmslave0_HRDATA ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
output [3:2] M0GATEDHADDR ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
output hwdata10 ;
output hsel3_0 ;
output HSEL_1_0_0_a0 ;
output CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
output CoreAHBLite_C0_0_AHBmslave0_HSELx ;
input ETH_NRESET_c ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
output masterRegAddrSel ;
output M0GATEDHWRITE ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
output N_99_i ;
output N_41_i ;
output N_12_i ;
wire regHADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire hwdata10 ;
wire hsel3_0 ;
wire HSEL_1_0_0_a0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire CoreAHBLite_C0_0_AHBmslave0_HSELx ;
wire ETH_NRESET_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
wire masterRegAddrSel ;
wire M0GATEDHWRITE ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire N_99_i ;
wire N_41_i ;
wire N_12_i ;
wire [0:0] masterDataInProg;
wire [0:0] xhdl1221;
wire GND ;
wire VCC ;
// @30:4468
  COREAHBLITE_MASTERSTAGE_6_1_0_1_0 masterstage_0 (
	.masterDataInProg_0(masterDataInProg[0]),
	.M0GATEDHADDR(M0GATEDHADDR[3:2]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15:0]),
	.CoreAHBLite_C0_0_AHBmslave0_HRDATA(CoreAHBLite_C0_0_AHBmslave0_HRDATA[15:0]),
	.xhdl1221_0(xhdl1221[0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9),
	.regHADDR_0(regHADDR_0),
	.N_12_i(N_12_i),
	.N_41_i(N_41_i),
	.N_99_i(N_99_i),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.M0GATEDHWRITE(M0GATEDHWRITE),
	.masterRegAddrSel_1z(masterRegAddrSel),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @30:4769
  COREAHBLITE_SLAVESTAGE_1 slavestage_0 (
	.xhdl1221_0(xhdl1221[0]),
	.CoreAHBLite_C0_0_AHBmslave0_HWDATA(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15:0]),
	.masterAddrInProg(masterAddrInProg[3:1]),
	.masterDataInProg_0(masterDataInProg[0]),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.CoreAHBLite_C0_0_AHBmslave0_HSELx(CoreAHBLite_C0_0_AHBmslave0_HSELx),
	.CoreAHBLite_C0_0_AHBmslave0_HWRITE(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.M0GATEDHWRITE(M0GATEDHWRITE),
	.HSEL_1_0_0_a0_1z(HSEL_1_0_0_a0),
	.hsel3_0_1z(hsel3_0),
	.hwdata10_1z(hwdata10),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.N_99_i(N_99_i),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* COREAHBLITE_MATRIX4X16 */

module CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite (
  M0GATEDHADDR,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA,
  CoreAHBLite_C0_0_AHBmslave0_HRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9,
  regHADDR_0,
  CoreAHBLite_C0_0_AHBmslave0_HWDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA,
  masterAddrInProg,
  N_12_i,
  N_41_i,
  N_99_i,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  M0GATEDHWRITE,
  masterRegAddrSel,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c,
  CoreAHBLite_C0_0_AHBmslave0_HSELx,
  CoreAHBLite_C0_0_AHBmslave0_HWRITE,
  HSEL_1_0_0_a0,
  hsel3_0,
  hwdata10,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i
)
;
output [3:2] M0GATEDHADDR ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA ;
input [15:0] CoreAHBLite_C0_0_AHBmslave0_HRDATA ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
output regHADDR_0 ;
output [15:0] CoreAHBLite_C0_0_AHBmslave0_HWDATA ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA ;
output [3:1] masterAddrInProg ;
output N_12_i ;
output N_41_i ;
output N_99_i ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
output M0GATEDHWRITE ;
output masterRegAddrSel ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
output CoreAHBLite_C0_0_AHBmslave0_HSELx ;
output CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
output HSEL_1_0_0_a0 ;
output hsel3_0 ;
output hwdata10 ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
wire regHADDR_0 ;
wire N_12_i ;
wire N_41_i ;
wire N_99_i ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire M0GATEDHWRITE ;
wire masterRegAddrSel ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire CoreAHBLite_C0_0_AHBmslave0_HSELx ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire HSEL_1_0_0_a0 ;
wire hsel3_0 ;
wire hwdata10 ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire GND ;
wire VCC ;
// @31:1147
  COREAHBLITE_MATRIX4X16 matrix4x16 (
	.masterAddrInProg(masterAddrInProg[3:1]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15:0]),
	.CoreAHBLite_C0_0_AHBmslave0_HWDATA(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15:0]),
	.regHADDR_0(regHADDR_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9),
	.CoreAHBLite_C0_0_AHBmslave0_HRDATA(CoreAHBLite_C0_0_AHBmslave0_HRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0),
	.M0GATEDHADDR(M0GATEDHADDR[3:2]),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.hwdata10(hwdata10),
	.hsel3_0(hsel3_0),
	.HSEL_1_0_0_a0(HSEL_1_0_0_a0),
	.CoreAHBLite_C0_0_AHBmslave0_HWRITE(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.CoreAHBLite_C0_0_AHBmslave0_HSELx(CoreAHBLite_C0_0_AHBmslave0_HSELx),
	.ETH_NRESET_c(ETH_NRESET_c),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.masterRegAddrSel(masterRegAddrSel),
	.M0GATEDHWRITE(M0GATEDHWRITE),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.N_99_i(N_99_i),
	.N_41_i(N_41_i),
	.N_12_i(N_12_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite */

module CoreAHBLite_C0 (
  masterAddrInProg,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA,
  CoreAHBLite_C0_0_AHBmslave0_HWDATA,
  regHADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9,
  CoreAHBLite_C0_0_AHBmslave0_HRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0,
  M0GATEDHADDR,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i,
  hwdata10,
  hsel3_0,
  HSEL_1_0_0_a0,
  CoreAHBLite_C0_0_AHBmslave0_HWRITE,
  CoreAHBLite_C0_0_AHBmslave0_HSELx,
  ETH_NRESET_c,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE,
  masterRegAddrSel,
  M0GATEDHWRITE,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  N_99_i,
  N_41_i,
  N_12_i
)
;
output [3:1] masterAddrInProg ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA ;
output [15:0] CoreAHBLite_C0_0_AHBmslave0_HWDATA ;
output regHADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
input [15:0] CoreAHBLite_C0_0_AHBmslave0_HRDATA ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
output [3:2] M0GATEDHADDR ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
output hwdata10 ;
output hsel3_0 ;
output HSEL_1_0_0_a0 ;
output CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
output CoreAHBLite_C0_0_AHBmslave0_HSELx ;
input ETH_NRESET_c ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
output masterRegAddrSel ;
output M0GATEDHWRITE ;
input CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
output N_99_i ;
output N_41_i ;
output N_12_i ;
wire regHADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire hwdata10 ;
wire hsel3_0 ;
wire HSEL_1_0_0_a0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire CoreAHBLite_C0_0_AHBmslave0_HSELx ;
wire ETH_NRESET_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
wire masterRegAddrSel ;
wire M0GATEDHWRITE ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire N_99_i ;
wire N_41_i ;
wire N_12_i ;
wire GND ;
wire VCC ;
// @32:621
  CoreAHBLite_C0_CoreAHBLite_C0_0_CoreAHBLite CoreAHBLite_C0_0 (
	.M0GATEDHADDR(M0GATEDHADDR[3:2]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15:0]),
	.CoreAHBLite_C0_0_AHBmslave0_HRDATA(CoreAHBLite_C0_0_AHBmslave0_HRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9),
	.regHADDR_0(regHADDR_0),
	.CoreAHBLite_C0_0_AHBmslave0_HWDATA(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15:0]),
	.masterAddrInProg(masterAddrInProg[3:1]),
	.N_12_i(N_12_i),
	.N_41_i(N_41_i),
	.N_99_i(N_99_i),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.M0GATEDHWRITE(M0GATEDHWRITE),
	.masterRegAddrSel(masterRegAddrSel),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c),
	.CoreAHBLite_C0_0_AHBmslave0_HSELx(CoreAHBLite_C0_0_AHBmslave0_HSELx),
	.CoreAHBLite_C0_0_AHBmslave0_HWRITE(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.HSEL_1_0_0_a0(HSEL_1_0_0_a0),
	.hsel3_0(hsel3_0),
	.hwdata10(hwdata10),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreAHBLite_C0 */

module FFT_Accel_system_sb_CCC_0_FCCC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC,
  FIC_0_LOCK,
  GMII_GTX_CLK_c,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
input FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
output FIC_0_LOCK ;
output GMII_GTX_CLK_c ;
output FFT_Accel_system_sb_0_FIC_0_CLK ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire GMII_GTX_CLK_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire [7:0] PRDATA;
wire GL0_net ;
wire GL1_net ;
wire Y0 ;
wire Y1 ;
wire Y2 ;
wire Y3 ;
wire BUSY ;
wire VCC ;
wire GND ;
wire GL2 ;
wire GL3 ;
// @22:107
  CLKINT GL0_INST (
	.Y(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A(GL0_net)
);
// @22:98
  CLKINT GL1_INST (
	.Y(GMII_GTX_CLK_c),
	.A(GL1_net)
);
//@46:429
//@46:429
// @22:110
  CCC CCC_INST (
	.Y0(Y0),
	.Y1(Y1),
	.Y2(Y2),
	.Y3(Y3),
	.PRDATA(PRDATA[7:0]),
	.LOCK(FIC_0_LOCK),
	.BUSY(BUSY),
	.CLK0(VCC),
	.CLK1(VCC),
	.CLK2(VCC),
	.CLK3(VCC),
	.NGMUX0_SEL(GND),
	.NGMUX1_SEL(GND),
	.NGMUX2_SEL(GND),
	.NGMUX3_SEL(GND),
	.NGMUX0_HOLD_N(VCC),
	.NGMUX1_HOLD_N(VCC),
	.NGMUX2_HOLD_N(VCC),
	.NGMUX3_HOLD_N(VCC),
	.NGMUX0_ARST_N(VCC),
	.NGMUX1_ARST_N(VCC),
	.NGMUX2_ARST_N(VCC),
	.NGMUX3_ARST_N(VCC),
	.PLL_BYPASS_N(VCC),
	.PLL_ARST_N(VCC),
	.PLL_POWERDOWN_N(VCC),
	.GPD0_ARST_N(VCC),
	.GPD1_ARST_N(VCC),
	.GPD2_ARST_N(VCC),
	.GPD3_ARST_N(VCC),
	.PRESET_N(GND),
	.PCLK(VCC),
	.PSEL(VCC),
	.PENABLE(VCC),
	.PWRITE(VCC),
	.PADDR({VCC, VCC, VCC, VCC, VCC, VCC}),
	.PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.CLK0_PAD(GND),
	.CLK1_PAD(GND),
	.CLK2_PAD(GND),
	.CLK3_PAD(GND),
	.GL0(GL0_net),
	.GL1(GL1_net),
	.GL2(GL2),
	.GL3(GL3),
	.RCOSC_25_50MHZ(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.RCOSC_1MHZ(GND),
	.XTLOSC(GND)
);
defparam CCC_INST.INIT=210'h0000007FB8000044174000F18C6309C231839DEC0404101401301;
defparam CCC_INST.VCOFREQUENCY=500.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb_CCC_0_FCCC */

module CoreResetP (
  POWER_ON_RESET_N,
  FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N,
  FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input POWER_ON_RESET_N ;
input FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
input FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
output ETH_NRESET_c ;
wire POWER_ON_RESET_N ;
wire FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire MSS_HPMS_READY_int_Z ;
wire mss_ready_select_Z ;
wire VCC ;
wire POWER_ON_RESET_N_clk_base_Z ;
wire un6_fic_2_apb_m_preset_n_clk_base_Z ;
wire GND ;
wire mss_ready_state_Z ;
wire RESET_N_M2F_clk_base_Z ;
wire RESET_N_M2F_q1_Z ;
wire FIC_2_APB_M_PRESET_N_clk_base_Z ;
wire FIC_2_APB_M_PRESET_N_q1_Z ;
wire MSS_HPMS_READY_int_3_Z ;
wire POWER_ON_RESET_N_q1_Z ;
wire N_419 ;
wire N_418 ;
wire N_417 ;
wire N_416 ;
wire N_415 ;
wire N_414 ;
wire N_413 ;
wire N_412 ;
wire N_411 ;
wire N_410 ;
wire N_409 ;
wire N_408 ;
wire N_407 ;
wire N_406 ;
wire N_405 ;
wire N_404 ;
wire N_403 ;
wire N_402 ;
wire N_401 ;
wire N_400 ;
wire N_399 ;
wire N_398 ;
wire N_397 ;
wire N_396 ;
wire N_395 ;
wire N_394 ;
wire N_393 ;
wire N_392 ;
wire N_391 ;
wire N_390 ;
wire N_389 ;
wire N_388 ;
wire N_387 ;
wire N_386 ;
wire N_385 ;
wire N_384 ;
wire N_383 ;
wire N_382 ;
wire N_381 ;
wire N_380 ;
wire N_379 ;
wire N_378 ;
wire N_377 ;
wire N_376 ;
wire N_375 ;
wire N_374 ;
wire N_373 ;
wire N_372 ;
wire N_371 ;
wire N_370 ;
wire N_369 ;
wire N_368 ;
wire N_367 ;
wire N_366 ;
wire N_365 ;
wire N_364 ;
wire N_363 ;
wire N_362 ;
wire N_361 ;
wire N_360 ;
wire N_359 ;
wire N_358 ;
wire N_357 ;
wire N_356 ;
wire N_355 ;
wire N_354 ;
wire N_353 ;
wire N_352 ;
wire N_351 ;
wire N_350 ;
wire N_349 ;
wire N_348 ;
wire N_347 ;
wire N_346 ;
wire N_345 ;
wire N_344 ;
wire N_343 ;
wire N_342 ;
wire N_341 ;
wire N_340 ;
wire N_339 ;
wire N_338 ;
wire N_337 ;
wire N_336 ;
wire N_335 ;
wire N_334 ;
wire N_333 ;
wire N_332 ;
wire N_331 ;
wire N_330 ;
wire N_329 ;
wire N_328 ;
  CLKINT MSS_HPMS_READY_int_RNIDMB8 (
	.Y(ETH_NRESET_c),
	.A(MSS_HPMS_READY_int_Z)
);
// @45:593
  SLE mss_ready_select (
	.Q(mss_ready_select_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(un6_fic_2_apb_m_preset_n_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:593
  SLE mss_ready_state (
	.Q(mss_ready_state_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(RESET_N_M2F_clk_base_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:565
  SLE RESET_N_M2F_clk_base (
	.Q(RESET_N_M2F_clk_base_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(RESET_N_M2F_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:577
  SLE FIC_2_APB_M_PRESET_N_clk_base (
	.Q(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FIC_2_APB_M_PRESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:608
  SLE MSS_HPMS_READY_int (
	.Q(MSS_HPMS_READY_int_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N_clk_base_Z),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(MSS_HPMS_READY_int_3_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:553
  SLE POWER_ON_RESET_N_q1 (
	.Q(POWER_ON_RESET_N_q1_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:565
  SLE RESET_N_M2F_q1 (
	.Q(RESET_N_M2F_q1_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:577
  SLE FIC_2_APB_M_PRESET_N_q1 (
	.Q(FIC_2_APB_M_PRESET_N_q1_Z),
	.ADn(VCC),
	.ALn(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:553
  SLE POWER_ON_RESET_N_clk_base (
	.Q(POWER_ON_RESET_N_clk_base_Z),
	.ADn(VCC),
	.ALn(POWER_ON_RESET_N),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(POWER_ON_RESET_N_q1_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @45:600
  CFG2 un6_fic_2_apb_m_preset_n_clk_base (
	.A(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.B(mss_ready_state_Z),
	.Y(un6_fic_2_apb_m_preset_n_clk_base_Z)
);
defparam un6_fic_2_apb_m_preset_n_clk_base.INIT=4'h8;
// @45:611
  CFG3 MSS_HPMS_READY_int_3 (
	.A(mss_ready_select_Z),
	.B(RESET_N_M2F_clk_base_Z),
	.C(FIC_2_APB_M_PRESET_N_clk_base_Z),
	.Y(MSS_HPMS_READY_int_3_Z)
);
defparam MSS_HPMS_READY_int_3.INIT=8'hE0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* CoreResetP */

module FFT_Accel_system_sb_FABOSC_0_OSC (
  FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC
)
;
output FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire GND ;
wire VCC ;
// @43:53
  RCOSC_25_50MHZ I_RCOSC_25_50MHZ (
	.CLKOUT(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
defparam I_RCOSC_25_50MHZ.FREQUENCY=50.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb_FABOSC_0_OSC */

module FFT_Accel_system_sb_MSS (
  GMII_RXD_c,
  Board_Buttons_c,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA,
  GMII_TXD_c,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  GMII_TX_CLK_c,
  GMII_RX_ER_c,
  GMII_RX_DV_c,
  GMII_RX_CLK_c,
  USB_UART_TXD_c,
  GMII_MDIO_in,
  GMII_GTX_CLK_c,
  FIC_0_LOCK,
  N_12_i,
  N_41_i,
  FFT_AHB_Wrapper_0_INT,
  GMII_CRS_c,
  GMII_COL_c,
  GMII_TX_ER_c,
  GMII_TX_EN_c,
  USB_UART_RXD_c,
  FFT_Accel_system_sb_0_MAC_GMII_MDO,
  FFT_Accel_system_sb_0_MAC_GMII_MDO_EN,
  GMII_MDC_c,
  FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE,
  FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N,
  MDINT_c
)
;
input [7:0] GMII_RXD_c ;
input [1:0] Board_Buttons_c ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA ;
output [7:0] GMII_TXD_c ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input GMII_TX_CLK_c ;
input GMII_RX_ER_c ;
input GMII_RX_DV_c ;
input GMII_RX_CLK_c ;
input USB_UART_TXD_c ;
input GMII_MDIO_in ;
input GMII_GTX_CLK_c ;
input FIC_0_LOCK ;
input N_12_i ;
input N_41_i ;
input FFT_AHB_Wrapper_0_INT ;
input GMII_CRS_c ;
input GMII_COL_c ;
output GMII_TX_ER_c ;
output GMII_TX_EN_c ;
output USB_UART_RXD_c ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
output GMII_MDC_c ;
output FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
output FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
input MDINT_c ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire GMII_TX_CLK_c ;
wire GMII_RX_ER_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_CLK_c ;
wire USB_UART_TXD_c ;
wire GMII_MDIO_in ;
wire GMII_GTX_CLK_c ;
wire FIC_0_LOCK ;
wire N_12_i ;
wire N_41_i ;
wire FFT_AHB_Wrapper_0_INT ;
wire GMII_CRS_c ;
wire GMII_COL_c ;
wire GMII_TX_ER_c ;
wire GMII_TX_EN_c ;
wire USB_UART_RXD_c ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
wire GMII_MDC_c ;
wire FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
wire FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire MDINT_c ;
wire [7:0] EDAC_ERROR;
wire [31:0] F_FM0_RDATA;
wire [31:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR;
wire [1:0] FIC_0_AHB_M_HSIZE;
wire [31:16] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_Z;
wire [1:0] FAB_OPMODE;
wire [3:0] FAB_VCONTROL;
wire [1:0] FAB_XCVRSEL;
wire [7:0] FAB_XDATAOUT;
wire [1:0] FIC32_0_MASTER;
wire [1:0] FIC32_1_MASTER;
wire [15:0] H2F_INTERRUPT;
wire [15:2] FIC_2_APB_M_PADDR;
wire [31:0] FIC_2_APB_M_PWDATA;
wire [9:0] TCGF;
wire [3:0] TRACEDATA;
wire [3:0] TXD_RIF;
wire [3:0] F_BID;
wire [1:0] F_BRESP_HRESP0;
wire [63:0] F_RDATA_HRDATA01;
wire [3:0] F_RID;
wire [1:0] F_RRESP_HRESP1;
wire [15:0] MDDR_FABRIC_PRDATA;
wire [15:0] DRAM_ADDR;
wire [2:0] DRAM_BA;
wire [2:0] DRAM_DM_RDQS_OUT;
wire [17:0] DRAM_DQ_OUT;
wire [2:0] DRAM_DQS_OUT;
wire [1:0] DRAM_FIFO_WE_OUT;
wire [2:0] DM_OE;
wire [17:0] DRAM_DQ_OE;
wire [2:0] DRAM_DQS_OE;
wire MDINT_c_i ;
wire CAN_RXBUS_MGPIO3A_H2F_A ;
wire GPIO_3_M2F ;
wire CAN_TX_EBL_MGPIO4A_H2F_A ;
wire GPIO_4_M2F ;
wire CAN_TXBUS_MGPIO2A_H2F_A ;
wire GPIO_2_M2F ;
wire FIC_2_APB_M_PCLK ;
wire COMMS_INT ;
wire F_FM0_READYOUT ;
wire F_FM0_RESP ;
wire F_HM0_ENABLE ;
wire F_HM0_SEL ;
wire FAB_CHRGVBUS ;
wire FAB_DISCHRGVBUS ;
wire FAB_DMPULLDOWN ;
wire FAB_DPPULLDOWN ;
wire FAB_DRVVBUS ;
wire FAB_IDPULLUP ;
wire FAB_SUSPENDM ;
wire FAB_TERMSEL ;
wire FAB_TXVALID ;
wire FAB_VCONTROLLOADM ;
wire FACC_GLMUX_SEL ;
wire GTX_CLK ;
wire H2F_NMI ;
wire H2FCALIB ;
wire I2C0_SCL_MGPIO31B_H2F_A ;
wire I2C0_SCL_MGPIO31B_H2F_B ;
wire I2C0_SDA_MGPIO30B_H2F_A ;
wire I2C0_SDA_MGPIO30B_H2F_B ;
wire I2C1_SCL_MGPIO1A_H2F_A ;
wire GPIO_1_M2F ;
wire I2C1_SDA_MGPIO0A_H2F_A ;
wire GPIO_0_M2F ;
wire MMUART0_CTS_MGPIO19B_H2F_A ;
wire MMUART0_CTS_MGPIO19B_H2F_B ;
wire MMUART0_DCD_MGPIO22B_H2F_A ;
wire MMUART0_DCD_MGPIO22B_H2F_B ;
wire MMUART0_DSR_MGPIO20B_H2F_A ;
wire MMUART0_DSR_MGPIO20B_H2F_B ;
wire MMUART0_DTR_MGPIO18B_H2F_A ;
wire MMUART0_DTR_MGPIO18B_H2F_B ;
wire MMUART0_RI_MGPIO21B_H2F_A ;
wire MMUART0_RI_MGPIO21B_H2F_B ;
wire MMUART0_RTS_MGPIO17B_H2F_A ;
wire MMUART0_RTS_MGPIO17B_H2F_B ;
wire MMUART0_RXD_MGPIO28B_H2F_A ;
wire MMUART0_RXD_MGPIO28B_H2F_B ;
wire MMUART0_SCK_MGPIO29B_H2F_A ;
wire MMUART0_SCK_MGPIO29B_H2F_B ;
wire MMUART0_TXD_MGPIO27B_H2F_B ;
wire MMUART1_DTR_MGPIO12B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_A ;
wire MMUART1_RTS_MGPIO11B_H2F_B ;
wire MMUART1_RXD_MGPIO26B_H2F_A ;
wire MMUART1_RXD_MGPIO26B_H2F_B ;
wire MMUART1_SCK_MGPIO25B_H2F_A ;
wire MMUART1_SCK_MGPIO25B_H2F_B ;
wire MMUART1_TXD_MGPIO24B_H2F_A ;
wire MMUART1_TXD_MGPIO24B_H2F_B ;
wire MPLL_LOCK ;
wire FIC_2_APB_M_PENABLE ;
wire FIC_2_APB_M_PSEL ;
wire FIC_2_APB_M_PWRITE ;
wire RTC_MATCH ;
wire SLEEPDEEP ;
wire SLEEPHOLDACK ;
wire SLEEPING ;
wire SMBALERT_NO0 ;
wire SMBALERT_NO1 ;
wire SMBSUS_NO0 ;
wire SMBSUS_NO1 ;
wire SPI0_CLK_OUT ;
wire SPI0_SDI_MGPIO5A_H2F_A ;
wire GPIO_5_M2F ;
wire SPI0_SDO_MGPIO6A_H2F_A ;
wire GPIO_6_M2F ;
wire SPI0_SS0_MGPIO7A_H2F_A ;
wire GPIO_7_M2F ;
wire SPI0_SS1_MGPIO8A_H2F_A ;
wire SPI0_SS1_MGPIO8A_H2F_B ;
wire SPI0_SS2_MGPIO9A_H2F_A ;
wire SPI0_SS2_MGPIO9A_H2F_B ;
wire SPI0_SS3_MGPIO10A_H2F_A ;
wire SPI0_SS3_MGPIO10A_H2F_B ;
wire SPI0_SS4_MGPIO19A_H2F_A ;
wire SPI0_SS5_MGPIO20A_H2F_A ;
wire SPI0_SS6_MGPIO21A_H2F_A ;
wire SPI0_SS7_MGPIO22A_H2F_A ;
wire SPI1_CLK_OUT ;
wire SPI1_SDI_MGPIO11A_H2F_A ;
wire SPI1_SDI_MGPIO11A_H2F_B ;
wire SPI1_SDO_MGPIO12A_H2F_A ;
wire SPI1_SDO_MGPIO12A_H2F_B ;
wire SPI1_SS0_MGPIO13A_H2F_A ;
wire SPI1_SS0_MGPIO13A_H2F_B ;
wire SPI1_SS1_MGPIO14A_H2F_A ;
wire SPI1_SS1_MGPIO14A_H2F_B ;
wire SPI1_SS2_MGPIO15A_H2F_A ;
wire SPI1_SS2_MGPIO15A_H2F_B ;
wire SPI1_SS3_MGPIO16A_H2F_A ;
wire SPI1_SS3_MGPIO16A_H2F_B ;
wire SPI1_SS4_MGPIO17A_H2F_A ;
wire SPI1_SS5_MGPIO18A_H2F_A ;
wire SPI1_SS6_MGPIO23A_H2F_A ;
wire SPI1_SS7_MGPIO24A_H2F_A ;
wire TRACECLK ;
wire TX_CLK ;
wire TXCTL_EN_RIF ;
wire TXEV ;
wire WDOGTIMEOUT ;
wire F_ARREADY_HREADYOUT1 ;
wire F_AWREADY_HREADYOUT0 ;
wire F_BVALID ;
wire F_RLAST ;
wire F_RVALID ;
wire F_WREADY ;
wire MDDR_FABRIC_PREADY ;
wire MDDR_FABRIC_PSLVERR ;
wire VCC ;
wire GND ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT ;
wire DRAM_CASN ;
wire DRAM_CKE ;
wire DRAM_CLK ;
wire DRAM_CSN ;
wire DRAM_ODT ;
wire DRAM_RASN ;
wire DRAM_RSTN ;
wire DRAM_WEN ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OUT ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OUT ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OUT ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OUT ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT ;
wire MMUART0_DCD_MGPIO22B_OUT ;
wire MMUART0_DSR_MGPIO20B_OUT ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT ;
wire MMUART0_RI_MGPIO21B_OUT ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OUT ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OUT ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OUT ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT ;
wire RGMII_MDC_RMII_MDC_OUT ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT ;
wire RGMII_RX_CLK_OUT ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT ;
wire RGMII_RXD3_USBB_DATA4_OUT ;
wire RGMII_TX_CLK_OUT ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OUT ;
wire RGMII_TXD2_USBB_DATA5_OUT ;
wire RGMII_TXD3_USBB_DATA6_OUT ;
wire SPI0_SCK_USBA_XCLK_OUT ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OUT ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OUT ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OUT ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OUT ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OUT ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OUT ;
wire SPI1_SCK_OUT ;
wire SPI1_SDI_MGPIO11A_OUT ;
wire SPI1_SDO_MGPIO12A_OUT ;
wire SPI1_SS0_MGPIO13A_OUT ;
wire SPI1_SS1_MGPIO14A_OUT ;
wire SPI1_SS2_MGPIO15A_OUT ;
wire SPI1_SS3_MGPIO16A_OUT ;
wire SPI1_SS4_MGPIO17A_OUT ;
wire SPI1_SS5_MGPIO18A_OUT ;
wire SPI1_SS6_MGPIO23A_OUT ;
wire SPI1_SS7_MGPIO24A_OUT ;
wire USBC_XCLK_OUT ;
wire CAN_RXBUS_USBA_DATA1_MGPIO3A_OE ;
wire CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE ;
wire CAN_TXBUS_USBA_DATA0_MGPIO2A_OE ;
wire I2C0_SCL_USBC_DATA1_MGPIO31B_OE ;
wire I2C0_SDA_USBC_DATA0_MGPIO30B_OE ;
wire I2C1_SCL_USBA_DATA4_MGPIO1A_OE ;
wire I2C1_SDA_USBA_DATA3_MGPIO0A_OE ;
wire MMUART0_CTS_USBC_DATA7_MGPIO19B_OE ;
wire MMUART0_DCD_MGPIO22B_OE ;
wire MMUART0_DSR_MGPIO20B_OE ;
wire MMUART0_DTR_USBC_DATA6_MGPIO18B_OE ;
wire MMUART0_RI_MGPIO21B_OE ;
wire MMUART0_RTS_USBC_DATA5_MGPIO17B_OE ;
wire MMUART0_RXD_USBC_STP_MGPIO28B_OE ;
wire MMUART0_SCK_USBC_NXT_MGPIO29B_OE ;
wire MMUART0_TXD_USBC_DIR_MGPIO27B_OE ;
wire MMUART1_RXD_USBC_DATA3_MGPIO26B_OE ;
wire MMUART1_SCK_USBC_DATA4_MGPIO25B_OE ;
wire MMUART1_TXD_USBC_DATA2_MGPIO24B_OE ;
wire RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE ;
wire RGMII_MDC_RMII_MDC_OE ;
wire RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE ;
wire RGMII_RX_CLK_OE ;
wire RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE ;
wire RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE ;
wire RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE ;
wire RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE ;
wire RGMII_RXD3_USBB_DATA4_OE ;
wire RGMII_TX_CLK_OE ;
wire RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE ;
wire RGMII_TXD0_RMII_TXD0_USBB_DIR_OE ;
wire RGMII_TXD1_RMII_TXD1_USBB_STP_OE ;
wire RGMII_TXD2_USBB_DATA5_OE ;
wire RGMII_TXD3_USBB_DATA6_OE ;
wire SPI0_SCK_USBA_XCLK_OE ;
wire SPI0_SDI_USBA_DIR_MGPIO5A_OE ;
wire SPI0_SDO_USBA_STP_MGPIO6A_OE ;
wire SPI0_SS0_USBA_NXT_MGPIO7A_OE ;
wire SPI0_SS1_USBA_DATA5_MGPIO8A_OE ;
wire SPI0_SS2_USBA_DATA6_MGPIO9A_OE ;
wire SPI0_SS3_USBA_DATA7_MGPIO10A_OE ;
wire SPI1_SCK_OE ;
wire SPI1_SDI_MGPIO11A_OE ;
wire SPI1_SDO_MGPIO12A_OE ;
wire SPI1_SS0_MGPIO13A_OE ;
wire SPI1_SS1_MGPIO14A_OE ;
wire SPI1_SS2_MGPIO15A_OE ;
wire SPI1_SS3_MGPIO16A_OE ;
wire SPI1_SS4_MGPIO17A_OE ;
wire SPI1_SS5_MGPIO18A_OE ;
wire SPI1_SS6_MGPIO23A_OE ;
wire SPI1_SS7_MGPIO24A_OE ;
wire USBC_XCLK_OE ;
  CFG1 MSS_ADLIB_INST_RNO (
	.A(MDINT_c),
	.Y(MDINT_c_i)
);
defparam MSS_ADLIB_INST_RNO.INIT=2'h1;
// @44:790
  MSS_010 MSS_ADLIB_INST (
	.CAN_RXBUS_MGPIO3A_H2F_A(CAN_RXBUS_MGPIO3A_H2F_A),
	.CAN_RXBUS_MGPIO3A_H2F_B(GPIO_3_M2F),
	.CAN_TX_EBL_MGPIO4A_H2F_A(CAN_TX_EBL_MGPIO4A_H2F_A),
	.CAN_TX_EBL_MGPIO4A_H2F_B(GPIO_4_M2F),
	.CAN_TXBUS_MGPIO2A_H2F_A(CAN_TXBUS_MGPIO2A_H2F_A),
	.CAN_TXBUS_MGPIO2A_H2F_B(GPIO_2_M2F),
	.CLK_CONFIG_APB(FIC_2_APB_M_PCLK),
	.COMMS_INT(COMMS_INT),
	.CONFIG_PRESET_N(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.EDAC_ERROR(EDAC_ERROR[7:0]),
	.F_FM0_RDATA(F_FM0_RDATA[31:0]),
	.F_FM0_READYOUT(F_FM0_READYOUT),
	.F_FM0_RESP(F_FM0_RESP),
	.F_HM0_ADDR({FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[31:12], FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[7:5], FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[1:0]}),
	.F_HM0_ENABLE(F_HM0_ENABLE),
	.F_HM0_SEL(F_HM0_SEL),
	.F_HM0_SIZE(FIC_0_AHB_M_HSIZE[1:0]),
	.F_HM0_TRANS1(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0),
	.F_HM0_WDATA({FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_Z[31:16], FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15:0]}),
	.F_HM0_WRITE(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.FAB_CHRGVBUS(FAB_CHRGVBUS),
	.FAB_DISCHRGVBUS(FAB_DISCHRGVBUS),
	.FAB_DMPULLDOWN(FAB_DMPULLDOWN),
	.FAB_DPPULLDOWN(FAB_DPPULLDOWN),
	.FAB_DRVVBUS(FAB_DRVVBUS),
	.FAB_IDPULLUP(FAB_IDPULLUP),
	.FAB_OPMODE(FAB_OPMODE[1:0]),
	.FAB_SUSPENDM(FAB_SUSPENDM),
	.FAB_TERMSEL(FAB_TERMSEL),
	.FAB_TXVALID(FAB_TXVALID),
	.FAB_VCONTROL(FAB_VCONTROL[3:0]),
	.FAB_VCONTROLLOADM(FAB_VCONTROLLOADM),
	.FAB_XCVRSEL(FAB_XCVRSEL[1:0]),
	.FAB_XDATAOUT(FAB_XDATAOUT[7:0]),
	.FACC_GLMUX_SEL(FACC_GLMUX_SEL),
	.FIC32_0_MASTER(FIC32_0_MASTER[1:0]),
	.FIC32_1_MASTER(FIC32_1_MASTER[1:0]),
	.FPGA_RESET_N(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.GTX_CLK(GTX_CLK),
	.H2F_INTERRUPT(H2F_INTERRUPT[15:0]),
	.H2F_NMI(H2F_NMI),
	.H2FCALIB(H2FCALIB),
	.I2C0_SCL_MGPIO31B_H2F_A(I2C0_SCL_MGPIO31B_H2F_A),
	.I2C0_SCL_MGPIO31B_H2F_B(I2C0_SCL_MGPIO31B_H2F_B),
	.I2C0_SDA_MGPIO30B_H2F_A(I2C0_SDA_MGPIO30B_H2F_A),
	.I2C0_SDA_MGPIO30B_H2F_B(I2C0_SDA_MGPIO30B_H2F_B),
	.I2C1_SCL_MGPIO1A_H2F_A(I2C1_SCL_MGPIO1A_H2F_A),
	.I2C1_SCL_MGPIO1A_H2F_B(GPIO_1_M2F),
	.I2C1_SDA_MGPIO0A_H2F_A(I2C1_SDA_MGPIO0A_H2F_A),
	.I2C1_SDA_MGPIO0A_H2F_B(GPIO_0_M2F),
	.MDCF(GMII_MDC_c),
	.MDOENF(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN),
	.MDOF(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.MMUART0_CTS_MGPIO19B_H2F_A(MMUART0_CTS_MGPIO19B_H2F_A),
	.MMUART0_CTS_MGPIO19B_H2F_B(MMUART0_CTS_MGPIO19B_H2F_B),
	.MMUART0_DCD_MGPIO22B_H2F_A(MMUART0_DCD_MGPIO22B_H2F_A),
	.MMUART0_DCD_MGPIO22B_H2F_B(MMUART0_DCD_MGPIO22B_H2F_B),
	.MMUART0_DSR_MGPIO20B_H2F_A(MMUART0_DSR_MGPIO20B_H2F_A),
	.MMUART0_DSR_MGPIO20B_H2F_B(MMUART0_DSR_MGPIO20B_H2F_B),
	.MMUART0_DTR_MGPIO18B_H2F_A(MMUART0_DTR_MGPIO18B_H2F_A),
	.MMUART0_DTR_MGPIO18B_H2F_B(MMUART0_DTR_MGPIO18B_H2F_B),
	.MMUART0_RI_MGPIO21B_H2F_A(MMUART0_RI_MGPIO21B_H2F_A),
	.MMUART0_RI_MGPIO21B_H2F_B(MMUART0_RI_MGPIO21B_H2F_B),
	.MMUART0_RTS_MGPIO17B_H2F_A(MMUART0_RTS_MGPIO17B_H2F_A),
	.MMUART0_RTS_MGPIO17B_H2F_B(MMUART0_RTS_MGPIO17B_H2F_B),
	.MMUART0_RXD_MGPIO28B_H2F_A(MMUART0_RXD_MGPIO28B_H2F_A),
	.MMUART0_RXD_MGPIO28B_H2F_B(MMUART0_RXD_MGPIO28B_H2F_B),
	.MMUART0_SCK_MGPIO29B_H2F_A(MMUART0_SCK_MGPIO29B_H2F_A),
	.MMUART0_SCK_MGPIO29B_H2F_B(MMUART0_SCK_MGPIO29B_H2F_B),
	.MMUART0_TXD_MGPIO27B_H2F_A(USB_UART_RXD_c),
	.MMUART0_TXD_MGPIO27B_H2F_B(MMUART0_TXD_MGPIO27B_H2F_B),
	.MMUART1_DTR_MGPIO12B_H2F_A(MMUART1_DTR_MGPIO12B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_A(MMUART1_RTS_MGPIO11B_H2F_A),
	.MMUART1_RTS_MGPIO11B_H2F_B(MMUART1_RTS_MGPIO11B_H2F_B),
	.MMUART1_RXD_MGPIO26B_H2F_A(MMUART1_RXD_MGPIO26B_H2F_A),
	.MMUART1_RXD_MGPIO26B_H2F_B(MMUART1_RXD_MGPIO26B_H2F_B),
	.MMUART1_SCK_MGPIO25B_H2F_A(MMUART1_SCK_MGPIO25B_H2F_A),
	.MMUART1_SCK_MGPIO25B_H2F_B(MMUART1_SCK_MGPIO25B_H2F_B),
	.MMUART1_TXD_MGPIO24B_H2F_A(MMUART1_TXD_MGPIO24B_H2F_A),
	.MMUART1_TXD_MGPIO24B_H2F_B(MMUART1_TXD_MGPIO24B_H2F_B),
	.MPLL_LOCK(MPLL_LOCK),
	.PER2_FABRIC_PADDR(FIC_2_APB_M_PADDR[15:2]),
	.PER2_FABRIC_PENABLE(FIC_2_APB_M_PENABLE),
	.PER2_FABRIC_PSEL(FIC_2_APB_M_PSEL),
	.PER2_FABRIC_PWDATA(FIC_2_APB_M_PWDATA[31:0]),
	.PER2_FABRIC_PWRITE(FIC_2_APB_M_PWRITE),
	.RTC_MATCH(RTC_MATCH),
	.SLEEPDEEP(SLEEPDEEP),
	.SLEEPHOLDACK(SLEEPHOLDACK),
	.SLEEPING(SLEEPING),
	.SMBALERT_NO0(SMBALERT_NO0),
	.SMBALERT_NO1(SMBALERT_NO1),
	.SMBSUS_NO0(SMBSUS_NO0),
	.SMBSUS_NO1(SMBSUS_NO1),
	.SPI0_CLK_OUT(SPI0_CLK_OUT),
	.SPI0_SDI_MGPIO5A_H2F_A(SPI0_SDI_MGPIO5A_H2F_A),
	.SPI0_SDI_MGPIO5A_H2F_B(GPIO_5_M2F),
	.SPI0_SDO_MGPIO6A_H2F_A(SPI0_SDO_MGPIO6A_H2F_A),
	.SPI0_SDO_MGPIO6A_H2F_B(GPIO_6_M2F),
	.SPI0_SS0_MGPIO7A_H2F_A(SPI0_SS0_MGPIO7A_H2F_A),
	.SPI0_SS0_MGPIO7A_H2F_B(GPIO_7_M2F),
	.SPI0_SS1_MGPIO8A_H2F_A(SPI0_SS1_MGPIO8A_H2F_A),
	.SPI0_SS1_MGPIO8A_H2F_B(SPI0_SS1_MGPIO8A_H2F_B),
	.SPI0_SS2_MGPIO9A_H2F_A(SPI0_SS2_MGPIO9A_H2F_A),
	.SPI0_SS2_MGPIO9A_H2F_B(SPI0_SS2_MGPIO9A_H2F_B),
	.SPI0_SS3_MGPIO10A_H2F_A(SPI0_SS3_MGPIO10A_H2F_A),
	.SPI0_SS3_MGPIO10A_H2F_B(SPI0_SS3_MGPIO10A_H2F_B),
	.SPI0_SS4_MGPIO19A_H2F_A(SPI0_SS4_MGPIO19A_H2F_A),
	.SPI0_SS5_MGPIO20A_H2F_A(SPI0_SS5_MGPIO20A_H2F_A),
	.SPI0_SS6_MGPIO21A_H2F_A(SPI0_SS6_MGPIO21A_H2F_A),
	.SPI0_SS7_MGPIO22A_H2F_A(SPI0_SS7_MGPIO22A_H2F_A),
	.SPI1_CLK_OUT(SPI1_CLK_OUT),
	.SPI1_SDI_MGPIO11A_H2F_A(SPI1_SDI_MGPIO11A_H2F_A),
	.SPI1_SDI_MGPIO11A_H2F_B(SPI1_SDI_MGPIO11A_H2F_B),
	.SPI1_SDO_MGPIO12A_H2F_A(SPI1_SDO_MGPIO12A_H2F_A),
	.SPI1_SDO_MGPIO12A_H2F_B(SPI1_SDO_MGPIO12A_H2F_B),
	.SPI1_SS0_MGPIO13A_H2F_A(SPI1_SS0_MGPIO13A_H2F_A),
	.SPI1_SS0_MGPIO13A_H2F_B(SPI1_SS0_MGPIO13A_H2F_B),
	.SPI1_SS1_MGPIO14A_H2F_A(SPI1_SS1_MGPIO14A_H2F_A),
	.SPI1_SS1_MGPIO14A_H2F_B(SPI1_SS1_MGPIO14A_H2F_B),
	.SPI1_SS2_MGPIO15A_H2F_A(SPI1_SS2_MGPIO15A_H2F_A),
	.SPI1_SS2_MGPIO15A_H2F_B(SPI1_SS2_MGPIO15A_H2F_B),
	.SPI1_SS3_MGPIO16A_H2F_A(SPI1_SS3_MGPIO16A_H2F_A),
	.SPI1_SS3_MGPIO16A_H2F_B(SPI1_SS3_MGPIO16A_H2F_B),
	.SPI1_SS4_MGPIO17A_H2F_A(SPI1_SS4_MGPIO17A_H2F_A),
	.SPI1_SS5_MGPIO18A_H2F_A(SPI1_SS5_MGPIO18A_H2F_A),
	.SPI1_SS6_MGPIO23A_H2F_A(SPI1_SS6_MGPIO23A_H2F_A),
	.SPI1_SS7_MGPIO24A_H2F_A(SPI1_SS7_MGPIO24A_H2F_A),
	.TCGF(TCGF[9:0]),
	.TRACECLK(TRACECLK),
	.TRACEDATA(TRACEDATA[3:0]),
	.TX_CLK(TX_CLK),
	.TX_ENF(GMII_TX_EN_c),
	.TX_ERRF(GMII_TX_ER_c),
	.TXCTL_EN_RIF(TXCTL_EN_RIF),
	.TXD_RIF(TXD_RIF[3:0]),
	.TXDF(GMII_TXD_c[7:0]),
	.TXEV(TXEV),
	.WDOGTIMEOUT(WDOGTIMEOUT),
	.F_ARREADY_HREADYOUT1(F_ARREADY_HREADYOUT1),
	.F_AWREADY_HREADYOUT0(F_AWREADY_HREADYOUT0),
	.F_BID(F_BID[3:0]),
	.F_BRESP_HRESP0(F_BRESP_HRESP0[1:0]),
	.F_BVALID(F_BVALID),
	.F_RDATA_HRDATA01(F_RDATA_HRDATA01[63:0]),
	.F_RID(F_RID[3:0]),
	.F_RLAST(F_RLAST),
	.F_RRESP_HRESP1(F_RRESP_HRESP1[1:0]),
	.F_RVALID(F_RVALID),
	.F_WREADY(F_WREADY),
	.MDDR_FABRIC_PRDATA(MDDR_FABRIC_PRDATA[15:0]),
	.MDDR_FABRIC_PREADY(MDDR_FABRIC_PREADY),
	.MDDR_FABRIC_PSLVERR(MDDR_FABRIC_PSLVERR),
	.CAN_RXBUS_F2H_SCP(VCC),
	.CAN_TX_EBL_F2H_SCP(VCC),
	.CAN_TXBUS_F2H_SCP(VCC),
	.COLF(GMII_COL_c),
	.CRSF(GMII_CRS_c),
	.F2_DMAREADY({VCC, VCC}),
	.F2H_INTERRUPT({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FFT_AHB_Wrapper_0_INT, MDINT_c_i}),
	.F2HCALIB(VCC),
	.F_DMAREADY({VCC, VCC}),
	.F_FM0_ADDR({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_ENABLE(GND),
	.F_FM0_MASTLOCK(GND),
	.F_FM0_READY(VCC),
	.F_FM0_SEL(GND),
	.F_FM0_SIZE({GND, GND}),
	.F_FM0_TRANS1(GND),
	.F_FM0_WDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_FM0_WRITE(GND),
	.F_HM0_RDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15:0]}),
	.F_HM0_READY(N_41_i),
	.F_HM0_RESP(N_12_i),
	.FAB_AVALID(VCC),
	.FAB_HOSTDISCON(VCC),
	.FAB_IDDIG(VCC),
	.FAB_LINESTATE({VCC, VCC}),
	.FAB_M3_RESET_N(VCC),
	.FAB_PLL_LOCK(FIC_0_LOCK),
	.FAB_RXACTIVE(VCC),
	.FAB_RXERROR(VCC),
	.FAB_RXVALID(VCC),
	.FAB_RXVALIDH(GND),
	.FAB_SESSEND(VCC),
	.FAB_TXREADY(VCC),
	.FAB_VBUSVALID(VCC),
	.FAB_VSTATUS({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.FAB_XDATAIN({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.GTX_CLKPF(GMII_GTX_CLK_c),
	.I2C0_BCLK(VCC),
	.I2C0_SCL_F2H_SCP(VCC),
	.I2C0_SDA_F2H_SCP(VCC),
	.I2C1_BCLK(VCC),
	.I2C1_SCL_F2H_SCP(VCC),
	.I2C1_SDA_F2H_SCP(VCC),
	.MDIF(GMII_MDIO_in),
	.MGPIO0A_F2H_GPIN(VCC),
	.MGPIO10A_F2H_GPIN(GND),
	.MGPIO11A_F2H_GPIN(GND),
	.MGPIO11B_F2H_GPIN(VCC),
	.MGPIO12A_F2H_GPIN(GND),
	.MGPIO13A_F2H_GPIN(GND),
	.MGPIO14A_F2H_GPIN(GND),
	.MGPIO15A_F2H_GPIN(GND),
	.MGPIO16A_F2H_GPIN(VCC),
	.MGPIO17B_F2H_GPIN(VCC),
	.MGPIO18B_F2H_GPIN(VCC),
	.MGPIO19B_F2H_GPIN(VCC),
	.MGPIO1A_F2H_GPIN(VCC),
	.MGPIO20B_F2H_GPIN(VCC),
	.MGPIO21B_F2H_GPIN(VCC),
	.MGPIO22B_F2H_GPIN(VCC),
	.MGPIO24B_F2H_GPIN(VCC),
	.MGPIO25B_F2H_GPIN(VCC),
	.MGPIO26B_F2H_GPIN(VCC),
	.MGPIO27B_F2H_GPIN(VCC),
	.MGPIO28B_F2H_GPIN(VCC),
	.MGPIO29B_F2H_GPIN(VCC),
	.MGPIO2A_F2H_GPIN(VCC),
	.MGPIO30B_F2H_GPIN(VCC),
	.MGPIO31B_F2H_GPIN(VCC),
	.MGPIO3A_F2H_GPIN(VCC),
	.MGPIO4A_F2H_GPIN(VCC),
	.MGPIO5A_F2H_GPIN(VCC),
	.MGPIO6A_F2H_GPIN(VCC),
	.MGPIO7A_F2H_GPIN(VCC),
	.MGPIO8A_F2H_GPIN(Board_Buttons_c[0]),
	.MGPIO9A_F2H_GPIN(Board_Buttons_c[1]),
	.MMUART0_CTS_F2H_SCP(VCC),
	.MMUART0_DCD_F2H_SCP(VCC),
	.MMUART0_DSR_F2H_SCP(VCC),
	.MMUART0_DTR_F2H_SCP(VCC),
	.MMUART0_RI_F2H_SCP(VCC),
	.MMUART0_RTS_F2H_SCP(VCC),
	.MMUART0_RXD_F2H_SCP(USB_UART_TXD_c),
	.MMUART0_SCK_F2H_SCP(VCC),
	.MMUART0_TXD_F2H_SCP(VCC),
	.MMUART1_CTS_F2H_SCP(VCC),
	.MMUART1_DCD_F2H_SCP(VCC),
	.MMUART1_DSR_F2H_SCP(VCC),
	.MMUART1_RI_F2H_SCP(VCC),
	.MMUART1_RTS_F2H_SCP(VCC),
	.MMUART1_RXD_F2H_SCP(VCC),
	.MMUART1_SCK_F2H_SCP(VCC),
	.MMUART1_TXD_F2H_SCP(VCC),
	.PER2_FABRIC_PRDATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.PER2_FABRIC_PREADY(VCC),
	.PER2_FABRIC_PSLVERR(GND),
	.RCGF({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.RX_CLKPF(GMII_RX_CLK_c),
	.RX_DVF(GMII_RX_DV_c),
	.RX_ERRF(GMII_RX_ER_c),
	.RX_EV(VCC),
	.RXDF(GMII_RXD_c[7:0]),
	.SLEEPHOLDREQ(GND),
	.SMBALERT_NI0(VCC),
	.SMBALERT_NI1(VCC),
	.SMBSUS_NI0(VCC),
	.SMBSUS_NI1(VCC),
	.SPI0_CLK_IN(VCC),
	.SPI0_SDI_F2H_SCP(VCC),
	.SPI0_SDO_F2H_SCP(VCC),
	.SPI0_SS0_F2H_SCP(VCC),
	.SPI0_SS1_F2H_SCP(VCC),
	.SPI0_SS2_F2H_SCP(VCC),
	.SPI0_SS3_F2H_SCP(VCC),
	.SPI1_CLK_IN(VCC),
	.SPI1_SDI_F2H_SCP(VCC),
	.SPI1_SDO_F2H_SCP(VCC),
	.SPI1_SS0_F2H_SCP(VCC),
	.SPI1_SS1_F2H_SCP(VCC),
	.SPI1_SS2_F2H_SCP(VCC),
	.SPI1_SS3_F2H_SCP(VCC),
	.TX_CLKPF(GMII_TX_CLK_c),
	.USER_MSS_GPIO_RESET_N(VCC),
	.USER_MSS_RESET_N(VCC),
	.XCLK_FAB(VCC),
	.CLK_BASE(FFT_Accel_system_sb_0_FIC_0_CLK),
	.CLK_MDDR_APB(VCC),
	.F_ARADDR_HADDR1({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_ARBURST_HTRANS1({GND, GND}),
	.F_ARID_HSEL1({GND, GND, GND, GND}),
	.F_ARLEN_HBURST1({GND, GND, GND, GND}),
	.F_ARLOCK_HMASTLOCK1({GND, GND}),
	.F_ARSIZE_HSIZE1({GND, GND}),
	.F_ARVALID_HWRITE1(GND),
	.F_AWADDR_HADDR0({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_AWBURST_HTRANS0({GND, GND}),
	.F_AWID_HSEL0({GND, GND, GND, GND}),
	.F_AWLEN_HBURST0({GND, GND, GND, GND}),
	.F_AWLOCK_HMASTLOCK0({GND, GND}),
	.F_AWSIZE_HSIZE0({GND, GND}),
	.F_AWVALID_HWRITE0(GND),
	.F_BREADY(GND),
	.F_RMW_AXI(GND),
	.F_RREADY(GND),
	.F_WDATA_HWDATA01({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.F_WID_HREADY01({GND, GND, GND, GND}),
	.F_WLAST(GND),
	.F_WSTRB({GND, GND, GND, GND, GND, GND, GND, GND}),
	.F_WVALID(GND),
	.FPGA_MDDR_ARESET_N(VCC),
	.MDDR_FABRIC_PADDR({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PENABLE(VCC),
	.MDDR_FABRIC_PSEL(VCC),
	.MDDR_FABRIC_PWDATA({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.MDDR_FABRIC_PWRITE(VCC),
	.PRESET_N(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_IN(GND),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_IN(GND),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_IN(GND),
	.DM_IN({GND, GND, GND}),
	.DRAM_DQ_IN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DRAM_DQS_IN({GND, GND, GND}),
	.DRAM_FIFO_WE_IN({GND, GND}),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_IN(GND),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_IN(GND),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_IN(GND),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_IN(GND),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_IN(GND),
	.MMUART0_DCD_MGPIO22B_IN(GND),
	.MMUART0_DSR_MGPIO20B_IN(GND),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_IN(GND),
	.MMUART0_RI_MGPIO21B_IN(GND),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_IN(GND),
	.MMUART0_RXD_USBC_STP_MGPIO28B_IN(GND),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_IN(GND),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_IN(GND),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_IN(GND),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_IN(GND),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_IN(GND),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_IN(GND),
	.RGMII_MDC_RMII_MDC_IN(GND),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_IN(GND),
	.RGMII_RX_CLK_IN(GND),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_IN(GND),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_IN(GND),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_IN(GND),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_IN(GND),
	.RGMII_RXD3_USBB_DATA4_IN(GND),
	.RGMII_TX_CLK_IN(GND),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_IN(GND),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_IN(GND),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_IN(GND),
	.RGMII_TXD2_USBB_DATA5_IN(GND),
	.RGMII_TXD3_USBB_DATA6_IN(GND),
	.SPI0_SCK_USBA_XCLK_IN(GND),
	.SPI0_SDI_USBA_DIR_MGPIO5A_IN(GND),
	.SPI0_SDO_USBA_STP_MGPIO6A_IN(GND),
	.SPI0_SS0_USBA_NXT_MGPIO7A_IN(GND),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_IN(GND),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_IN(GND),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_IN(GND),
	.SPI1_SCK_IN(GND),
	.SPI1_SDI_MGPIO11A_IN(GND),
	.SPI1_SDO_MGPIO12A_IN(GND),
	.SPI1_SS0_MGPIO13A_IN(GND),
	.SPI1_SS1_MGPIO14A_IN(GND),
	.SPI1_SS2_MGPIO15A_IN(GND),
	.SPI1_SS3_MGPIO16A_IN(GND),
	.SPI1_SS4_MGPIO17A_IN(GND),
	.SPI1_SS5_MGPIO18A_IN(GND),
	.SPI1_SS6_MGPIO23A_IN(GND),
	.SPI1_SS7_MGPIO24A_IN(GND),
	.USBC_XCLK_IN(GND),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT(CAN_RXBUS_USBA_DATA1_MGPIO3A_OUT),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OUT),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT(CAN_TXBUS_USBA_DATA0_MGPIO2A_OUT),
	.DRAM_ADDR(DRAM_ADDR[15:0]),
	.DRAM_BA(DRAM_BA[2:0]),
	.DRAM_CASN(DRAM_CASN),
	.DRAM_CKE(DRAM_CKE),
	.DRAM_CLK(DRAM_CLK),
	.DRAM_CSN(DRAM_CSN),
	.DRAM_DM_RDQS_OUT(DRAM_DM_RDQS_OUT[2:0]),
	.DRAM_DQ_OUT(DRAM_DQ_OUT[17:0]),
	.DRAM_DQS_OUT(DRAM_DQS_OUT[2:0]),
	.DRAM_FIFO_WE_OUT(DRAM_FIFO_WE_OUT[1:0]),
	.DRAM_ODT(DRAM_ODT),
	.DRAM_RASN(DRAM_RASN),
	.DRAM_RSTN(DRAM_RSTN),
	.DRAM_WEN(DRAM_WEN),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OUT(I2C0_SCL_USBC_DATA1_MGPIO31B_OUT),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OUT(I2C0_SDA_USBC_DATA0_MGPIO30B_OUT),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OUT(I2C1_SCL_USBA_DATA4_MGPIO1A_OUT),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OUT(I2C1_SDA_USBA_DATA3_MGPIO0A_OUT),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT(MMUART0_CTS_USBC_DATA7_MGPIO19B_OUT),
	.MMUART0_DCD_MGPIO22B_OUT(MMUART0_DCD_MGPIO22B_OUT),
	.MMUART0_DSR_MGPIO20B_OUT(MMUART0_DSR_MGPIO20B_OUT),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT(MMUART0_DTR_USBC_DATA6_MGPIO18B_OUT),
	.MMUART0_RI_MGPIO21B_OUT(MMUART0_RI_MGPIO21B_OUT),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT(MMUART0_RTS_USBC_DATA5_MGPIO17B_OUT),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OUT(MMUART0_RXD_USBC_STP_MGPIO28B_OUT),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OUT(MMUART0_SCK_USBC_NXT_MGPIO29B_OUT),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OUT(MMUART0_TXD_USBC_DIR_MGPIO27B_OUT),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT(MMUART1_RXD_USBC_DATA3_MGPIO26B_OUT),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT(MMUART1_SCK_USBC_DATA4_MGPIO25B_OUT),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT(MMUART1_TXD_USBC_DATA2_MGPIO24B_OUT),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OUT),
	.RGMII_MDC_RMII_MDC_OUT(RGMII_MDC_RMII_MDC_OUT),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OUT),
	.RGMII_RX_CLK_OUT(RGMII_RX_CLK_OUT),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OUT),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OUT),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OUT),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OUT),
	.RGMII_RXD3_USBB_DATA4_OUT(RGMII_RXD3_USBB_DATA4_OUT),
	.RGMII_TX_CLK_OUT(RGMII_TX_CLK_OUT),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OUT),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT(RGMII_TXD0_RMII_TXD0_USBB_DIR_OUT),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OUT(RGMII_TXD1_RMII_TXD1_USBB_STP_OUT),
	.RGMII_TXD2_USBB_DATA5_OUT(RGMII_TXD2_USBB_DATA5_OUT),
	.RGMII_TXD3_USBB_DATA6_OUT(RGMII_TXD3_USBB_DATA6_OUT),
	.SPI0_SCK_USBA_XCLK_OUT(SPI0_SCK_USBA_XCLK_OUT),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OUT(SPI0_SDI_USBA_DIR_MGPIO5A_OUT),
	.SPI0_SDO_USBA_STP_MGPIO6A_OUT(SPI0_SDO_USBA_STP_MGPIO6A_OUT),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OUT(SPI0_SS0_USBA_NXT_MGPIO7A_OUT),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OUT(SPI0_SS1_USBA_DATA5_MGPIO8A_OUT),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OUT(SPI0_SS2_USBA_DATA6_MGPIO9A_OUT),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OUT(SPI0_SS3_USBA_DATA7_MGPIO10A_OUT),
	.SPI1_SCK_OUT(SPI1_SCK_OUT),
	.SPI1_SDI_MGPIO11A_OUT(SPI1_SDI_MGPIO11A_OUT),
	.SPI1_SDO_MGPIO12A_OUT(SPI1_SDO_MGPIO12A_OUT),
	.SPI1_SS0_MGPIO13A_OUT(SPI1_SS0_MGPIO13A_OUT),
	.SPI1_SS1_MGPIO14A_OUT(SPI1_SS1_MGPIO14A_OUT),
	.SPI1_SS2_MGPIO15A_OUT(SPI1_SS2_MGPIO15A_OUT),
	.SPI1_SS3_MGPIO16A_OUT(SPI1_SS3_MGPIO16A_OUT),
	.SPI1_SS4_MGPIO17A_OUT(SPI1_SS4_MGPIO17A_OUT),
	.SPI1_SS5_MGPIO18A_OUT(SPI1_SS5_MGPIO18A_OUT),
	.SPI1_SS6_MGPIO23A_OUT(SPI1_SS6_MGPIO23A_OUT),
	.SPI1_SS7_MGPIO24A_OUT(SPI1_SS7_MGPIO24A_OUT),
	.USBC_XCLK_OUT(USBC_XCLK_OUT),
	.CAN_RXBUS_USBA_DATA1_MGPIO3A_OE(CAN_RXBUS_USBA_DATA1_MGPIO3A_OE),
	.CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE(CAN_TX_EBL_USBA_DATA2_MGPIO4A_OE),
	.CAN_TXBUS_USBA_DATA0_MGPIO2A_OE(CAN_TXBUS_USBA_DATA0_MGPIO2A_OE),
	.DM_OE(DM_OE[2:0]),
	.DRAM_DQ_OE(DRAM_DQ_OE[17:0]),
	.DRAM_DQS_OE(DRAM_DQS_OE[2:0]),
	.I2C0_SCL_USBC_DATA1_MGPIO31B_OE(I2C0_SCL_USBC_DATA1_MGPIO31B_OE),
	.I2C0_SDA_USBC_DATA0_MGPIO30B_OE(I2C0_SDA_USBC_DATA0_MGPIO30B_OE),
	.I2C1_SCL_USBA_DATA4_MGPIO1A_OE(I2C1_SCL_USBA_DATA4_MGPIO1A_OE),
	.I2C1_SDA_USBA_DATA3_MGPIO0A_OE(I2C1_SDA_USBA_DATA3_MGPIO0A_OE),
	.MMUART0_CTS_USBC_DATA7_MGPIO19B_OE(MMUART0_CTS_USBC_DATA7_MGPIO19B_OE),
	.MMUART0_DCD_MGPIO22B_OE(MMUART0_DCD_MGPIO22B_OE),
	.MMUART0_DSR_MGPIO20B_OE(MMUART0_DSR_MGPIO20B_OE),
	.MMUART0_DTR_USBC_DATA6_MGPIO18B_OE(MMUART0_DTR_USBC_DATA6_MGPIO18B_OE),
	.MMUART0_RI_MGPIO21B_OE(MMUART0_RI_MGPIO21B_OE),
	.MMUART0_RTS_USBC_DATA5_MGPIO17B_OE(MMUART0_RTS_USBC_DATA5_MGPIO17B_OE),
	.MMUART0_RXD_USBC_STP_MGPIO28B_OE(MMUART0_RXD_USBC_STP_MGPIO28B_OE),
	.MMUART0_SCK_USBC_NXT_MGPIO29B_OE(MMUART0_SCK_USBC_NXT_MGPIO29B_OE),
	.MMUART0_TXD_USBC_DIR_MGPIO27B_OE(MMUART0_TXD_USBC_DIR_MGPIO27B_OE),
	.MMUART1_RXD_USBC_DATA3_MGPIO26B_OE(MMUART1_RXD_USBC_DATA3_MGPIO26B_OE),
	.MMUART1_SCK_USBC_DATA4_MGPIO25B_OE(MMUART1_SCK_USBC_DATA4_MGPIO25B_OE),
	.MMUART1_TXD_USBC_DATA2_MGPIO24B_OE(MMUART1_TXD_USBC_DATA2_MGPIO24B_OE),
	.RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE(RGMII_GTX_CLK_RMII_CLK_USBB_XCLK_OE),
	.RGMII_MDC_RMII_MDC_OE(RGMII_MDC_RMII_MDC_OE),
	.RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE(RGMII_MDIO_RMII_MDIO_USBB_DATA7_OE),
	.RGMII_RX_CLK_OE(RGMII_RX_CLK_OE),
	.RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE(RGMII_RX_CTL_RMII_CRS_DV_USBB_DATA2_OE),
	.RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE(RGMII_RXD0_RMII_RXD0_USBB_DATA0_OE),
	.RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE(RGMII_RXD1_RMII_RXD1_USBB_DATA1_OE),
	.RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE(RGMII_RXD2_RMII_RX_ER_USBB_DATA3_OE),
	.RGMII_RXD3_USBB_DATA4_OE(RGMII_RXD3_USBB_DATA4_OE),
	.RGMII_TX_CLK_OE(RGMII_TX_CLK_OE),
	.RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE(RGMII_TX_CTL_RMII_TX_EN_USBB_NXT_OE),
	.RGMII_TXD0_RMII_TXD0_USBB_DIR_OE(RGMII_TXD0_RMII_TXD0_USBB_DIR_OE),
	.RGMII_TXD1_RMII_TXD1_USBB_STP_OE(RGMII_TXD1_RMII_TXD1_USBB_STP_OE),
	.RGMII_TXD2_USBB_DATA5_OE(RGMII_TXD2_USBB_DATA5_OE),
	.RGMII_TXD3_USBB_DATA6_OE(RGMII_TXD3_USBB_DATA6_OE),
	.SPI0_SCK_USBA_XCLK_OE(SPI0_SCK_USBA_XCLK_OE),
	.SPI0_SDI_USBA_DIR_MGPIO5A_OE(SPI0_SDI_USBA_DIR_MGPIO5A_OE),
	.SPI0_SDO_USBA_STP_MGPIO6A_OE(SPI0_SDO_USBA_STP_MGPIO6A_OE),
	.SPI0_SS0_USBA_NXT_MGPIO7A_OE(SPI0_SS0_USBA_NXT_MGPIO7A_OE),
	.SPI0_SS1_USBA_DATA5_MGPIO8A_OE(SPI0_SS1_USBA_DATA5_MGPIO8A_OE),
	.SPI0_SS2_USBA_DATA6_MGPIO9A_OE(SPI0_SS2_USBA_DATA6_MGPIO9A_OE),
	.SPI0_SS3_USBA_DATA7_MGPIO10A_OE(SPI0_SS3_USBA_DATA7_MGPIO10A_OE),
	.SPI1_SCK_OE(SPI1_SCK_OE),
	.SPI1_SDI_MGPIO11A_OE(SPI1_SDI_MGPIO11A_OE),
	.SPI1_SDO_MGPIO12A_OE(SPI1_SDO_MGPIO12A_OE),
	.SPI1_SS0_MGPIO13A_OE(SPI1_SS0_MGPIO13A_OE),
	.SPI1_SS1_MGPIO14A_OE(SPI1_SS1_MGPIO14A_OE),
	.SPI1_SS2_MGPIO15A_OE(SPI1_SS2_MGPIO15A_OE),
	.SPI1_SS3_MGPIO16A_OE(SPI1_SS3_MGPIO16A_OE),
	.SPI1_SS4_MGPIO17A_OE(SPI1_SS4_MGPIO17A_OE),
	.SPI1_SS5_MGPIO18A_OE(SPI1_SS5_MGPIO18A_OE),
	.SPI1_SS6_MGPIO23A_OE(SPI1_SS6_MGPIO23A_OE),
	.SPI1_SS7_MGPIO24A_OE(SPI1_SS7_MGPIO24A_OE),
	.USBC_XCLK_OE(USBC_XCLK_OE)
);
defparam MSS_ADLIB_INST.INIT=1438'h00000000000000300000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F00000000F000000000000000000000000000000007FFFFFFFB000001007C33C000000006092C0104243FFFFE4000000000000100000000F0F11C000001825FC0010842108421000001FE34001FF8000000400000000020091007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.ACT_UBITS=56'hFFFFFFFFFFFFFF;
defparam MSS_ADLIB_INST.MEMORYFILE="ENVM_init.mem";
defparam MSS_ADLIB_INST.RTC_MAIN_XTL_FREQ=0.0;
defparam MSS_ADLIB_INST.DDR_CLK_FREQ=100.0;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb_MSS */

module FFT_Accel_system_sb (
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA,
  GMII_TXD_c,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA,
  Board_Buttons_c,
  GMII_RXD_c,
  MDINT_c,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE,
  GMII_MDC_c,
  FFT_Accel_system_sb_0_MAC_GMII_MDO_EN,
  FFT_Accel_system_sb_0_MAC_GMII_MDO,
  USB_UART_RXD_c,
  GMII_TX_EN_c,
  GMII_TX_ER_c,
  GMII_COL_c,
  GMII_CRS_c,
  FFT_AHB_Wrapper_0_INT,
  N_41_i,
  N_12_i,
  GMII_MDIO_in,
  USB_UART_TXD_c,
  GMII_RX_CLK_c,
  GMII_RX_DV_c,
  GMII_RX_ER_c,
  GMII_TX_CLK_c,
  ETH_NRESET_c,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  GMII_GTX_CLK_c,
  DEVRST_N
)
;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
output [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA ;
output [7:0] GMII_TXD_c ;
input [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA ;
input [1:0] Board_Buttons_c ;
input [7:0] GMII_RXD_c ;
input MDINT_c ;
output FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
output GMII_MDC_c ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
output FFT_Accel_system_sb_0_MAC_GMII_MDO ;
output USB_UART_RXD_c ;
output GMII_TX_EN_c ;
output GMII_TX_ER_c ;
input GMII_COL_c ;
input GMII_CRS_c ;
input FFT_AHB_Wrapper_0_INT ;
input N_41_i ;
input N_12_i ;
input GMII_MDIO_in ;
input USB_UART_TXD_c ;
input GMII_RX_CLK_c ;
input GMII_RX_DV_c ;
input GMII_RX_ER_c ;
input GMII_TX_CLK_c ;
output ETH_NRESET_c ;
output FFT_Accel_system_sb_0_FIC_0_CLK ;
output GMII_GTX_CLK_c ;
input DEVRST_N ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0 ;
wire MDINT_c ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
wire GMII_MDC_c ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO ;
wire USB_UART_RXD_c ;
wire GMII_TX_EN_c ;
wire GMII_TX_ER_c ;
wire GMII_COL_c ;
wire GMII_CRS_c ;
wire FFT_AHB_Wrapper_0_INT ;
wire N_41_i ;
wire N_12_i ;
wire GMII_MDIO_in ;
wire USB_UART_TXD_c ;
wire GMII_RX_CLK_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_ER_c ;
wire GMII_TX_CLK_c ;
wire ETH_NRESET_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire GMII_GTX_CLK_c ;
wire DEVRST_N ;
wire POWER_ON_RESET_N ;
wire FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC ;
wire FIC_0_LOCK ;
wire FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N ;
wire FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F ;
wire GND ;
wire VCC ;
// @46:610
  SYSRESET SYSRESET_POR (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.DEVRST_N(DEVRST_N)
);
// @46:429
  FFT_Accel_system_sb_CCC_0_FCCC CCC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC),
	.FIC_0_LOCK(FIC_0_LOCK),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
// @46:439
  CoreResetP CORERESETP_0 (
	.POWER_ON_RESET_N(POWER_ON_RESET_N),
	.FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @46:535
  FFT_Accel_system_sb_FABOSC_0_OSC FABOSC_0 (
	.FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC(FABOSC_0_RCOSC_25_50MHZ_CCC_OUT_RCOSC_25_50MHZ_CCC)
);
// @46:548
  FFT_Accel_system_sb_MSS FFT_Accel_system_sb_MSS_0 (
	.GMII_RXD_c(GMII_RXD_c[7:0]),
	.Board_Buttons_c(Board_Buttons_c[1:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15:0]),
	.GMII_TXD_c(GMII_TXD_c[7:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.GMII_TX_CLK_c(GMII_TX_CLK_c),
	.GMII_RX_ER_c(GMII_RX_ER_c),
	.GMII_RX_DV_c(GMII_RX_DV_c),
	.GMII_RX_CLK_c(GMII_RX_CLK_c),
	.USB_UART_TXD_c(USB_UART_TXD_c),
	.GMII_MDIO_in(GMII_MDIO_in),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.FIC_0_LOCK(FIC_0_LOCK),
	.N_12_i(N_12_i),
	.N_41_i(N_41_i),
	.FFT_AHB_Wrapper_0_INT(FFT_AHB_Wrapper_0_INT),
	.GMII_CRS_c(GMII_CRS_c),
	.GMII_COL_c(GMII_COL_c),
	.GMII_TX_ER_c(GMII_TX_ER_c),
	.GMII_TX_EN_c(GMII_TX_EN_c),
	.USB_UART_RXD_c(USB_UART_RXD_c),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO_EN(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN),
	.GMII_MDC_c(GMII_MDC_c),
	.FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F(FFT_Accel_system_sb_MSS_TMP_0_MSS_RESET_N_M2F),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N(FFT_Accel_system_sb_MSS_TMP_0_FIC_2_APB_M_PRESET_N),
	.MDINT_c(MDINT_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system_sb */

module FFT_Sample_Loader (
  M0GATEDHADDR,
  HRDATA_sig_11_6,
  HRDATA_sig_11_2,
  HRDATA_sig_11_0,
  ahb_state,
  HADDR_S_sig,
  regHADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  core_regs_0,
  HADDR_S_sig_3,
  masterAddrInProg,
  i_comp_ram_adr_0,
  i_comp_ram_adr_start,
  i_comp_ram_w_en_0,
  core_regs_2,
  i_comp_ram_dat_w_0,
  core_regs_3,
  d_N_3_mux,
  CoreAHBLite_C0_0_AHBmslave0_HWRITE,
  N_218_i_1z,
  N_220_i_1z,
  N_282,
  N_660,
  N_662,
  N_668,
  N_666,
  N_672,
  un48_hsel_sig,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z,
  un55_hsel_sig,
  un41_hsel_sig,
  un34_hsel_sig,
  masterRegAddrSel,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  abs_val_read,
  smpl_read,
  smpl_data_stable,
  smpl_data_stable_6,
  un17_smpl_data_stable,
  abs_val_stable_6,
  un10_smpl_data_stable,
  abs_val_stable,
  N_20,
  i_comp_ram_ready,
  i_comp_ram_stable,
  N_486,
  HRDATA_sig_11_sn_N_7,
  hsel3_0,
  M0GATEDHWRITE,
  N_488_i_1,
  HSEL_1_0_0_a0,
  HSEL_sig,
  HWRITE_sig,
  un8_hwrite_sig_use,
  N_99_i,
  un21_ahb_state,
  FFT_in_w_ready,
  FFT_in_full,
  i_comp_ram_done,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input [3:2] M0GATEDHADDR ;
output HRDATA_sig_11_6 ;
output HRDATA_sig_11_2 ;
output HRDATA_sig_11_0 ;
input [1:0] ahb_state ;
input [2:0] HADDR_S_sig ;
input regHADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
input [1:0] core_regs_0 ;
output [2:0] HADDR_S_sig_3 ;
input [3:1] masterAddrInProg ;
output [9:0] i_comp_ram_adr_0 ;
output [9:0] i_comp_ram_adr_start ;
output i_comp_ram_w_en_0 ;
input [8:0] core_regs_2 ;
output [17:0] i_comp_ram_dat_w_0 ;
input [8:0] core_regs_3 ;
input d_N_3_mux ;
input CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
output N_218_i_1z ;
output N_220_i_1z ;
input N_282 ;
input N_660 ;
input N_662 ;
input N_668 ;
input N_666 ;
input N_672 ;
output un48_hsel_sig ;
output CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z ;
output un55_hsel_sig ;
output un41_hsel_sig ;
output un34_hsel_sig ;
input masterRegAddrSel ;
output CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
input abs_val_read ;
input smpl_read ;
input smpl_data_stable ;
output smpl_data_stable_6 ;
input un17_smpl_data_stable ;
output abs_val_stable_6 ;
input un10_smpl_data_stable ;
input abs_val_stable ;
output N_20 ;
input i_comp_ram_ready ;
input i_comp_ram_stable ;
output N_486 ;
output HRDATA_sig_11_sn_N_7 ;
input hsel3_0 ;
input M0GATEDHWRITE ;
output N_488_i_1 ;
input HSEL_1_0_0_a0 ;
input HSEL_sig ;
input HWRITE_sig ;
output un8_hwrite_sig_use ;
input N_99_i ;
output un21_ahb_state ;
output FFT_in_w_ready ;
output FFT_in_full ;
output i_comp_ram_done ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire HRDATA_sig_11_6 ;
wire HRDATA_sig_11_2 ;
wire HRDATA_sig_11_0 ;
wire regHADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire i_comp_ram_w_en_0 ;
wire d_N_3_mux ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire N_218_i_1z ;
wire N_220_i_1z ;
wire N_282 ;
wire N_660 ;
wire N_662 ;
wire N_668 ;
wire N_666 ;
wire N_672 ;
wire un48_hsel_sig ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z ;
wire un55_hsel_sig ;
wire un41_hsel_sig ;
wire un34_hsel_sig ;
wire masterRegAddrSel ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire abs_val_read ;
wire smpl_read ;
wire smpl_data_stable ;
wire smpl_data_stable_6 ;
wire un17_smpl_data_stable ;
wire abs_val_stable_6 ;
wire un10_smpl_data_stable ;
wire abs_val_stable ;
wire N_20 ;
wire i_comp_ram_ready ;
wire i_comp_ram_stable ;
wire N_486 ;
wire HRDATA_sig_11_sn_N_7 ;
wire hsel3_0 ;
wire M0GATEDHWRITE ;
wire N_488_i_1 ;
wire HSEL_1_0_0_a0 ;
wire HSEL_sig ;
wire HWRITE_sig ;
wire un8_hwrite_sig_use ;
wire N_99_i ;
wire un21_ahb_state ;
wire FFT_in_w_ready ;
wire FFT_in_full ;
wire i_comp_ram_done ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [1:0] load_state;
wire [0:0] load_state_i;
wire [0:0] load_state_ns;
wire [9:0] ram_adr_start_sig_s;
wire [9:0] mem_adr_s;
wire [8:0] ram_adr_start_sig_cry;
wire [0:0] ram_adr_start_sig_RNISTFM2_Y;
wire [1:1] ram_adr_start_sig_RNIADL84_Y;
wire [2:2] ram_adr_start_sig_RNIPTQQ5_Y;
wire [3:3] ram_adr_start_sig_RNI9F0D7_Y;
wire [4:4] ram_adr_start_sig_RNIQ16V8_Y;
wire [5:5] ram_adr_start_sig_RNICLBHA_Y;
wire [6:6] ram_adr_start_sig_RNIV9H3C_Y;
wire [7:7] ram_adr_start_sig_RNIJVMLD_Y;
wire [9:9] ram_adr_start_sig_RNO_FCO;
wire [9:9] ram_adr_start_sig_RNO_Y;
wire [8:8] ram_adr_start_sig_RNI8MS7F_Y;
wire [0:0] mem_adr_cry_cy_S;
wire [0:0] mem_adr_cry_cy_Y;
wire [8:0] mem_adr_cry;
wire [8:0] mem_adr_cry_Y;
wire [9:9] mem_adr_s_FCO;
wire [9:9] mem_adr_s_Y;
wire VCC ;
wire N_63_i_0_i ;
wire GND ;
wire N_81_i ;
wire N_159_i ;
wire N_132_i_0 ;
wire un1_load_state_3_0_0_0_Z ;
wire input_w_en_last_Z ;
wire N_780_i ;
wire N_63_i_0 ;
wire ram_adr_start_sige ;
wire mem_adre ;
wire ram_adr_start_sig_cry_cy ;
wire un1_load_state_3_0_a2_7_RNIFFA41_S ;
wire un1_load_state_3_0_a2_7_RNIFFA41_Y ;
wire N_623_7 ;
wire N_790_4 ;
wire mem_adr_cry_cy ;
wire p_m2_e_0 ;
wire un8_hwrite_sig_use_0_1 ;
wire un8_hwrite_sig_use_0cf1_1 ;
wire un6_input_w_en_last ;
wire un32_hsel_sig ;
wire abs_val_stable_1_sqmuxa_1_Z ;
wire un1_load_state_3_0_0_0_a2_4_3_Z ;
wire un3_hsel_0 ;
wire un1_load_state_3_0_0_0_a2_0_Z ;
wire p_N_3_mux ;
wire p_N_5_mux_1 ;
wire N_39 ;
wire N_38 ;
wire N_37 ;
wire N_36 ;
  CFG1 ram_done_sig_RNO_0 (
	.A(load_state[0]),
	.Y(load_state_i[0])
);
defparam ram_done_sig_RNO_0.INIT=2'h1;
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[3]  (
	.Q(i_comp_ram_dat_w_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[3]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[4]  (
	.Q(i_comp_ram_dat_w_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[4]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[5]  (
	.Q(i_comp_ram_dat_w_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[5]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[6]  (
	.Q(i_comp_ram_dat_w_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[6]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[7]  (
	.Q(i_comp_ram_dat_w_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[7]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[8]  (
	.Q(i_comp_ram_dat_w_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[8]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[9]  (
	.Q(i_comp_ram_dat_w_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[0]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[10]  (
	.Q(i_comp_ram_dat_w_0[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[1]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[11]  (
	.Q(i_comp_ram_dat_w_0[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[2]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[12]  (
	.Q(i_comp_ram_dat_w_0[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[3]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[13]  (
	.Q(i_comp_ram_dat_w_0[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[4]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[14]  (
	.Q(i_comp_ram_dat_w_0[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[5]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[15]  (
	.Q(i_comp_ram_dat_w_0[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[6]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[16]  (
	.Q(i_comp_ram_dat_w_0[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[7]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[17]  (
	.Q(i_comp_ram_dat_w_0[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_3[8]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[0]  (
	.Q(i_comp_ram_dat_w_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[0]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[1]  (
	.Q(i_comp_ram_dat_w_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[1]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE \p_load_state_manager.ram_dat_w_sig_0[2]  (
	.Q(i_comp_ram_dat_w_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_2[2]),
	.EN(N_63_i_0_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_81_i)
);
// @34:195
  SLE ram_done_sig (
	.Q(i_comp_ram_done),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_159_i),
	.EN(load_state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \load_state[0]  (
	.Q(load_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(load_state_ns[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \load_state[1]  (
	.Q(load_state[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_132_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE data_in_full (
	.Q(FFT_in_full),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(load_state[1]),
	.EN(un1_load_state_3_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:143
  SLE input_w_en_last (
	.Q(input_w_en_last_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE input_w_ready_sig (
	.Q(FFT_in_w_ready),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_780_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_w_en_sig[0]  (
	.Q(i_comp_ram_w_en_0),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_63_i_0),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[0]  (
	.Q(i_comp_ram_adr_start[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[0]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[1]  (
	.Q(i_comp_ram_adr_start[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[1]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[2]  (
	.Q(i_comp_ram_adr_start[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[2]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[3]  (
	.Q(i_comp_ram_adr_start[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[3]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[4]  (
	.Q(i_comp_ram_adr_start[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[4]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[5]  (
	.Q(i_comp_ram_adr_start[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[5]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[6]  (
	.Q(i_comp_ram_adr_start[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[6]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[7]  (
	.Q(i_comp_ram_adr_start[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[7]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[8]  (
	.Q(i_comp_ram_adr_start[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[8]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \ram_adr_start_sig[9]  (
	.Q(i_comp_ram_adr_start[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_adr_start_sig_s[9]),
	.EN(ram_adr_start_sige),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[0]  (
	.Q(i_comp_ram_adr_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[0]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[1]  (
	.Q(i_comp_ram_adr_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[1]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[2]  (
	.Q(i_comp_ram_adr_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[2]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[3]  (
	.Q(i_comp_ram_adr_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[3]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[4]  (
	.Q(i_comp_ram_adr_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[4]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[5]  (
	.Q(i_comp_ram_adr_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[5]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[6]  (
	.Q(i_comp_ram_adr_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[6]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[7]  (
	.Q(i_comp_ram_adr_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[7]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[8]  (
	.Q(i_comp_ram_adr_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[8]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  SLE \mem_adr[9]  (
	.Q(i_comp_ram_adr_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mem_adr_s[9]),
	.EN(mem_adre),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @34:195
  ARI1 un1_load_state_3_0_a2_7_RNIFFA41 (
	.FCO(ram_adr_start_sig_cry_cy),
	.S(un1_load_state_3_0_a2_7_RNIFFA41_S),
	.Y(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.B(load_state[1]),
	.C(N_623_7),
	.D(N_790_4),
	.A(VCC),
	.FCI(VCC)
);
defparam un1_load_state_3_0_a2_7_RNIFFA41.INIT=20'h42A00;
// @34:195
  ARI1 \ram_adr_start_sig_RNISTFM2[0]  (
	.FCO(ram_adr_start_sig_cry[0]),
	.S(ram_adr_start_sig_s[0]),
	.Y(ram_adr_start_sig_RNISTFM2_Y[0]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[0]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry_cy)
);
defparam \ram_adr_start_sig_RNISTFM2[0] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNIADL84[1]  (
	.FCO(ram_adr_start_sig_cry[1]),
	.S(ram_adr_start_sig_s[1]),
	.Y(ram_adr_start_sig_RNIADL84_Y[1]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[1]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[0])
);
defparam \ram_adr_start_sig_RNIADL84[1] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNIPTQQ5[2]  (
	.FCO(ram_adr_start_sig_cry[2]),
	.S(ram_adr_start_sig_s[2]),
	.Y(ram_adr_start_sig_RNIPTQQ5_Y[2]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[2]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[1])
);
defparam \ram_adr_start_sig_RNIPTQQ5[2] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNI9F0D7[3]  (
	.FCO(ram_adr_start_sig_cry[3]),
	.S(ram_adr_start_sig_s[3]),
	.Y(ram_adr_start_sig_RNI9F0D7_Y[3]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[3]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[2])
);
defparam \ram_adr_start_sig_RNI9F0D7[3] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNIQ16V8[4]  (
	.FCO(ram_adr_start_sig_cry[4]),
	.S(ram_adr_start_sig_s[4]),
	.Y(ram_adr_start_sig_RNIQ16V8_Y[4]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[4]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[3])
);
defparam \ram_adr_start_sig_RNIQ16V8[4] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNICLBHA[5]  (
	.FCO(ram_adr_start_sig_cry[5]),
	.S(ram_adr_start_sig_s[5]),
	.Y(ram_adr_start_sig_RNICLBHA_Y[5]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[5]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[4])
);
defparam \ram_adr_start_sig_RNICLBHA[5] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNIV9H3C[6]  (
	.FCO(ram_adr_start_sig_cry[6]),
	.S(ram_adr_start_sig_s[6]),
	.Y(ram_adr_start_sig_RNIV9H3C_Y[6]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[6]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[5])
);
defparam \ram_adr_start_sig_RNIV9H3C[6] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNIJVMLD[7]  (
	.FCO(ram_adr_start_sig_cry[7]),
	.S(ram_adr_start_sig_s[7]),
	.Y(ram_adr_start_sig_RNIJVMLD_Y[7]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[7]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[6])
);
defparam \ram_adr_start_sig_RNIJVMLD[7] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNO[9]  (
	.FCO(ram_adr_start_sig_RNO_FCO[9]),
	.S(ram_adr_start_sig_s[9]),
	.Y(ram_adr_start_sig_RNO_Y[9]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[9]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[8])
);
defparam \ram_adr_start_sig_RNO[9] .INIT=20'h48800;
// @34:195
  ARI1 \ram_adr_start_sig_RNI8MS7F[8]  (
	.FCO(ram_adr_start_sig_cry[8]),
	.S(ram_adr_start_sig_s[8]),
	.Y(ram_adr_start_sig_RNI8MS7F_Y[8]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_start[8]),
	.D(GND),
	.A(VCC),
	.FCI(ram_adr_start_sig_cry[7])
);
defparam \ram_adr_start_sig_RNI8MS7F[8] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry_cy[0]  (
	.FCO(mem_adr_cry_cy),
	.S(mem_adr_cry_cy_S[0]),
	.Y(mem_adr_cry_cy_Y[0]),
	.B(load_state[1]),
	.C(N_623_7),
	.D(N_790_4),
	.A(VCC),
	.FCI(VCC)
);
defparam \mem_adr_cry_cy[0] .INIT=20'h42A00;
// @34:195
  ARI1 \mem_adr_cry[0]  (
	.FCO(mem_adr_cry[0]),
	.S(mem_adr_s[0]),
	.Y(mem_adr_cry_Y[0]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[0]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry_cy)
);
defparam \mem_adr_cry[0] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[1]  (
	.FCO(mem_adr_cry[1]),
	.S(mem_adr_s[1]),
	.Y(mem_adr_cry_Y[1]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[1]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[0])
);
defparam \mem_adr_cry[1] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[2]  (
	.FCO(mem_adr_cry[2]),
	.S(mem_adr_s[2]),
	.Y(mem_adr_cry_Y[2]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[2]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[1])
);
defparam \mem_adr_cry[2] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[3]  (
	.FCO(mem_adr_cry[3]),
	.S(mem_adr_s[3]),
	.Y(mem_adr_cry_Y[3]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[3]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[2])
);
defparam \mem_adr_cry[3] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[4]  (
	.FCO(mem_adr_cry[4]),
	.S(mem_adr_s[4]),
	.Y(mem_adr_cry_Y[4]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[4]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[3])
);
defparam \mem_adr_cry[4] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[5]  (
	.FCO(mem_adr_cry[5]),
	.S(mem_adr_s[5]),
	.Y(mem_adr_cry_Y[5]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[5]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[4])
);
defparam \mem_adr_cry[5] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[6]  (
	.FCO(mem_adr_cry[6]),
	.S(mem_adr_s[6]),
	.Y(mem_adr_cry_Y[6]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[6]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[5])
);
defparam \mem_adr_cry[6] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[7]  (
	.FCO(mem_adr_cry[7]),
	.S(mem_adr_s[7]),
	.Y(mem_adr_cry_Y[7]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[7]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[6])
);
defparam \mem_adr_cry[7] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_s[9]  (
	.FCO(mem_adr_s_FCO[9]),
	.S(mem_adr_s[9]),
	.Y(mem_adr_s_Y[9]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[9]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[8])
);
defparam \mem_adr_s[9] .INIT=20'h48800;
// @34:195
  ARI1 \mem_adr_cry[8]  (
	.FCO(mem_adr_cry[8]),
	.S(mem_adr_s[8]),
	.Y(mem_adr_cry_Y[8]),
	.B(un1_load_state_3_0_a2_7_RNIFFA41_Y),
	.C(i_comp_ram_adr_0[8]),
	.D(GND),
	.A(VCC),
	.FCI(mem_adr_cry[7])
);
defparam \mem_adr_cry[8] .INIT=20'h48800;
// @42:281
  CFG4 \p_AHB_capture.un3_smpl_read_RNISR9Q1  (
	.A(masterAddrInProg[1]),
	.B(masterAddrInProg[2]),
	.C(masterAddrInProg[3]),
	.D(un21_ahb_state),
	.Y(p_m2_e_0)
);
defparam \p_AHB_capture.un3_smpl_read_RNISR9Q1 .INIT=16'h0100;
// @42:341
  CFG4 \p_AHB_Reg_Read.un8_hwrite_sig_use_0  (
	.A(un21_ahb_state),
	.B(un8_hwrite_sig_use_0_1),
	.C(un8_hwrite_sig_use_0cf1_1),
	.D(N_99_i),
	.Y(un8_hwrite_sig_use)
);
defparam \p_AHB_Reg_Read.un8_hwrite_sig_use_0 .INIT=16'hE4CC;
// @42:341
  CFG4 \p_AHB_Reg_Read.un8_hwrite_sig_use_0_1  (
	.A(HWRITE_sig),
	.B(HSEL_sig),
	.C(HSEL_1_0_0_a0),
	.D(un21_ahb_state),
	.Y(un8_hwrite_sig_use_0_1)
);
defparam \p_AHB_Reg_Read.un8_hwrite_sig_use_0_1 .INIT=16'h0F44;
// @42:335
  CFG4 \p_AHB_Reg_Read.un8_hwrite_sig_use_0_RNIGPS1H_0  (
	.A(HADDR_S_sig_3[0]),
	.B(HADDR_S_sig_3[1]),
	.C(un8_hwrite_sig_use),
	.D(HADDR_S_sig_3[2]),
	.Y(N_488_i_1)
);
defparam \p_AHB_Reg_Read.un8_hwrite_sig_use_0_RNIGPS1H_0 .INIT=16'h0F2F;
// @42:341
  CFG2 \p_AHB_Reg_Read.un8_hwrite_sig_use_0cf1_1  (
	.A(M0GATEDHWRITE),
	.B(hsel3_0),
	.Y(un8_hwrite_sig_use_0cf1_1)
);
defparam \p_AHB_Reg_Read.un8_hwrite_sig_use_0cf1_1 .INIT=4'h4;
// @42:360
  CFG3 \p_AHB_capture.un3_smpl_read_RNILLDSG  (
	.A(HADDR_S_sig_3[1]),
	.B(HADDR_S_sig_3[2]),
	.C(HADDR_S_sig_3[0]),
	.Y(HRDATA_sig_11_sn_N_7)
);
defparam \p_AHB_capture.un3_smpl_read_RNILLDSG .INIT=8'h5C;
// @42:341
  CFG4 \p_AHB_Reg_Read.un8_hwrite_sig_use_0_RNIGPS1H  (
	.A(HADDR_S_sig_3[0]),
	.B(HADDR_S_sig_3[1]),
	.C(un8_hwrite_sig_use),
	.D(HADDR_S_sig_3[2]),
	.Y(N_486)
);
defparam \p_AHB_Reg_Read.un8_hwrite_sig_use_0_RNIGPS1H .INIT=16'h7F2F;
// @34:195
  CFG2 load_state_s3_i_0_i_a2_i (
	.A(load_state[1]),
	.B(load_state[0]),
	.Y(N_63_i_0_i)
);
defparam load_state_s3_i_0_i_a2_i.INIT=4'h7;
// @34:226
  CFG2 \p_load_state_manager.un6_input_w_en_last  (
	.A(core_regs_0[0]),
	.B(input_w_en_last_Z),
	.Y(un6_input_w_en_last)
);
defparam \p_load_state_manager.un6_input_w_en_last .INIT=4'h2;
// @34:195
  CFG2 load_state_s3_i_0_i_a2 (
	.A(load_state[1]),
	.B(load_state[0]),
	.Y(N_63_i_0)
);
defparam load_state_s3_i_0_i_a2.INIT=4'h8;
// @34:195
  CFG2 \load_state_ns_0_a3_0_1_0_a2_i_o2[0]  (
	.A(load_state[1]),
	.B(load_state[0]),
	.Y(N_780_i)
);
defparam \load_state_ns_0_a3_0_1_0_a2_i_o2[0] .INIT=4'h2;
// @34:195
  CFG2 \load_state_ns_i_i_a2[1]  (
	.A(i_comp_ram_stable),
	.B(i_comp_ram_ready),
	.Y(N_132_i_0)
);
defparam \load_state_ns_i_i_a2[1] .INIT=4'h8;
// @42:393
  CFG2 \p_FFT_CTRL_ADDR.un32_hsel_sig  (
	.A(HSEL_sig),
	.B(HWRITE_sig),
	.Y(un32_hsel_sig)
);
defparam \p_FFT_CTRL_ADDR.un32_hsel_sig .INIT=4'h8;
// @42:360
  CFG2 \p_AHB_Reg_Read.un8_hwrite_sig_use_0_RNI4VFV5  (
	.A(HADDR_S_sig_3[2]),
	.B(un8_hwrite_sig_use),
	.Y(N_20)
);
defparam \p_AHB_Reg_Read.un8_hwrite_sig_use_0_RNI4VFV5 .INIT=4'h7;
// @42:549
  CFG3 \p_FFT_DOUT_ADR_ADDR.abs_val_stable_6_i_m2  (
	.A(abs_val_stable_1_sqmuxa_1_Z),
	.B(abs_val_stable),
	.C(un10_smpl_data_stable),
	.Y(abs_val_stable_6)
);
defparam \p_FFT_DOUT_ADR_ADDR.abs_val_stable_6_i_m2 .INIT=8'hB8;
// @42:549
  CFG3 \p_FFT_DOUT_ADR_ADDR.smpl_data_stable_6_i_m2  (
	.A(abs_val_stable_1_sqmuxa_1_Z),
	.B(abs_val_stable),
	.C(un17_smpl_data_stable),
	.Y(smpl_data_stable_6)
);
defparam \p_FFT_DOUT_ADR_ADDR.smpl_data_stable_6_i_m2 .INIT=8'h8B;
// @34:206
  CFG4 un1_load_state_3_0_0_0_a2_4_3 (
	.A(i_comp_ram_adr_0[9]),
	.B(i_comp_ram_adr_0[7]),
	.C(i_comp_ram_adr_0[4]),
	.D(i_comp_ram_adr_0[2]),
	.Y(un1_load_state_3_0_0_0_a2_4_3_Z)
);
defparam un1_load_state_3_0_0_0_a2_4_3.INIT=16'h8000;
// @34:206
  CFG4 un1_load_state_3_0_a2_7 (
	.A(i_comp_ram_adr_0[6]),
	.B(i_comp_ram_adr_0[5]),
	.C(i_comp_ram_adr_0[3]),
	.D(i_comp_ram_adr_0[1]),
	.Y(N_623_7)
);
defparam un1_load_state_3_0_a2_7.INIT=16'h8000;
// @34:206
  CFG2 un1_load_state_0_sqmuxa_i_a2_i (
	.A(N_780_i),
	.B(un6_input_w_en_last),
	.Y(N_81_i)
);
defparam un1_load_state_0_sqmuxa_i_a2_i.INIT=4'h8;
// @42:275
  CFG4 \p_AHB_capture.un3_smpl_read  (
	.A(smpl_data_stable),
	.B(smpl_read),
	.C(abs_val_stable),
	.D(abs_val_read),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1)
);
defparam \p_AHB_capture.un3_smpl_read .INIT=16'h4F44;
// @39:592
  CFG3 \ram_w_en_sig_RNIM8R71[0]  (
	.A(load_state[1]),
	.B(i_comp_ram_w_en_0),
	.C(load_state[0]),
	.Y(mem_adre)
);
defparam \ram_w_en_sig_RNIM8R71[0] .INIT=8'h0D;
// @34:195
  CFG2 ram_done_sig_RNO (
	.A(load_state[1]),
	.B(core_regs_0[1]),
	.Y(N_159_i)
);
defparam ram_done_sig_RNO.INIT=4'h8;
// @42:536
  CFG4 \p_FFT_DOUT_ADR_ADDR.un3_hsel_0  (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.B(M0GATEDHADDR[3]),
	.C(regHADDR_0),
	.D(masterRegAddrSel),
	.Y(un3_hsel_0)
);
defparam \p_FFT_DOUT_ADR_ADDR.un3_hsel_0 .INIT=16'hC088;
// @34:206
  CFG3 un1_load_state_3_0_0_0_a2_0 (
	.A(load_state[0]),
	.B(N_623_7),
	.C(i_comp_ram_w_en_0),
	.Y(un1_load_state_3_0_0_0_a2_0_Z)
);
defparam un1_load_state_3_0_0_0_a2_0.INIT=8'h40;
// @34:206
  CFG3 un1_load_state_3_0_0_0_a2_4 (
	.A(i_comp_ram_adr_0[8]),
	.B(i_comp_ram_adr_0[0]),
	.C(un1_load_state_3_0_0_0_a2_4_3_Z),
	.Y(N_790_4)
);
defparam un1_load_state_3_0_0_0_a2_4.INIT=8'h80;
// @42:393
  CFG4 \p_FFT_CTRL_ADDR.un34_hsel_sig  (
	.A(HADDR_S_sig[0]),
	.B(un32_hsel_sig),
	.C(HADDR_S_sig[2]),
	.D(HADDR_S_sig[1]),
	.Y(un34_hsel_sig)
);
defparam \p_FFT_CTRL_ADDR.un34_hsel_sig .INIT=16'h0004;
// @42:465
  CFG4 \p_FFT_DIN_R_ADDR.un41_hsel_sig  (
	.A(HADDR_S_sig[0]),
	.B(un32_hsel_sig),
	.C(HADDR_S_sig[2]),
	.D(HADDR_S_sig[1]),
	.Y(un41_hsel_sig)
);
defparam \p_FFT_DIN_R_ADDR.un41_hsel_sig .INIT=16'h0400;
// @42:525
  CFG4 \p_FFT_DOUT_ADR_ADDR.un55_hsel_sig  (
	.A(HADDR_S_sig[0]),
	.B(un32_hsel_sig),
	.C(HADDR_S_sig[2]),
	.D(HADDR_S_sig[1]),
	.Y(un55_hsel_sig)
);
defparam \p_FFT_DOUT_ADR_ADDR.un55_hsel_sig .INIT=16'h8000;
// @29:370
  CFG4 CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i (
	.A(smpl_data_stable),
	.B(smpl_read),
	.C(abs_val_stable),
	.D(abs_val_read),
	.Y(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z)
);
defparam CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i.INIT=16'hB0BB;
// @34:195
  CFG4 \load_state_ns_0_0[0]  (
	.A(un6_input_w_en_last),
	.B(N_780_i),
	.C(i_comp_ram_ready),
	.D(i_comp_ram_stable),
	.Y(load_state_ns[0])
);
defparam \load_state_ns_0_0[0] .INIT=16'h8F00;
// @42:482
  CFG4 \p_FFT_DIN_I_ADDR.un48_hsel_sig  (
	.A(HADDR_S_sig[0]),
	.B(un32_hsel_sig),
	.C(HADDR_S_sig[2]),
	.D(HADDR_S_sig[1]),
	.Y(un48_hsel_sig)
);
defparam \p_FFT_DIN_I_ADDR.un48_hsel_sig .INIT=16'h0800;
// @42:341
  CFG4 \p_AHB_capture.un3_smpl_read_RNIKS4C1  (
	.A(ahb_state[1]),
	.B(ahb_state[0]),
	.C(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z),
	.D(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.Y(un21_ahb_state)
);
defparam \p_AHB_capture.un3_smpl_read_RNIKS4C1 .INIT=16'h00F1;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[15]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_672),
	.C(N_666),
	.D(N_486),
	.Y(HRDATA_sig_11_6)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[15] .INIT=16'h00D8;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[11]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_668),
	.C(N_662),
	.D(N_486),
	.Y(HRDATA_sig_11_2)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[11] .INIT=16'h00D8;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[9]  (
	.A(N_660),
	.B(N_486),
	.C(HADDR_S_sig_3[0]),
	.D(N_282),
	.Y(HRDATA_sig_11_0)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[9] .INIT=16'h3202;
// @42:196
  CFG4 N_220_i (
	.A(ahb_state[1]),
	.B(ahb_state[0]),
	.C(HSEL_sig),
	.D(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z),
	.Y(N_220_i_1z)
);
defparam N_220_i.INIT=16'h0023;
// @42:196
  CFG4 N_218_i (
	.A(ahb_state[1]),
	.B(ahb_state[0]),
	.C(HSEL_sig),
	.D(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z),
	.Y(N_218_i_1z)
);
defparam N_218_i.INIT=16'h0054;
// @42:281
  CFG3 \p_AHB_capture.un3_smpl_read_RNIKKVP1  (
	.A(un21_ahb_state),
	.B(M0GATEDHADDR[2]),
	.C(hsel3_0),
	.Y(p_N_3_mux)
);
defparam \p_AHB_capture.un3_smpl_read_RNIKKVP1 .INIT=8'h80;
// @42:281
  CFG4 \p_AHB_capture.un3_smpl_read_RNIH3M72  (
	.A(regHADDR_0),
	.B(masterRegAddrSel),
	.C(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.D(p_m2_e_0),
	.Y(p_N_5_mux_1)
);
defparam \p_AHB_capture.un3_smpl_read_RNIH3M72 .INIT=16'hB800;
// @34:206
  CFG4 un1_load_state_3_0_0_0 (
	.A(load_state[0]),
	.B(load_state[1]),
	.C(un1_load_state_3_0_0_0_a2_0_Z),
	.D(N_790_4),
	.Y(un1_load_state_3_0_0_0_Z)
);
defparam un1_load_state_3_0_0_0.INIT=16'hF111;
// @42:536
  CFG4 abs_val_stable_1_sqmuxa_1 (
	.A(un3_hsel_0),
	.B(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.C(un55_hsel_sig),
	.D(M0GATEDHADDR[2]),
	.Y(abs_val_stable_1_sqmuxa_1_Z)
);
defparam abs_val_stable_1_sqmuxa_1.INIT=16'h070F;
// @39:592
  CFG4 un1_load_state_3_0_0_0_RNIIECA1 (
	.A(i_comp_ram_w_en_0),
	.B(FFT_in_full),
	.C(un1_load_state_3_0_0_0_Z),
	.D(load_state[0]),
	.Y(ram_adr_start_sige)
);
defparam un1_load_state_3_0_0_0_RNIIECA1.INIT=16'hF0F8;
// @42:281
  CFG4 \p_AHB_capture.un3_smpl_read_RNIAAAC5  (
	.A(un21_ahb_state),
	.B(HADDR_S_sig[0]),
	.C(N_99_i),
	.D(p_N_3_mux),
	.Y(HADDR_S_sig_3[0])
);
defparam \p_AHB_capture.un3_smpl_read_RNIAAAC5 .INIT=16'hF044;
// @42:281
  CFG4 \p_AHB_capture.un3_smpl_read_RNI9R0Q5  (
	.A(un21_ahb_state),
	.B(HADDR_S_sig[2]),
	.C(N_99_i),
	.D(p_N_5_mux_1),
	.Y(HADDR_S_sig_3[2])
);
defparam \p_AHB_capture.un3_smpl_read_RNI9R0Q5 .INIT=16'hF044;
// @42:281
  CFG4 \p_AHB_capture.un3_smpl_read_RNI2G2M5  (
	.A(p_m2_e_0),
	.B(d_N_3_mux),
	.C(N_99_i),
	.D(M0GATEDHADDR[3]),
	.Y(HADDR_S_sig_3[1])
);
defparam \p_AHB_capture.un3_smpl_read_RNI2G2M5 .INIT=16'hE4CC;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Sample_Loader */

module FFT_Sample_Outputer (
  A_DOUT_1,
  A_DOUT_0,
  o_comp_ram_ready_0,
  o_comp_ram_index_0,
  FFT_out_data_ready,
  i_comp_ram_stable,
  N_103,
  N_227_i,
  N_229_i,
  N_231_i,
  N_233_i,
  N_698_i,
  N_235_i,
  N_491_i,
  N_490_i,
  N_27_i,
  N_25_i,
  N_277_i,
  N_23_i,
  N_225_i,
  N_21_i,
  N_478_i,
  N_477_i,
  N_476_i,
  N_492_i,
  FFT_out_valid
)
;
input [17:0] A_DOUT_1 ;
input [17:0] A_DOUT_0 ;
input o_comp_ram_ready_0 ;
input o_comp_ram_index_0 ;
output FFT_out_data_ready ;
input i_comp_ram_stable ;
input N_103 ;
output N_227_i ;
output N_229_i ;
output N_231_i ;
output N_233_i ;
output N_698_i ;
output N_235_i ;
output N_491_i ;
output N_490_i ;
output N_27_i ;
output N_25_i ;
output N_277_i ;
output N_23_i ;
output N_225_i ;
output N_21_i ;
output N_478_i ;
output N_477_i ;
output N_476_i ;
output N_492_i ;
input FFT_out_valid ;
wire o_comp_ram_ready_0 ;
wire o_comp_ram_index_0 ;
wire FFT_out_data_ready ;
wire i_comp_ram_stable ;
wire N_103 ;
wire N_227_i ;
wire N_229_i ;
wire N_231_i ;
wire N_233_i ;
wire N_698_i ;
wire N_235_i ;
wire N_491_i ;
wire N_490_i ;
wire N_27_i ;
wire N_25_i ;
wire N_277_i ;
wire N_23_i ;
wire N_225_i ;
wire N_21_i ;
wire N_478_i ;
wire N_477_i ;
wire N_476_i ;
wire N_492_i ;
wire FFT_out_valid ;
wire N_295 ;
wire GND ;
wire VCC ;
// @35:156
  CFG2 \output_imag_i_0_o2[6]  (
	.A(FFT_out_valid),
	.B(o_comp_ram_index_0),
	.Y(N_295)
);
defparam \output_imag_i_0_o2[6] .INIT=4'hD;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_0[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[16]),
	.D(A_DOUT_1[16]),
	.Y(N_492_i)
);
defparam \output_imag_i_0_o2_RNI57RK_0[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_1[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[15]),
	.D(A_DOUT_1[15]),
	.Y(N_476_i)
);
defparam \output_imag_i_0_o2_RNI57RK_1[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_2[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[14]),
	.D(A_DOUT_1[14]),
	.Y(N_477_i)
);
defparam \output_imag_i_0_o2_RNI57RK_2[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_3[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[13]),
	.D(A_DOUT_1[13]),
	.Y(N_478_i)
);
defparam \output_imag_i_0_o2_RNI57RK_3[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_4[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[12]),
	.D(A_DOUT_1[12]),
	.Y(N_21_i)
);
defparam \output_imag_i_0_o2_RNI57RK_4[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_5[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[11]),
	.D(A_DOUT_1[11]),
	.Y(N_225_i)
);
defparam \output_imag_i_0_o2_RNI57RK_5[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_6[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[10]),
	.D(A_DOUT_1[10]),
	.Y(N_23_i)
);
defparam \output_imag_i_0_o2_RNI57RK_6[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_7[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[9]),
	.D(A_DOUT_1[9]),
	.Y(N_277_i)
);
defparam \output_imag_i_0_o2_RNI57RK_7[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_8[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[8]),
	.D(A_DOUT_1[8]),
	.Y(N_25_i)
);
defparam \output_imag_i_0_o2_RNI57RK_8[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_9[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[7]),
	.D(A_DOUT_1[7]),
	.Y(N_27_i)
);
defparam \output_imag_i_0_o2_RNI57RK_9[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_10[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[6]),
	.D(A_DOUT_1[6]),
	.Y(N_490_i)
);
defparam \output_imag_i_0_o2_RNI57RK_10[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_11[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[5]),
	.D(A_DOUT_1[5]),
	.Y(N_491_i)
);
defparam \output_imag_i_0_o2_RNI57RK_11[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_12[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[4]),
	.D(A_DOUT_1[4]),
	.Y(N_235_i)
);
defparam \output_imag_i_0_o2_RNI57RK_12[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_13[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[3]),
	.D(A_DOUT_1[3]),
	.Y(N_698_i)
);
defparam \output_imag_i_0_o2_RNI57RK_13[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_14[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[2]),
	.D(A_DOUT_1[2]),
	.Y(N_233_i)
);
defparam \output_imag_i_0_o2_RNI57RK_14[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_15[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[1]),
	.D(A_DOUT_1[1]),
	.Y(N_231_i)
);
defparam \output_imag_i_0_o2_RNI57RK_15[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK_16[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[0]),
	.D(A_DOUT_1[0]),
	.Y(N_229_i)
);
defparam \output_imag_i_0_o2_RNI57RK_16[6] .INIT=16'h5410;
// @42:496
  CFG4 \output_imag_i_0_o2_RNI57RK[6]  (
	.A(N_295),
	.B(o_comp_ram_ready_0),
	.C(A_DOUT_0[17]),
	.D(A_DOUT_1[17]),
	.Y(N_227_i)
);
defparam \output_imag_i_0_o2_RNI57RK[6] .INIT=16'h5410;
// @35:197
  CFG2 output_ready_0_a2 (
	.A(N_103),
	.B(i_comp_ram_stable),
	.Y(FFT_out_data_ready)
);
defparam output_ready_0_a2.INIT=4'h8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Sample_Outputer */

module Twiddle_table (
  twiddle_index,
  N_528_reto,
  N_527_reto,
  N_526_reto,
  N_542_reto,
  N_541_reto,
  N_540_reto,
  N_539_reto,
  N_538_reto,
  N_537_reto,
  N_536_reto,
  N_535_reto,
  N_534_reto,
  N_533_reto,
  N_532_reto,
  N_531_reto,
  N_530_reto,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  N_529_reto
)
;
input [8:0] twiddle_index ;
output N_528_reto ;
output N_527_reto ;
output N_526_reto ;
output N_542_reto ;
output N_541_reto ;
output N_540_reto ;
output N_539_reto ;
output N_538_reto ;
output N_537_reto ;
output N_536_reto ;
output N_535_reto ;
output N_534_reto ;
output N_533_reto ;
output N_532_reto ;
output N_531_reto ;
output N_530_reto ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
output N_529_reto ;
wire N_528_reto ;
wire N_527_reto ;
wire N_526_reto ;
wire N_542_reto ;
wire N_541_reto ;
wire N_540_reto ;
wire N_539_reto ;
wire N_538_reto ;
wire N_537_reto ;
wire N_536_reto ;
wire N_535_reto ;
wire N_534_reto ;
wire N_533_reto ;
wire N_532_reto ;
wire N_531_reto ;
wire N_530_reto ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire N_529_reto ;
wire VCC ;
wire m260 ;
wire GND ;
wire m295 ;
wire m317 ;
wire m330 ;
wire m336 ;
wire N_460_mux_i ;
wire m340 ;
wire N_372_i ;
wire m394 ;
wire m411 ;
wire m426 ;
wire m435 ;
wire m442 ;
wire m445 ;
wire N_93_i ;
wire m159 ;
wire m217 ;
wire m425_2_1_1_1_co1 ;
wire m425_2_1_1_wmux_0_S ;
wire m425_2_1_1_wmux_0_Y ;
wire m425_1_0 ;
wire N_455_mux ;
wire m425_2_1_1_1_y0 ;
wire m425_2_1_1_1_co0 ;
wire m425_2_1_1_1_wmux_S ;
wire i4_mux_15_i ;
wire m418_1_0_wmux_0_Y ;
wire m238_1_0_0_co1 ;
wire m238_1_0_0_wmux_0_S ;
wire m238_1_0_0_wmux_0_Y ;
wire N_234_i ;
wire m235 ;
wire m238_1_0_0_y0 ;
wire m238_1_0_0_co0 ;
wire m238_1_0_0_wmux_S ;
wire N_228_i ;
wire m230 ;
wire m91_1_1_co1 ;
wire m91_1_1_wmux_0_S ;
wire m91_1_1_wmux_0_Y ;
wire N_65_i ;
wire m68 ;
wire m91_1_1_y0 ;
wire m91_1_1_co0 ;
wire m91_1_1_wmux_S ;
wire i3_mux_0_i_0 ;
wire i3_mux_1_i_0 ;
wire m150_1_0_co1 ;
wire m150_1_0_wmux_0_S ;
wire m150_1_0_wmux_0_Y ;
wire N_22_i ;
wire m13 ;
wire m150_1_0_y0 ;
wire m150_1_0_co0 ;
wire m150_1_0_wmux_S ;
wire m17 ;
wire m102 ;
wire m26_1_0_co1 ;
wire m26_1_0_wmux_0_S ;
wire m26_1_0_wmux_0_Y ;
wire N_24_i ;
wire m24 ;
wire m26_1_0_y0 ;
wire m26_1_0_co0 ;
wire m26_1_0_wmux_S ;
wire N_14_i ;
wire m354_1_0_co1 ;
wire m354_1_0_wmux_0_S ;
wire m354_1_0_wmux_0_Y ;
wire N_44_i ;
wire m354_1_0_y0 ;
wire m354_1_0_co0 ;
wire m354_1_0_wmux_S ;
wire N_45_i ;
wire N_113_i ;
wire m99_1_0_co1 ;
wire m99_1_0_wmux_0_S ;
wire m99_1_0_wmux_0_Y ;
wire N_38_i ;
wire m97 ;
wire m99_1_0_y0 ;
wire m99_1_0_co0 ;
wire m99_1_0_wmux_S ;
wire m95 ;
wire m6 ;
wire m84_1_0_co1 ;
wire m84_1_0_wmux_0_S ;
wire m84_1_0_wmux_0_Y ;
wire N_83_i ;
wire m84_1_0_y0 ;
wire m84_1_0_co0 ;
wire m84_1_0_wmux_S ;
wire m14 ;
wire m247_1_0_co1 ;
wire m247_1_0_wmux_0_S ;
wire m247_1_0_wmux_0_Y ;
wire m222 ;
wire m35 ;
wire m247_1_0_y0 ;
wire m247_1_0_co0 ;
wire m247_1_0_wmux_S ;
wire N_67_i ;
wire m19_1_0_co1 ;
wire m19_1_0_wmux_0_S ;
wire m19_1_0_wmux_0_Y ;
wire m19_1_0_y0 ;
wire m19_1_0_co0 ;
wire m19_1_0_wmux_S ;
wire m115_1_0_co1 ;
wire m115_1_0_wmux_0_S ;
wire m115_1_0_wmux_0_Y ;
wire m113 ;
wire m115_1_0_y0 ;
wire m115_1_0_co0 ;
wire m115_1_0_wmux_S ;
wire m44 ;
wire N_49_i ;
wire m172_1_0_co1 ;
wire m172_1_0_wmux_0_S ;
wire m172_1_0_wmux_0_Y ;
wire N_98_i ;
wire m172_1_0_y0 ;
wire m172_1_0_co0 ;
wire m172_1_0_wmux_S ;
wire m118 ;
wire N_123_i ;
wire m379_1_0_co1 ;
wire m379_1_0_wmux_0_S ;
wire m379_1_0_wmux_0_Y ;
wire m202 ;
wire m379_1_0_y0 ;
wire m379_1_0_co0 ;
wire m379_1_0_wmux_S ;
wire N_119_i ;
wire m40 ;
wire m418_1_0_co1 ;
wire m418_1_0_wmux_0_S ;
wire N_270_i ;
wire N_2_i ;
wire m418_1_0_y0 ;
wire m418_1_0_co0 ;
wire m418_1_0_wmux_S ;
wire m3 ;
wire N_28_i ;
wire m215_1_0_co1 ;
wire m215_1_0_wmux_0_S ;
wire m215_1_0_wmux_0_Y ;
wire N_213_i ;
wire m213 ;
wire m215_1_0_y0 ;
wire m215_1_0_co0 ;
wire m215_1_0_wmux_S ;
wire i3_mux_7_i_0 ;
wire N_209_i_0 ;
wire m110_1_0_co1 ;
wire m110_1_0_wmux_0_S ;
wire m110_1_0_wmux_0_Y ;
wire m104 ;
wire i3_mux_2 ;
wire m110_1_0_y0 ;
wire m110_1_0_co0 ;
wire m110_1_0_wmux_S ;
wire N_95_i ;
wire m56_1_0_co1 ;
wire m56_1_0_wmux_0_S ;
wire m56_1_0_wmux_0_Y ;
wire i3_mux_i ;
wire i3_mux_0 ;
wire m56_1_0_y0 ;
wire m56_1_0_co0 ;
wire m56_1_0_wmux_S ;
wire N_40_i_0 ;
wire N_47_i_0 ;
wire m259_1_0_co1 ;
wire m259_1_0_wmux_0_S ;
wire m259_1_0_wmux_0_Y ;
wire m254 ;
wire m257 ;
wire m259_1_0_y0 ;
wire m259_1_0_co0 ;
wire m259_1_0_wmux_S ;
wire i4_mux_12 ;
wire N_249_i_0 ;
wire m294_1_0_co1 ;
wire m294_1_0_wmux_0_S ;
wire m294_1_0_wmux_0_Y ;
wire N_291_i ;
wire N_453_mux ;
wire m294_1_0_y0 ;
wire m294_1_0_co0 ;
wire m294_1_0_wmux_S ;
wire i4_mux_14 ;
wire m286 ;
wire m392_1_0_co1 ;
wire m392_1_0_wmux_0_S ;
wire m392_1_0_wmux_0_Y ;
wire N_390_i ;
wire m390 ;
wire m392_1_0_y0 ;
wire m392_1_0_co0 ;
wire m392_1_0_wmux_S ;
wire i3_mux_10_i_0 ;
wire N_387_i_0 ;
wire m130_1_0_co1 ;
wire m130_1_0_wmux_0_S ;
wire m130_1_0_wmux_0_Y ;
wire i3_mux_3 ;
wire m128 ;
wire m130_1_0_y0 ;
wire m130_1_0_co0 ;
wire m130_1_0_wmux_S ;
wire m120 ;
wire m381_1_0_co1 ;
wire m381_1_0_wmux_0_S ;
wire m381_1_0_wmux_0_Y ;
wire N_377_i ;
wire m381_1_0_y0 ;
wire m381_1_0_co0 ;
wire m381_1_0_wmux_S ;
wire m372 ;
wire m374 ;
wire m201_1_0_co1 ;
wire m201_1_0_wmux_0_S ;
wire m201_1_0_wmux_0_Y ;
wire m196 ;
wire m199 ;
wire m201_1_0_y0 ;
wire m201_1_0_co0 ;
wire m201_1_0_wmux_S ;
wire N_191_i_0 ;
wire i3_mux_6_i_0 ;
wire m410_1_0_co1 ;
wire m410_1_0_wmux_0_S ;
wire m410_1_0_wmux_0_Y ;
wire m406 ;
wire m408 ;
wire m410_1_0_y0 ;
wire m410_1_0_co0 ;
wire m410_1_0_wmux_S ;
wire N_399_i_0 ;
wire N_403_i_0 ;
wire m370_2_1_0_wmux_3_FCO ;
wire m370_2_1_0_wmux_3_S ;
wire m370_2_1_0_wmux_3_Y ;
wire m370_2_1_0_y1 ;
wire m370_2_1_0_y3 ;
wire m370_2_1_0_co1_0 ;
wire m370_2_1_0_wmux_2_S ;
wire m365_2 ;
wire m367 ;
wire m370_2_1_0_y0_0 ;
wire m370_2_1_0_co0_0 ;
wire m370_2_1_0_wmux_1_S ;
wire i3_mux_9 ;
wire m361 ;
wire m370_2_1_0_co1 ;
wire m370_2_1_0_wmux_0_S ;
wire N_352_i ;
wire m370_2_1_0_y0 ;
wire m370_2_1_0_co0 ;
wire m370_2_1_0_wmux_S ;
wire N_343_i_0 ;
wire i3_mux_8_i_0 ;
wire m158_2_1_0_wmux_3_FCO ;
wire m158_2_1_0_wmux_3_S ;
wire m158_2_1_0_wmux_3_Y ;
wire m158_2_1_0_y1 ;
wire m158_2_1_0_y3 ;
wire m158_2_1_0_co1_0 ;
wire m158_2_1_0_wmux_2_S ;
wire N_154_i ;
wire m155 ;
wire m158_2_1_0_y0_0 ;
wire m158_2_1_0_co0_0 ;
wire m158_2_1_0_wmux_1_S ;
wire i3_mux_5 ;
wire m158_2_1_0_co1 ;
wire m158_2_1_0_wmux_0_S ;
wire m137 ;
wire m141_2 ;
wire m158_2_1_0_y0 ;
wire m158_2_1_0_co0 ;
wire m158_2_1_0_wmux_S ;
wire i3_mux_4 ;
wire m7 ;
wire m60_2 ;
wire m1 ;
wire m169_2_1 ;
wire m435_1_1 ;
wire m431_2_1 ;
wire m432 ;
wire m305 ;
wire m317_1_0 ;
wire m314 ;
wire m313 ;
wire m330_1_0 ;
wire m323 ;
wire N_450_mux ;
wire m326 ;
wire m445_1_1 ;
wire N_458_mux ;
wire m444_e ;
wire m296 ;
wire N_399_i_1_1 ;
wire m397 ;
wire m241 ;
wire m239 ;
wire m326_1_0 ;
wire m326_1 ;
wire m306 ;
wire m323_1_2 ;
wire m321 ;
wire m299 ;
wire m441_1_0 ;
wire m441_1 ;
wire m441 ;
wire N_191_i_1_0 ;
wire m11 ;
wire m189 ;
wire m220 ;
wire m272_1_2 ;
wire m4 ;
wire m272 ;
wire m267 ;
wire m46_2 ;
wire N_47_i_1_0 ;
wire m43 ;
wire m41 ;
wire N_228_i_1_1 ;
wire m154 ;
wire N_390_i_1_1 ;
wire m205_2 ;
wire N_343_i_1_0 ;
wire m23 ;
wire m37 ;
wire m282_1_1 ;
wire m282_1_0 ;
wire m274_e ;
wire m93 ;
wire m276_1_1 ;
wire m276_1_0 ;
wire i4_mux_13 ;
wire m268 ;
wire m374_1 ;
wire m176_2 ;
wire m176_1 ;
wire m235_1_1 ;
wire m134_1 ;
wire m229 ;
wire m117 ;
wire m199_1_2 ;
wire m104_1_1 ;
wire m51_2 ;
wire m137_1_1 ;
wire m137_0 ;
wire m180_1_1 ;
wire m138 ;
wire m180 ;
wire m303_1 ;
wire m303_1_0 ;
wire m303 ;
wire m183_1_2 ;
wire m183 ;
wire m128_0 ;
wire m128_1_1 ;
wire m75 ;
wire m196_2 ;
wire m196_1_0 ;
wire m196_1 ;
wire m210 ;
wire m401_1_2 ;
wire m401 ;
wire m308_1_1 ;
wire m308 ;
wire m71 ;
wire m120_1_2 ;
wire m243_1_2 ;
wire m207 ;
wire m414_1_2 ;
wire m27 ;
wire i5_mux_5 ;
wire m250 ;
wire i3_mux_7_i_1 ;
wire N_213_i_1_1 ;
wire N_154_i_1_0 ;
wire m134_0 ;
wire m68_0 ;
wire i3_mux_10_i_1 ;
wire m85 ;
wire N_387_i_1_0 ;
wire m345_1 ;
wire m66 ;
wire m206 ;
wire i3_mux_8_i_1 ;
wire i3_mux_6_i_1 ;
wire m285_1_1 ;
wire m285 ;
wire m79_1_2 ;
wire m79 ;
wire m12 ;
wire m266_2 ;
wire m266_1_0 ;
wire m266 ;
wire m68_1_1 ;
wire m31_1_0 ;
wire m31 ;
wire m87_1_0 ;
wire m87 ;
wire m125_1_0 ;
wire m51_0 ;
wire m359_1_0 ;
wire m51 ;
wire m147_1_1 ;
wire m60_0 ;
wire m108_1_0 ;
wire m60 ;
wire m63_1_2 ;
wire m63 ;
wire m185_1_1_1 ;
wire m185_1_1 ;
wire m185_1 ;
wire m33_1_1 ;
wire m33_1 ;
wire m9 ;
wire m365_1_1 ;
wire m365_1 ;
wire m141_1_1 ;
wire m141_1 ;
wire m349_2_1_0 ;
wire m5 ;
wire m349_2 ;
wire m91_1_0 ;
wire m91_2_0_1 ;
wire m91_2_0 ;
wire m169_2 ;
wire m169_2_0_1 ;
wire m164 ;
wire m169_2_0 ;
wire m167_e ;
wire m238_2_1 ;
wire m223 ;
wire N_220_i ;
wire m238_2 ;
wire m431_1 ;
wire m431_2_1_0 ;
wire m431_2 ;
wire m431_2_0 ;
wire m431_1_0 ;
wire m311 ;
wire N_428_i ;
wire N_421_i_0 ;
wire N_312_i_0 ;
wire m238_2_1_0 ;
wire m169_2_1_0 ;
wire m91_2_1 ;
wire m74 ;
wire m33_2 ;
wire m185_2 ;
wire m54_1 ;
wire m54_2 ;
wire m54 ;
wire m54_0 ;
wire m393 ;
wire m216 ;
wire m186 ;
wire m131 ;
wire m57 ;
wire m51_1 ;
wire m134_2 ;
wire m60_1 ;
wire m361_0 ;
wire m284 ;
wire N_448_mux ;
wire m404 ;
wire m366 ;
wire m350 ;
wire m255 ;
wire m253 ;
wire m228 ;
wire m197 ;
wire m181 ;
wire m178 ;
wire m163 ;
wire m42 ;
wire m175 ;
wire m36 ;
wire m333 ;
wire m297 ;
wire m405 ;
wire m399 ;
wire m271 ;
wire m244 ;
wire m312 ;
wire m300 ;
wire m334 ;
wire m304 ;
wire m277 ;
wire m278 ;
// @18:215
  SLE \sin_twid_1_0_dreg[3]  (
	.Q(N_529_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m260),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[4]  (
	.Q(N_530_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m295),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[5]  (
	.Q(N_531_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m317),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[6]  (
	.Q(N_532_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m330),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[7]  (
	.Q(N_533_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m336),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[8]  (
	.Q(N_534_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_460_mux_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[9]  (
	.Q(N_535_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m340),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[10]  (
	.Q(N_536_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_372_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[11]  (
	.Q(N_537_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m394),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[12]  (
	.Q(N_538_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m411),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[13]  (
	.Q(N_539_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m426),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[14]  (
	.Q(N_540_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m435),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[15]  (
	.Q(N_541_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m442),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[16]  (
	.Q(N_542_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m445),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[0]  (
	.Q(N_526_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_93_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[1]  (
	.Q(N_527_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m159),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @18:215
  SLE \sin_twid_1_0_dreg[2]  (
	.Q(N_528_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(m217),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
  ARI1 \sin_twid_1_0_16_0_.m425_2_1_1_wmux_0  (
	.FCO(m425_2_1_1_1_co1),
	.S(m425_2_1_1_wmux_0_S),
	.Y(m425_2_1_1_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m425_1_0),
	.D(N_455_mux),
	.A(m425_2_1_1_1_y0),
	.FCI(m425_2_1_1_1_co0)
);
defparam \sin_twid_1_0_16_0_.m425_2_1_1_wmux_0 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m425_2_1_1_1_wmux  (
	.FCO(m425_2_1_1_1_co0),
	.S(m425_2_1_1_1_wmux_S),
	.Y(m425_2_1_1_1_y0),
	.B(twiddle_index[7]),
	.C(i4_mux_15_i),
	.D(m418_1_0_wmux_0_Y),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m425_2_1_1_1_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m238_1_0_0_wmux_0  (
	.FCO(m238_1_0_0_co1),
	.S(m238_1_0_0_wmux_0_S),
	.Y(m238_1_0_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_234_i),
	.D(m235),
	.A(m238_1_0_0_y0),
	.FCI(m238_1_0_0_co0)
);
defparam \sin_twid_1_0_16_0_.m238_1_0_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m238_1_0_0_wmux  (
	.FCO(m238_1_0_0_co0),
	.S(m238_1_0_0_wmux_S),
	.Y(m238_1_0_0_y0),
	.B(twiddle_index[6]),
	.C(N_228_i),
	.D(m230),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m238_1_0_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m91_1_1_wmux_0  (
	.FCO(m91_1_1_co1),
	.S(m91_1_1_wmux_0_S),
	.Y(m91_1_1_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_65_i),
	.D(m68),
	.A(m91_1_1_y0),
	.FCI(m91_1_1_co0)
);
defparam \sin_twid_1_0_16_0_.m91_1_1_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m91_1_1_wmux  (
	.FCO(m91_1_1_co0),
	.S(m91_1_1_wmux_S),
	.Y(m91_1_1_y0),
	.B(twiddle_index[6]),
	.C(i3_mux_0_i_0),
	.D(i3_mux_1_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m91_1_1_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m150_1_0_wmux_0  (
	.FCO(m150_1_0_co1),
	.S(m150_1_0_wmux_0_S),
	.Y(m150_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_22_i),
	.D(m13),
	.A(m150_1_0_y0),
	.FCI(m150_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m150_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m150_1_0_wmux  (
	.FCO(m150_1_0_co0),
	.S(m150_1_0_wmux_S),
	.Y(m150_1_0_y0),
	.B(twiddle_index[4]),
	.C(m17),
	.D(m102),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m150_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m26_1_0_wmux_0  (
	.FCO(m26_1_0_co1),
	.S(m26_1_0_wmux_0_S),
	.Y(m26_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_24_i),
	.D(m24),
	.A(m26_1_0_y0),
	.FCI(m26_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m26_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m26_1_0_wmux  (
	.FCO(m26_1_0_co0),
	.S(m26_1_0_wmux_S),
	.Y(m26_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_22_i),
	.D(N_14_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m26_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m354_1_0_wmux_0  (
	.FCO(m354_1_0_co1),
	.S(m354_1_0_wmux_0_S),
	.Y(m354_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(m17),
	.D(N_44_i),
	.A(m354_1_0_y0),
	.FCI(m354_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m354_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m354_1_0_wmux  (
	.FCO(m354_1_0_co0),
	.S(m354_1_0_wmux_S),
	.Y(m354_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_45_i),
	.D(N_113_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m354_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m99_1_0_wmux_0  (
	.FCO(m99_1_0_co1),
	.S(m99_1_0_wmux_0_S),
	.Y(m99_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_38_i),
	.D(m97),
	.A(m99_1_0_y0),
	.FCI(m99_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m99_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m99_1_0_wmux  (
	.FCO(m99_1_0_co0),
	.S(m99_1_0_wmux_S),
	.Y(m99_1_0_y0),
	.B(twiddle_index[4]),
	.C(m95),
	.D(m6),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m99_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m84_1_0_wmux_0  (
	.FCO(m84_1_0_co1),
	.S(m84_1_0_wmux_0_S),
	.Y(m84_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_83_i),
	.D(m17),
	.A(m84_1_0_y0),
	.FCI(m84_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m84_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m84_1_0_wmux  (
	.FCO(m84_1_0_co0),
	.S(m84_1_0_wmux_S),
	.Y(m84_1_0_y0),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.D(m14),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m84_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m247_1_0_wmux_0  (
	.FCO(m247_1_0_co1),
	.S(m247_1_0_wmux_0_S),
	.Y(m247_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(m222),
	.D(m35),
	.A(m247_1_0_y0),
	.FCI(m247_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m247_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m247_1_0_wmux  (
	.FCO(m247_1_0_co0),
	.S(m247_1_0_wmux_S),
	.Y(m247_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_67_i),
	.D(m95),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m247_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m19_1_0_wmux_0  (
	.FCO(m19_1_0_co1),
	.S(m19_1_0_wmux_0_S),
	.Y(m19_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.D(m17),
	.A(m19_1_0_y0),
	.FCI(m19_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m19_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m19_1_0_wmux  (
	.FCO(m19_1_0_co0),
	.S(m19_1_0_wmux_S),
	.Y(m19_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_14_i),
	.D(m14),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m19_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m115_1_0_wmux_0  (
	.FCO(m115_1_0_co1),
	.S(m115_1_0_wmux_0_S),
	.Y(m115_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_113_i),
	.D(m113),
	.A(m115_1_0_y0),
	.FCI(m115_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m115_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m115_1_0_wmux  (
	.FCO(m115_1_0_co0),
	.S(m115_1_0_wmux_S),
	.Y(m115_1_0_y0),
	.B(twiddle_index[4]),
	.C(m44),
	.D(N_49_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m115_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m172_1_0_wmux_0  (
	.FCO(m172_1_0_co1),
	.S(m172_1_0_wmux_0_S),
	.Y(m172_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(N_98_i),
	.D(m13),
	.A(m172_1_0_y0),
	.FCI(m172_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m172_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m172_1_0_wmux  (
	.FCO(m172_1_0_co0),
	.S(m172_1_0_wmux_S),
	.Y(m172_1_0_y0),
	.B(twiddle_index[4]),
	.C(m118),
	.D(N_123_i),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m172_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m379_1_0_wmux_0  (
	.FCO(m379_1_0_co1),
	.S(m379_1_0_wmux_0_S),
	.Y(m379_1_0_wmux_0_Y),
	.B(twiddle_index[4]),
	.C(m97),
	.D(m202),
	.A(m379_1_0_y0),
	.FCI(m379_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m379_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m379_1_0_wmux  (
	.FCO(m379_1_0_co0),
	.S(m379_1_0_wmux_S),
	.Y(m379_1_0_y0),
	.B(twiddle_index[4]),
	.C(N_119_i),
	.D(m40),
	.A(twiddle_index[0]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m379_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m418_1_0_wmux_0  (
	.FCO(m418_1_0_co1),
	.S(m418_1_0_wmux_0_S),
	.Y(m418_1_0_wmux_0_Y),
	.B(twiddle_index[5]),
	.C(N_270_i),
	.D(N_2_i),
	.A(m418_1_0_y0),
	.FCI(m418_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m418_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m418_1_0_wmux  (
	.FCO(m418_1_0_co0),
	.S(m418_1_0_wmux_S),
	.Y(m418_1_0_y0),
	.B(twiddle_index[5]),
	.C(m3),
	.D(N_28_i),
	.A(twiddle_index[4]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m418_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m215_1_0_wmux_0  (
	.FCO(m215_1_0_co1),
	.S(m215_1_0_wmux_0_S),
	.Y(m215_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_213_i),
	.D(m213),
	.A(m215_1_0_y0),
	.FCI(m215_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m215_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m215_1_0_wmux  (
	.FCO(m215_1_0_co0),
	.S(m215_1_0_wmux_S),
	.Y(m215_1_0_y0),
	.B(twiddle_index[6]),
	.C(i3_mux_7_i_0),
	.D(N_209_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m215_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m110_1_0_wmux_0  (
	.FCO(m110_1_0_co1),
	.S(m110_1_0_wmux_0_S),
	.Y(m110_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(m104),
	.D(i3_mux_2),
	.A(m110_1_0_y0),
	.FCI(m110_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m110_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m110_1_0_wmux  (
	.FCO(m110_1_0_co0),
	.S(m110_1_0_wmux_S),
	.Y(m110_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_95_i),
	.D(m99_1_0_wmux_0_Y),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m110_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m56_1_0_wmux_0  (
	.FCO(m56_1_0_co1),
	.S(m56_1_0_wmux_0_S),
	.Y(m56_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(i3_mux_i),
	.D(i3_mux_0),
	.A(m56_1_0_y0),
	.FCI(m56_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m56_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m56_1_0_wmux  (
	.FCO(m56_1_0_co0),
	.S(m56_1_0_wmux_S),
	.Y(m56_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_40_i_0),
	.D(N_47_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m56_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m259_1_0_wmux_0  (
	.FCO(m259_1_0_co1),
	.S(m259_1_0_wmux_0_S),
	.Y(m259_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m254),
	.D(m257),
	.A(m259_1_0_y0),
	.FCI(m259_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m259_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m259_1_0_wmux  (
	.FCO(m259_1_0_co0),
	.S(m259_1_0_wmux_S),
	.Y(m259_1_0_y0),
	.B(twiddle_index[7]),
	.C(i4_mux_12),
	.D(N_249_i_0),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m259_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m294_1_0_wmux_0  (
	.FCO(m294_1_0_co1),
	.S(m294_1_0_wmux_0_S),
	.Y(m294_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(N_291_i),
	.D(N_453_mux),
	.A(m294_1_0_y0),
	.FCI(m294_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m294_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m294_1_0_wmux  (
	.FCO(m294_1_0_co0),
	.S(m294_1_0_wmux_S),
	.Y(m294_1_0_y0),
	.B(twiddle_index[7]),
	.C(i4_mux_14),
	.D(m286),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m294_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m392_1_0_wmux_0  (
	.FCO(m392_1_0_co1),
	.S(m392_1_0_wmux_0_S),
	.Y(m392_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_390_i),
	.D(m390),
	.A(m392_1_0_y0),
	.FCI(m392_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m392_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m392_1_0_wmux  (
	.FCO(m392_1_0_co0),
	.S(m392_1_0_wmux_S),
	.Y(m392_1_0_y0),
	.B(twiddle_index[6]),
	.C(i3_mux_10_i_0),
	.D(N_387_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m392_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m130_1_0_wmux_0  (
	.FCO(m130_1_0_co1),
	.S(m130_1_0_wmux_0_S),
	.Y(m130_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(i3_mux_3),
	.D(m128),
	.A(m130_1_0_y0),
	.FCI(m130_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m130_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m130_1_0_wmux  (
	.FCO(m130_1_0_co0),
	.S(m130_1_0_wmux_S),
	.Y(m130_1_0_y0),
	.B(twiddle_index[6]),
	.C(m115_1_0_wmux_0_Y),
	.D(m120),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m130_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m381_1_0_wmux_0  (
	.FCO(m381_1_0_co1),
	.S(m381_1_0_wmux_0_S),
	.Y(m381_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(N_377_i),
	.D(m379_1_0_wmux_0_Y),
	.A(m381_1_0_y0),
	.FCI(m381_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m381_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m381_1_0_wmux  (
	.FCO(m381_1_0_co0),
	.S(m381_1_0_wmux_S),
	.Y(m381_1_0_y0),
	.B(twiddle_index[6]),
	.C(m372),
	.D(m374),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m381_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m201_1_0_wmux_0  (
	.FCO(m201_1_0_co1),
	.S(m201_1_0_wmux_0_S),
	.Y(m201_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(m196),
	.D(m199),
	.A(m201_1_0_y0),
	.FCI(m201_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m201_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m201_1_0_wmux  (
	.FCO(m201_1_0_co0),
	.S(m201_1_0_wmux_S),
	.Y(m201_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_191_i_0),
	.D(i3_mux_6_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m201_1_0_wmux .INIT=20'h0FA44;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m410_1_0_wmux_0  (
	.FCO(m410_1_0_co1),
	.S(m410_1_0_wmux_0_S),
	.Y(m410_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m406),
	.D(m408),
	.A(m410_1_0_y0),
	.FCI(m410_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m410_1_0_wmux_0 .INIT=20'h0F588;
// @18:215
  ARI1 \sin_twid_1_0_16_0_.m410_1_0_wmux  (
	.FCO(m410_1_0_co0),
	.S(m410_1_0_wmux_S),
	.Y(m410_1_0_y0),
	.B(twiddle_index[7]),
	.C(N_399_i_0),
	.D(N_403_i_0),
	.A(twiddle_index[6]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m410_1_0_wmux .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_3  (
	.FCO(m370_2_1_0_wmux_3_FCO),
	.S(m370_2_1_0_wmux_3_S),
	.Y(m370_2_1_0_wmux_3_Y),
	.B(m370_2_1_0_y1),
	.C(twiddle_index[7]),
	.D(VCC),
	.A(m370_2_1_0_y3),
	.FCI(m370_2_1_0_co1_0)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_3 .INIT=20'h0EC2C;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_2  (
	.FCO(m370_2_1_0_co1_0),
	.S(m370_2_1_0_wmux_2_S),
	.Y(m370_2_1_0_y3),
	.B(twiddle_index[6]),
	.C(m365_2),
	.D(m367),
	.A(m370_2_1_0_y0_0),
	.FCI(m370_2_1_0_co0_0)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_2 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_1  (
	.FCO(m370_2_1_0_co0_0),
	.S(m370_2_1_0_wmux_1_S),
	.Y(m370_2_1_0_y0_0),
	.B(twiddle_index[6]),
	.C(i3_mux_9),
	.D(m361),
	.A(twiddle_index[5]),
	.FCI(m370_2_1_0_co1)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_1 .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux_0  (
	.FCO(m370_2_1_0_co1),
	.S(m370_2_1_0_wmux_0_S),
	.Y(m370_2_1_0_y1),
	.B(twiddle_index[6]),
	.C(N_352_i),
	.D(m354_1_0_wmux_0_Y),
	.A(m370_2_1_0_y0),
	.FCI(m370_2_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux_0 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m370_2_1_0_wmux  (
	.FCO(m370_2_1_0_co0),
	.S(m370_2_1_0_wmux_S),
	.Y(m370_2_1_0_y0),
	.B(twiddle_index[6]),
	.C(N_343_i_0),
	.D(i3_mux_8_i_0),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m370_2_1_0_wmux .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_3  (
	.FCO(m158_2_1_0_wmux_3_FCO),
	.S(m158_2_1_0_wmux_3_S),
	.Y(m158_2_1_0_wmux_3_Y),
	.B(m158_2_1_0_y1),
	.C(twiddle_index[7]),
	.D(VCC),
	.A(m158_2_1_0_y3),
	.FCI(m158_2_1_0_co1_0)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_3 .INIT=20'h0EC2C;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_2  (
	.FCO(m158_2_1_0_co1_0),
	.S(m158_2_1_0_wmux_2_S),
	.Y(m158_2_1_0_y3),
	.B(twiddle_index[6]),
	.C(N_154_i),
	.D(m155),
	.A(m158_2_1_0_y0_0),
	.FCI(m158_2_1_0_co0_0)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_2 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_1  (
	.FCO(m158_2_1_0_co0_0),
	.S(m158_2_1_0_wmux_1_S),
	.Y(m158_2_1_0_y0_0),
	.B(twiddle_index[6]),
	.C(i3_mux_5),
	.D(m150_1_0_wmux_0_Y),
	.A(twiddle_index[5]),
	.FCI(m158_2_1_0_co1)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_1 .INIT=20'h0FA44;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux_0  (
	.FCO(m158_2_1_0_co1),
	.S(m158_2_1_0_wmux_0_S),
	.Y(m158_2_1_0_y1),
	.B(twiddle_index[6]),
	.C(m137),
	.D(m141_2),
	.A(m158_2_1_0_y0),
	.FCI(m158_2_1_0_co0)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux_0 .INIT=20'h0F588;
  ARI1 \sin_twid_1_0_16_0_.m158_2_1_0_wmux  (
	.FCO(m158_2_1_0_co0),
	.S(m158_2_1_0_wmux_S),
	.Y(m158_2_1_0_y0),
	.B(twiddle_index[6]),
	.C(m128),
	.D(i3_mux_4),
	.A(twiddle_index[5]),
	.FCI(VCC)
);
defparam \sin_twid_1_0_16_0_.m158_2_1_0_wmux .INIT=20'h0FA44;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m60_3  (
	.A(twiddle_index[4]),
	.B(m7),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m60_2)
);
defparam \sin_twid_1_0_16_0_.m60_3 .INIT=16'h8200;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m17  (
	.A(twiddle_index[1]),
	.B(twiddle_index[3]),
	.C(twiddle_index[2]),
	.Y(m17)
);
defparam \sin_twid_1_0_16_0_.m17 .INIT=8'h62;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m169_2_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[3]),
	.C(m1),
	.D(twiddle_index[4]),
	.Y(m169_2_1)
);
defparam \sin_twid_1_0_16_0_.m169_2_1_0 .INIT=16'h2777;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m435  (
	.A(twiddle_index[7]),
	.B(twiddle_index[8]),
	.C(m435_1_1),
	.D(m431_2_1),
	.Y(m435)
);
defparam \sin_twid_1_0_16_0_.m435 .INIT=16'h0E1F;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m435_1_1  (
	.A(twiddle_index[8]),
	.B(twiddle_index[6]),
	.C(m432),
	.D(m305),
	.Y(m435_1_1)
);
defparam \sin_twid_1_0_16_0_.m435_1_1 .INIT=16'h10BA;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m317  (
	.A(m317_1_0),
	.B(twiddle_index[8]),
	.C(m305),
	.Y(m317)
);
defparam \sin_twid_1_0_16_0_.m317 .INIT=8'hB8;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m317_1_0  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(m314),
	.D(m313),
	.Y(m317_1_0)
);
defparam \sin_twid_1_0_16_0_.m317_1_0 .INIT=16'h7520;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m330  (
	.A(twiddle_index[8]),
	.B(m330_1_0),
	.C(m323),
	.Y(m330)
);
defparam \sin_twid_1_0_16_0_.m330 .INIT=8'h72;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m330_1_0  (
	.A(twiddle_index[7]),
	.B(N_450_mux),
	.C(m326),
	.Y(m330_1_0)
);
defparam \sin_twid_1_0_16_0_.m330_1_0 .INIT=8'h72;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m445  (
	.A(m445_1_1),
	.B(N_458_mux),
	.C(twiddle_index[8]),
	.D(m444_e),
	.Y(m445)
);
defparam \sin_twid_1_0_16_0_.m445 .INIT=16'hF5C5;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m445_1_1  (
	.A(twiddle_index[7]),
	.B(twiddle_index[5]),
	.C(m444_e),
	.D(m296),
	.Y(m445_1_1)
);
defparam \sin_twid_1_0_16_0_.m445_1_1 .INIT=16'h0515;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_399_i  (
	.A(N_399_i_1_1),
	.B(twiddle_index[5]),
	.C(m397),
	.Y(N_399_i_0)
);
defparam \sin_twid_1_0_16_0_.N_399_i .INIT=8'hE2;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_399_i_1_1  (
	.A(twiddle_index[4]),
	.B(m241),
	.C(m239),
	.Y(N_399_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_399_i_1_1 .INIT=8'h27;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m326  (
	.A(twiddle_index[6]),
	.B(m326_1_0),
	.C(m326_1),
	.Y(m326)
);
defparam \sin_twid_1_0_16_0_.m326 .INIT=8'hF1;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m326_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m306),
	.D(m3),
	.Y(m326_1_0)
);
defparam \sin_twid_1_0_16_0_.m326_1_0 .INIT=16'h6745;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m323  (
	.A(twiddle_index[6]),
	.B(twiddle_index[7]),
	.C(m323_1_2),
	.D(m321),
	.Y(m323)
);
defparam \sin_twid_1_0_16_0_.m323 .INIT=16'hF971;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m323_1_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m299),
	.D(m296),
	.Y(m323_1_2)
);
defparam \sin_twid_1_0_16_0_.m323_1_2 .INIT=16'h46CE;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m441  (
	.A(twiddle_index[7]),
	.B(m441_1_0),
	.C(m441_1),
	.Y(m441)
);
defparam \sin_twid_1_0_16_0_.m441 .INIT=8'hF1;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m441_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m296),
	.D(m213),
	.Y(m441_1_0)
);
defparam \sin_twid_1_0_16_0_.m441_1_0 .INIT=16'h0426;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_191_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m17),
	.D(N_191_i_1_0),
	.Y(N_191_i_0)
);
defparam \sin_twid_1_0_16_0_.N_191_i .INIT=16'hCD23;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_191_i_1_0  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m11),
	.D(m189),
	.Y(N_191_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_191_i_1_0 .INIT=16'h12DE;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m272  (
	.A(m220),
	.B(m272_1_2),
	.C(twiddle_index[5]),
	.D(m4),
	.Y(m272)
);
defparam \sin_twid_1_0_16_0_.m272 .INIT=16'h2CEC;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m272_1_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(N_270_i),
	.D(m267),
	.Y(m272_1_2)
);
defparam \sin_twid_1_0_16_0_.m272_1_2 .INIT=16'h3726;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_47_i  (
	.A(twiddle_index[4]),
	.B(m46_2),
	.C(N_47_i_1_0),
	.D(m43),
	.Y(N_47_i_0)
);
defparam \sin_twid_1_0_16_0_.N_47_i .INIT=16'h0323;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_47_i_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m40),
	.D(m41),
	.Y(N_47_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_47_i_1_0 .INIT=16'h3276;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_228_i  (
	.A(N_228_i_1_1),
	.B(m154),
	.C(twiddle_index[4]),
	.D(m95),
	.Y(N_228_i)
);
defparam \sin_twid_1_0_16_0_.N_228_i .INIT=16'h8ADA;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_228_i_1_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m11),
	.D(m35),
	.Y(N_228_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_228_i_1_1 .INIT=16'h5746;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_390_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[4]),
	.C(m3),
	.D(N_390_i_1_1),
	.Y(N_390_i)
);
defparam \sin_twid_1_0_16_0_.N_390_i .INIT=16'h0CBB;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_390_i_1_1  (
	.A(twiddle_index[4]),
	.B(m222),
	.C(twiddle_index[3]),
	.D(twiddle_index[0]),
	.Y(N_390_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_390_i_1_1 .INIT=16'h11AF;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_343_i  (
	.A(twiddle_index[4]),
	.B(m205_2),
	.C(N_343_i_1_0),
	.D(m23),
	.Y(N_343_i_0)
);
defparam \sin_twid_1_0_16_0_.N_343_i .INIT=16'h3212;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_343_i_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m24),
	.D(m37),
	.Y(N_343_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_343_i_1_0 .INIT=16'h3276;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m282  (
	.A(m282_1_1),
	.B(m282_1_0),
	.C(twiddle_index[4]),
	.D(m267),
	.Y(i4_mux_14)
);
defparam \sin_twid_1_0_16_0_.m282 .INIT=16'hA353;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m282_1_1  (
	.A(m274_e),
	.B(twiddle_index[5]),
	.Y(m282_1_1)
);
defparam \sin_twid_1_0_16_0_.m282_1_1 .INIT=4'h4;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m282_1_0  (
	.A(twiddle_index[5]),
	.B(m274_e),
	.C(m93),
	.D(m3),
	.Y(m282_1_0)
);
defparam \sin_twid_1_0_16_0_.m282_1_0 .INIT=16'h2E1D;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m276  (
	.A(m276_1_1),
	.B(twiddle_index[4]),
	.C(m276_1_0),
	.D(m220),
	.Y(i4_mux_13)
);
defparam \sin_twid_1_0_16_0_.m276 .INIT=16'h8B47;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m276_1_1  (
	.A(m274_e),
	.B(twiddle_index[5]),
	.Y(m276_1_1)
);
defparam \sin_twid_1_0_16_0_.m276_1_1 .INIT=4'h4;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m276_1_0  (
	.A(twiddle_index[5]),
	.B(m268),
	.C(m274_e),
	.D(m93),
	.Y(m276_1_0)
);
defparam \sin_twid_1_0_16_0_.m276_1_0 .INIT=16'h3A35;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m374  (
	.A(twiddle_index[4]),
	.B(m374_1),
	.C(m176_2),
	.D(m176_1),
	.Y(m374)
);
defparam \sin_twid_1_0_16_0_.m374 .INIT=16'hFFF4;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m374_1_0  (
	.A(twiddle_index[0]),
	.B(m113),
	.C(m44),
	.Y(m374_1)
);
defparam \sin_twid_1_0_16_0_.m374_1_0 .INIT=8'h1B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m235  (
	.A(m235_1_1),
	.B(m134_1),
	.C(twiddle_index[0]),
	.D(m35),
	.Y(m235)
);
defparam \sin_twid_1_0_16_0_.m235 .INIT=16'hDDCD;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m235_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m6),
	.D(m229),
	.Y(m235_1_1)
);
defparam \sin_twid_1_0_16_0_.m235_1_0 .INIT=16'h5476;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m199  (
	.A(twiddle_index[4]),
	.B(m117),
	.C(m199_1_2),
	.D(m97),
	.Y(m199)
);
defparam \sin_twid_1_0_16_0_.m199 .INIT=16'h8F85;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m199_1_2  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m13),
	.D(m41),
	.Y(m199_1_2)
);
defparam \sin_twid_1_0_16_0_.m199_1_2 .INIT=16'h3726;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m104  (
	.A(m104_1_1),
	.B(m51_2),
	.C(twiddle_index[4]),
	.D(m102),
	.Y(m104)
);
defparam \sin_twid_1_0_16_0_.m104 .INIT=16'hCEEE;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m104_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m40),
	.D(m41),
	.Y(m104_1_1)
);
defparam \sin_twid_1_0_16_0_.m104_1_1 .INIT=16'h2367;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m137  (
	.A(m137_1_1),
	.B(m137_0),
	.C(twiddle_index[4]),
	.D(m118),
	.Y(m137)
);
defparam \sin_twid_1_0_16_0_.m137 .INIT=16'hDDDC;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m137_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m13),
	.D(m41),
	.Y(m137_1_1)
);
defparam \sin_twid_1_0_16_0_.m137_1_1 .INIT=16'h193B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m180  (
	.A(m180_1_1),
	.B(m46_2),
	.C(twiddle_index[0]),
	.D(m138),
	.Y(m180)
);
defparam \sin_twid_1_0_16_0_.m180 .INIT=16'hEFEC;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m180_1_1  (
	.A(N_83_i),
	.B(twiddle_index[4]),
	.Y(m180_1_1)
);
defparam \sin_twid_1_0_16_0_.m180_1_1 .INIT=4'h2;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m303  (
	.A(twiddle_index[4]),
	.B(m303_1),
	.C(m303_1_0),
	.D(m220),
	.Y(m303)
);
defparam \sin_twid_1_0_16_0_.m303 .INIT=16'hDCFC;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m303_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[1]),
	.C(twiddle_index[4]),
	.D(m7),
	.Y(m303_1_0)
);
defparam \sin_twid_1_0_16_0_.m303_1_0 .INIT=16'h5150;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m183  (
	.A(m183_1_2),
	.B(N_113_i),
	.C(twiddle_index[4]),
	.D(m14),
	.Y(m183)
);
defparam \sin_twid_1_0_16_0_.m183 .INIT=16'hBA1A;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m183_1_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m44),
	.D(m102),
	.Y(m183_1_2)
);
defparam \sin_twid_1_0_16_0_.m183_1_2 .INIT=16'h4657;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m128  (
	.A(m128_0),
	.B(twiddle_index[0]),
	.C(m128_1_1),
	.D(m37),
	.Y(m128)
);
defparam \sin_twid_1_0_16_0_.m128 .INIT=16'hABAF;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m128_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m24),
	.D(m75),
	.Y(m128_1_1)
);
defparam \sin_twid_1_0_16_0_.m128_1_1 .INIT=16'h5746;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m196  (
	.A(m196_2),
	.B(twiddle_index[4]),
	.C(m196_1_0),
	.D(m196_1),
	.Y(m196)
);
defparam \sin_twid_1_0_16_0_.m196 .INIT=16'hFFBA;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m196_1_0  (
	.A(N_113_i),
	.B(twiddle_index[0]),
	.C(m40),
	.Y(m196_1_0)
);
defparam \sin_twid_1_0_16_0_.m196_1_0 .INIT=8'h2E;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m401  (
	.A(m210),
	.B(m401_1_2),
	.C(twiddle_index[4]),
	.D(m95),
	.Y(m401)
);
defparam \sin_twid_1_0_16_0_.m401 .INIT=16'hC7C4;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m401_1_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m11),
	.D(m35),
	.Y(m401_1_2)
);
defparam \sin_twid_1_0_16_0_.m401_1_2 .INIT=16'h5D19;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m308  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(m308_1_1),
	.D(m3),
	.Y(m308)
);
defparam \sin_twid_1_0_16_0_.m308 .INIT=16'h7430;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m308_1_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m71),
	.D(m267),
	.Y(m308_1_1)
);
defparam \sin_twid_1_0_16_0_.m308_1_1 .INIT=16'h10DC;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m120  (
	.A(m41),
	.B(twiddle_index[4]),
	.C(m120_1_2),
	.D(m13),
	.Y(m120)
);
defparam \sin_twid_1_0_16_0_.m120 .INIT=16'h2F2C;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m120_1_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m117),
	.D(m118),
	.Y(m120_1_2)
);
defparam \sin_twid_1_0_16_0_.m120_1_2 .INIT=16'h51D9;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m243  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m243_1_2),
	.D(m207),
	.Y(i4_mux_12)
);
defparam \sin_twid_1_0_16_0_.m243 .INIT=16'h0E1F;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m243_1_2  (
	.A(twiddle_index[4]),
	.B(m241),
	.C(m239),
	.Y(m243_1_2)
);
defparam \sin_twid_1_0_16_0_.m243_1_2 .INIT=8'h1B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m414  (
	.A(m414_1_2),
	.B(m27),
	.C(twiddle_index[0]),
	.D(m7),
	.Y(i5_mux_5)
);
defparam \sin_twid_1_0_16_0_.m414 .INIT=16'h585D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m414_1_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[0]),
	.C(m250),
	.Y(m414_1_2)
);
defparam \sin_twid_1_0_16_0_.m414_1_2 .INIT=8'h59;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_7_i  (
	.A(twiddle_index[0]),
	.B(m128_0),
	.C(m205_2),
	.D(i3_mux_7_i_1),
	.Y(i3_mux_7_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_7_i .INIT=16'h0302;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.i3_mux_7_i_1  (
	.A(twiddle_index[4]),
	.B(m202),
	.C(m23),
	.Y(i3_mux_7_i_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_7_i_1 .INIT=8'h1B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_213_i  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m154),
	.D(N_213_i_1_1),
	.Y(N_213_i)
);
defparam \sin_twid_1_0_16_0_.N_213_i .INIT=16'hEF01;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_213_i_1_1  (
	.A(m210),
	.B(twiddle_index[4]),
	.C(m93),
	.Y(N_213_i_1_1)
);
defparam \sin_twid_1_0_16_0_.N_213_i_1_1 .INIT=8'h1D;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_154_i  (
	.A(N_154_i_1_0),
	.B(m137_0),
	.C(twiddle_index[4]),
	.D(m24),
	.Y(N_154_i)
);
defparam \sin_twid_1_0_16_0_.N_154_i .INIT=16'h0131;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_154_i_1_0  (
	.A(m118),
	.B(twiddle_index[0]),
	.Y(N_154_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_154_i_1_0 .INIT=4'h4;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_10_i  (
	.A(twiddle_index[0]),
	.B(m134_0),
	.C(m68_0),
	.D(i3_mux_10_i_1),
	.Y(i3_mux_10_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_10_i .INIT=16'h0301;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.i3_mux_10_i_1  (
	.A(m85),
	.B(twiddle_index[4]),
	.C(m37),
	.Y(i3_mux_10_i_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_10_i_1 .INIT=8'h47;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_387_i  (
	.A(N_387_i_1_0),
	.B(m345_1),
	.C(twiddle_index[4]),
	.D(m66),
	.Y(N_387_i_0)
);
defparam \sin_twid_1_0_16_0_.N_387_i .INIT=16'h0131;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_387_i_1_0  (
	.A(m206),
	.B(twiddle_index[0]),
	.Y(N_387_i_1_0)
);
defparam \sin_twid_1_0_16_0_.N_387_i_1_0 .INIT=4'h1;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_8_i  (
	.A(m137_0),
	.B(twiddle_index[4]),
	.C(m345_1),
	.D(i3_mux_8_i_1),
	.Y(i3_mux_8_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_8_i .INIT=16'h0501;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.i3_mux_8_i_1  (
	.A(m202),
	.B(twiddle_index[0]),
	.C(m37),
	.Y(i3_mux_8_i_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_8_i_1 .INIT=8'h47;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_6_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m14),
	.D(i3_mux_6_i_1),
	.Y(i3_mux_6_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_6_i .INIT=16'hA875;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.i3_mux_6_i_1  (
	.A(twiddle_index[0]),
	.B(m138),
	.C(m113),
	.Y(i3_mux_6_i_1)
);
defparam \sin_twid_1_0_16_0_.i3_mux_6_i_1 .INIT=8'h1B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m285  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m285_1_1),
	.Y(m285)
);
defparam \sin_twid_1_0_16_0_.m285 .INIT=16'h7F0C;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m285_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m7),
	.D(m268),
	.Y(m285_1_1)
);
defparam \sin_twid_1_0_16_0_.m285_1_1 .INIT=16'h3276;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m79  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m40),
	.D(m79_1_2),
	.Y(m79)
);
defparam \sin_twid_1_0_16_0_.m79 .INIT=16'hE691;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m79_1_2  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m12),
	.D(m75),
	.Y(m79_1_2)
);
defparam \sin_twid_1_0_16_0_.m79_1_2 .INIT=16'h487B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m266  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m266_2),
	.D(m266_1_0),
	.Y(m266)
);
defparam \sin_twid_1_0_16_0_.m266 .INIT=16'hF4F2;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m266_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m71),
	.D(m3),
	.Y(m266_1_0)
);
defparam \sin_twid_1_0_16_0_.m266_1_0 .INIT=16'h048C;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m68  (
	.A(m68_0),
	.B(m68_1_1),
	.C(twiddle_index[4]),
	.D(m37),
	.Y(m68)
);
defparam \sin_twid_1_0_16_0_.m68 .INIT=16'hBABB;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m68_1_1  (
	.A(twiddle_index[4]),
	.B(m66),
	.C(twiddle_index[0]),
	.Y(m68_1_1)
);
defparam \sin_twid_1_0_16_0_.m68_1_1 .INIT=8'h2D;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m31  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m27),
	.D(m31_1_0),
	.Y(m31)
);
defparam \sin_twid_1_0_16_0_.m31 .INIT=16'hBA10;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m31_1_1  (
	.A(twiddle_index[4]),
	.B(twiddle_index[1]),
	.C(m1),
	.D(m7),
	.Y(m31_1_0)
);
defparam \sin_twid_1_0_16_0_.m31_1_1 .INIT=16'h2A7F;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m87  (
	.A(twiddle_index[0]),
	.B(m87_1_0),
	.C(m85),
	.Y(m87)
);
defparam \sin_twid_1_0_16_0_.m87 .INIT=8'h8D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m87_1_0  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m1),
	.Y(m87_1_0)
);
defparam \sin_twid_1_0_16_0_.m87_1_0 .INIT=8'h74;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m125  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(N_123_i),
	.D(m125_1_0),
	.Y(i3_mux_3)
);
defparam \sin_twid_1_0_16_0_.m125 .INIT=16'h40FB;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m125_1_0  (
	.A(twiddle_index[2]),
	.B(twiddle_index[0]),
	.C(m6),
	.Y(m125_1_0)
);
defparam \sin_twid_1_0_16_0_.m125_1_0 .INIT=8'h1D;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m359  (
	.A(m51_0),
	.B(m359_1_0),
	.C(twiddle_index[0]),
	.D(m51),
	.Y(i3_mux_9)
);
defparam \sin_twid_1_0_16_0_.m359 .INIT=16'hFFEA;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m359_1_0  (
	.A(twiddle_index[4]),
	.B(twiddle_index[1]),
	.C(m1),
	.D(m7),
	.Y(m359_1_0)
);
defparam \sin_twid_1_0_16_0_.m359_1_0 .INIT=16'h7D6C;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m147  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m147_1_1),
	.Y(i3_mux_5)
);
defparam \sin_twid_1_0_16_0_.m147 .INIT=16'h8455;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m147_1_1  (
	.A(twiddle_index[4]),
	.B(m7),
	.C(twiddle_index[0]),
	.Y(m147_1_1)
);
defparam \sin_twid_1_0_16_0_.m147_1_1 .INIT=8'h0E;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m108  (
	.A(m60_0),
	.B(m108_1_0),
	.C(twiddle_index[0]),
	.D(m60),
	.Y(i3_mux_2)
);
defparam \sin_twid_1_0_16_0_.m108 .INIT=16'hFFEA;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m108_1_0  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m43),
	.Y(m108_1_0)
);
defparam \sin_twid_1_0_16_0_.m108_1_0 .INIT=16'h3B08;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m63  (
	.A(m63_1_2),
	.B(twiddle_index[0]),
	.C(m44),
	.Y(m63)
);
defparam \sin_twid_1_0_16_0_.m63 .INIT=8'h2E;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m63_1_2  (
	.A(twiddle_index[1]),
	.B(m7),
	.C(m1),
	.Y(m63_1_2)
);
defparam \sin_twid_1_0_16_0_.m63_1_2 .INIT=8'h4E;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m185_1_1  (
	.A(m176_2),
	.B(twiddle_index[4]),
	.C(m185_1_1_1),
	.D(m176_1),
	.Y(m185_1_1)
);
defparam \sin_twid_1_0_16_0_.m185_1_1 .INIT=16'h0054;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m185_1_1_1  (
	.A(m40),
	.B(twiddle_index[0]),
	.C(m13),
	.Y(m185_1_1_1)
);
defparam \sin_twid_1_0_16_0_.m185_1_1_1 .INIT=8'h47;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m185_1  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m185_1_1),
	.D(m172_1_0_wmux_0_Y),
	.Y(m185_1)
);
defparam \sin_twid_1_0_16_0_.m185_1 .INIT=16'h8C9D;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m33_1  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(m33_1_1),
	.D(m19_1_0_wmux_0_Y),
	.Y(m33_1)
);
defparam \sin_twid_1_0_16_0_.m33_1 .INIT=16'h98DC;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m33_1_1  (
	.A(twiddle_index[4]),
	.B(m9),
	.C(m4),
	.Y(m33_1_1)
);
defparam \sin_twid_1_0_16_0_.m33_1_1 .INIT=8'h27;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m365_1  (
	.A(twiddle_index[4]),
	.B(m365_1_1),
	.C(twiddle_index[2]),
	.D(twiddle_index[0]),
	.Y(m365_1)
);
defparam \sin_twid_1_0_16_0_.m365_1 .INIT=16'hBE05;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m365_1_1  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m365_1_1)
);
defparam \sin_twid_1_0_16_0_.m365_1_1 .INIT=8'h1F;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m141_1  (
	.A(twiddle_index[4]),
	.B(m141_1_1),
	.C(twiddle_index[3]),
	.D(twiddle_index[0]),
	.Y(m141_1)
);
defparam \sin_twid_1_0_16_0_.m141_1 .INIT=16'hBE41;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m141_1_1  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(twiddle_index[0]),
	.Y(m141_1_1)
);
defparam \sin_twid_1_0_16_0_.m141_1_1 .INIT=8'h46;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m349_2  (
	.A(twiddle_index[1]),
	.B(twiddle_index[0]),
	.C(m349_2_1_0),
	.D(m5),
	.Y(m349_2)
);
defparam \sin_twid_1_0_16_0_.m349_2 .INIT=16'h9786;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m349_2_1_0  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m349_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m349_2_1_0 .INIT=16'h6340;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m91_2_0  (
	.A(m84_1_0_wmux_0_Y),
	.B(twiddle_index[6]),
	.C(m91_1_0),
	.D(m91_2_0_1),
	.Y(m91_2_0)
);
defparam \sin_twid_1_0_16_0_.m91_2_0 .INIT=16'h34F4;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m91_2_0_1  (
	.A(m87),
	.B(twiddle_index[4]),
	.C(m27),
	.Y(m91_2_0_1)
);
defparam \sin_twid_1_0_16_0_.m91_2_0_1 .INIT=8'h2E;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m169_2  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m169_2_1),
	.D(m154),
	.Y(m169_2)
);
defparam \sin_twid_1_0_16_0_.m169_2 .INIT=16'hAD25;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m169_2_0  (
	.A(twiddle_index[5]),
	.B(m169_2_0_1),
	.C(m164),
	.Y(m169_2_0)
);
defparam \sin_twid_1_0_16_0_.m169_2_0 .INIT=8'hD8;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m169_2_0_1  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m167_e),
	.D(m5),
	.Y(m169_2_0_1)
);
defparam \sin_twid_1_0_16_0_.m169_2_0_1 .INIT=16'h4676;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m238_2_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m222),
	.D(m93),
	.Y(m238_2_1)
);
defparam \sin_twid_1_0_16_0_.m238_2_1_0 .INIT=16'h1B5F;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m238_2  (
	.A(m238_2_1),
	.B(twiddle_index[6]),
	.C(m223),
	.D(N_220_i),
	.Y(m238_2)
);
defparam \sin_twid_1_0_16_0_.m238_2 .INIT=16'hF7C4;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m431_2  (
	.A(m431_1),
	.B(m431_2_1_0),
	.C(twiddle_index[3]),
	.D(twiddle_index[5]),
	.Y(m431_2)
);
defparam \sin_twid_1_0_16_0_.m431_2 .INIT=16'h9AAA;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m431_2_1_0  (
	.A(twiddle_index[0]),
	.B(m431_1),
	.C(twiddle_index[2]),
	.D(twiddle_index[1]),
	.Y(m431_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m431_2_1_0 .INIT=16'h4CCF;
  CFG3 \sin_twid_1_0_16_0_.m431_2_1  (
	.A(m431_2),
	.B(twiddle_index[6]),
	.C(m431_2_0),
	.Y(m431_2_1)
);
defparam \sin_twid_1_0_16_0_.m431_2_1 .INIT=8'hE2;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m431_2_0  (
	.A(m431_1_0),
	.B(m311),
	.C(twiddle_index[5]),
	.Y(m431_2_0)
);
defparam \sin_twid_1_0_16_0_.m431_2_0 .INIT=8'hCA;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m431_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m296),
	.Y(m431_1_0)
);
defparam \sin_twid_1_0_16_0_.m431_1_0 .INIT=8'hD8;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m431_1  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(N_428_i),
	.Y(m431_1)
);
defparam \sin_twid_1_0_16_0_.m431_1 .INIT=8'hD8;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m425_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(N_421_i_0),
	.D(N_312_i_0),
	.Y(m425_1_0)
);
defparam \sin_twid_1_0_16_0_.m425_1_0 .INIT=16'hBA98;
  CFG3 \sin_twid_1_0_16_0_.m238_2_1  (
	.A(twiddle_index[7]),
	.B(m238_2),
	.C(m238_1_0_0_wmux_0_Y),
	.Y(m238_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m238_2_1 .INIT=8'hE4;
  CFG3 \sin_twid_1_0_16_0_.m169_2_1  (
	.A(twiddle_index[6]),
	.B(m169_2),
	.C(m169_2_0),
	.Y(m169_2_1_0)
);
defparam \sin_twid_1_0_16_0_.m169_2_1 .INIT=8'hE4;
  CFG3 \sin_twid_1_0_16_0_.m91_2_1  (
	.A(m91_1_1_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m91_2_0),
	.Y(m91_2_1)
);
defparam \sin_twid_1_0_16_0_.m91_2_1 .INIT=8'hE2;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m91_1_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[6]),
	.C(m79),
	.D(m74),
	.Y(m91_1_0)
);
defparam \sin_twid_1_0_16_0_.m91_1_0 .INIT=16'hB9A8;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m141_2  (
	.A(twiddle_index[4]),
	.B(m141_1),
	.C(m17),
	.D(m43),
	.Y(m141_2)
);
defparam \sin_twid_1_0_16_0_.m141_2 .INIT=16'hE6C4;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m365_2  (
	.A(m365_1),
	.B(m23),
	.C(twiddle_index[4]),
	.D(N_67_i),
	.Y(m365_2)
);
defparam \sin_twid_1_0_16_0_.m365_2 .INIT=16'hDA8A;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m33_2  (
	.A(m26_1_0_wmux_0_Y),
	.B(m33_1),
	.C(twiddle_index[6]),
	.D(m31),
	.Y(m33_2)
);
defparam \sin_twid_1_0_16_0_.m33_2 .INIT=16'hEC2C;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m185_2  (
	.A(m180),
	.B(twiddle_index[6]),
	.C(m185_1),
	.D(m183),
	.Y(m185_2)
);
defparam \sin_twid_1_0_16_0_.m185_2 .INIT=16'hF838;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m54_i  (
	.A(m54_1),
	.B(m54_2),
	.C(m54),
	.D(m54_0),
	.Y(i3_mux_0_i_0)
);
defparam \sin_twid_1_0_16_0_.m54_i .INIT=16'h0001;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m311_i  (
	.A(twiddle_index[4]),
	.B(m1),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(N_312_i_0)
);
defparam \sin_twid_1_0_16_0_.m311_i .INIT=16'hEAAA;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m13_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_14_i)
);
defparam \sin_twid_1_0_16_0_.m13_i .INIT=8'hB6;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m97_i  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(N_98_i)
);
defparam \sin_twid_1_0_16_0_.m97_i .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m118_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_119_i)
);
defparam \sin_twid_1_0_16_0_.m118_i .INIT=8'hC9;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m23_i  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(N_24_i)
);
defparam \sin_twid_1_0_16_0_.m23_i .INIT=8'hB8;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m43_i  (
	.A(m7),
	.B(twiddle_index[1]),
	.Y(N_44_i)
);
defparam \sin_twid_1_0_16_0_.m43_i .INIT=4'h9;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m432  (
	.A(m311),
	.B(twiddle_index[5]),
	.C(m4),
	.Y(m432)
);
defparam \sin_twid_1_0_16_0_.m432 .INIT=8'h9B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m108_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m60_0)
);
defparam \sin_twid_1_0_16_0_.m108_1 .INIT=8'h40;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m108_0  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m60)
);
defparam \sin_twid_1_0_16_0_.m108_0 .INIT=8'h10;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m68_0  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m68_0)
);
defparam \sin_twid_1_0_16_0_.m68_0 .INIT=8'h01;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m359_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m51_0)
);
defparam \sin_twid_1_0_16_0_.m359_1 .INIT=8'h04;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m359_0  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m51)
);
defparam \sin_twid_1_0_16_0_.m359_0 .INIT=8'h01;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m205_3  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m205_2)
);
defparam \sin_twid_1_0_16_0_.m205_3 .INIT=8'h08;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m134_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m134_0)
);
defparam \sin_twid_1_0_16_0_.m134_1 .INIT=8'h04;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m128_1  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[2]),
	.Y(m128_0)
);
defparam \sin_twid_1_0_16_0_.m128_1 .INIT=8'h02;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m444_e  (
	.A(twiddle_index[6]),
	.B(twiddle_index[7]),
	.Y(m444_e)
);
defparam \sin_twid_1_0_16_0_.m444_e .INIT=4'h2;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m274_e  (
	.A(twiddle_index[0]),
	.B(twiddle_index[5]),
	.Y(m274_e)
);
defparam \sin_twid_1_0_16_0_.m274_e .INIT=4'h1;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m167_e  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.Y(m167_e)
);
defparam \sin_twid_1_0_16_0_.m167_e .INIT=4'h4;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m44  (
	.A(twiddle_index[1]),
	.B(twiddle_index[3]),
	.Y(m44)
);
defparam \sin_twid_1_0_16_0_.m44 .INIT=4'h9;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m37  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(m37)
);
defparam \sin_twid_1_0_16_0_.m37 .INIT=4'h9;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m12  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m12)
);
defparam \sin_twid_1_0_16_0_.m12 .INIT=4'h2;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m11  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m11)
);
defparam \sin_twid_1_0_16_0_.m11 .INIT=4'h9;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m7  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m7)
);
defparam \sin_twid_1_0_16_0_.m7 .INIT=4'h1;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m5  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m5)
);
defparam \sin_twid_1_0_16_0_.m5 .INIT=4'h4;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m1  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(m1)
);
defparam \sin_twid_1_0_16_0_.m1 .INIT=4'h8;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m411  (
	.A(twiddle_index[8]),
	.B(m410_1_0_wmux_0_Y),
	.C(m238_2_1_0),
	.Y(m411)
);
defparam \sin_twid_1_0_16_0_.m411 .INIT=8'hB1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m393  (
	.A(m392_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m381_1_0_wmux_0_Y),
	.Y(m393)
);
defparam \sin_twid_1_0_16_0_.m393 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m260  (
	.A(twiddle_index[8]),
	.B(m259_1_0_wmux_0_Y),
	.C(m238_2_1_0),
	.Y(m260)
);
defparam \sin_twid_1_0_16_0_.m260 .INIT=8'hD8;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m216  (
	.A(m215_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m201_1_0_wmux_0_Y),
	.Y(m216)
);
defparam \sin_twid_1_0_16_0_.m216 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m186  (
	.A(m185_2),
	.B(twiddle_index[7]),
	.C(m169_2_1_0),
	.Y(m186)
);
defparam \sin_twid_1_0_16_0_.m186 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m131  (
	.A(twiddle_index[7]),
	.B(m130_1_0_wmux_0_Y),
	.C(m110_1_0_wmux_0_Y),
	.Y(m131)
);
defparam \sin_twid_1_0_16_0_.m131 .INIT=8'h8D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m57  (
	.A(m56_1_0_wmux_0_Y),
	.B(twiddle_index[7]),
	.C(m33_2),
	.Y(m57)
);
defparam \sin_twid_1_0_16_0_.m57 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m54_3  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m54_2)
);
defparam \sin_twid_1_0_16_0_.m54_3 .INIT=8'h08;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m54_2  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(twiddle_index[1]),
	.Y(m54_1)
);
defparam \sin_twid_1_0_16_0_.m54_2 .INIT=8'h20;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m54_0  (
	.A(twiddle_index[4]),
	.B(m44),
	.C(twiddle_index[0]),
	.Y(m54)
);
defparam \sin_twid_1_0_16_0_.m54_0 .INIT=8'h01;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m180_3  (
	.A(twiddle_index[4]),
	.B(m44),
	.C(twiddle_index[0]),
	.Y(m46_2)
);
defparam \sin_twid_1_0_16_0_.m180_3 .INIT=8'h20;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m137_0  (
	.A(twiddle_index[4]),
	.B(m37),
	.C(twiddle_index[0]),
	.Y(m137_0)
);
defparam \sin_twid_1_0_16_0_.m137_0 .INIT=8'h04;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_45_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[3]),
	.Y(N_45_i)
);
defparam \sin_twid_1_0_16_0_.N_45_i .INIT=4'h6;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_2_i  (
	.A(twiddle_index[2]),
	.B(twiddle_index[3]),
	.Y(N_2_i)
);
defparam \sin_twid_1_0_16_0_.N_2_i .INIT=4'h7;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_38_i  (
	.A(twiddle_index[1]),
	.B(twiddle_index[2]),
	.Y(N_38_i)
);
defparam \sin_twid_1_0_16_0_.N_38_i .INIT=4'h6;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m138  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m138)
);
defparam \sin_twid_1_0_16_0_.m138 .INIT=8'h96;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m71  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m71)
);
defparam \sin_twid_1_0_16_0_.m71 .INIT=8'h01;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m43  (
	.A(m7),
	.B(twiddle_index[1]),
	.Y(m43)
);
defparam \sin_twid_1_0_16_0_.m43 .INIT=4'h6;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m268  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m268)
);
defparam \sin_twid_1_0_16_0_.m268 .INIT=8'h7E;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m250  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m250)
);
defparam \sin_twid_1_0_16_0_.m250 .INIT=8'h6E;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m222  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m222)
);
defparam \sin_twid_1_0_16_0_.m222 .INIT=8'h6A;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m210  (
	.A(twiddle_index[3]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m210)
);
defparam \sin_twid_1_0_16_0_.m210 .INIT=8'h74;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m206  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m206)
);
defparam \sin_twid_1_0_16_0_.m206 .INIT=8'h42;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m202  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m5),
	.Y(m202)
);
defparam \sin_twid_1_0_16_0_.m202 .INIT=8'h74;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m154  (
	.A(twiddle_index[3]),
	.B(twiddle_index[1]),
	.C(m11),
	.Y(m154)
);
defparam \sin_twid_1_0_16_0_.m154 .INIT=8'h47;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m122  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(N_123_i)
);
defparam \sin_twid_1_0_16_0_.m122 .INIT=8'h1D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m118  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m118)
);
defparam \sin_twid_1_0_16_0_.m118 .INIT=8'h36;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m117  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m117)
);
defparam \sin_twid_1_0_16_0_.m117 .INIT=8'h2C;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m113  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m113)
);
defparam \sin_twid_1_0_16_0_.m113 .INIT=8'h65;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m112  (
	.A(twiddle_index[3]),
	.B(twiddle_index[1]),
	.C(m11),
	.Y(N_113_i)
);
defparam \sin_twid_1_0_16_0_.m112 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m102  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m102)
);
defparam \sin_twid_1_0_16_0_.m102 .INIT=8'h61;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m97  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m97)
);
defparam \sin_twid_1_0_16_0_.m97 .INIT=8'h74;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m95  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m95)
);
defparam \sin_twid_1_0_16_0_.m95 .INIT=8'h2B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m93  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m93)
);
defparam \sin_twid_1_0_16_0_.m93 .INIT=8'h76;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m85  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m85)
);
defparam \sin_twid_1_0_16_0_.m85 .INIT=8'hD1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m82  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_83_i)
);
defparam \sin_twid_1_0_16_0_.m82 .INIT=8'hDA;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m75  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m75)
);
defparam \sin_twid_1_0_16_0_.m75 .INIT=8'h39;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m66  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m66)
);
defparam \sin_twid_1_0_16_0_.m66 .INIT=8'h46;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m41  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m41)
);
defparam \sin_twid_1_0_16_0_.m41 .INIT=8'h24;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m40  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m40)
);
defparam \sin_twid_1_0_16_0_.m40 .INIT=8'h6D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m35  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m35)
);
defparam \sin_twid_1_0_16_0_.m35 .INIT=8'h62;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m27  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m27)
);
defparam \sin_twid_1_0_16_0_.m27 .INIT=8'h15;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m24  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m24)
);
defparam \sin_twid_1_0_16_0_.m24 .INIT=8'h63;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m23  (
	.A(twiddle_index[2]),
	.B(twiddle_index[1]),
	.C(m12),
	.Y(m23)
);
defparam \sin_twid_1_0_16_0_.m23 .INIT=8'h47;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m14  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m14)
);
defparam \sin_twid_1_0_16_0_.m14 .INIT=8'h1A;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m13  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m13)
);
defparam \sin_twid_1_0_16_0_.m13 .INIT=8'h49;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m6  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m6)
);
defparam \sin_twid_1_0_16_0_.m6 .INIT=8'h23;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m3  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(m3)
);
defparam \sin_twid_1_0_16_0_.m3 .INIT=8'h57;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m51_2  (
	.A(twiddle_index[4]),
	.B(m1),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m51_1)
);
defparam \sin_twid_1_0_16_0_.m51_2 .INIT=16'h4100;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m303_2  (
	.A(twiddle_index[3]),
	.B(twiddle_index[5]),
	.C(twiddle_index[2]),
	.D(twiddle_index[4]),
	.Y(m303_1)
);
defparam \sin_twid_1_0_16_0_.m303_2 .INIT=16'h004C;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_49_i  (
	.A(m1),
	.B(twiddle_index[1]),
	.Y(N_49_i)
);
defparam \sin_twid_1_0_16_0_.N_49_i .INIT=4'h6;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m328  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(twiddle_index[4]),
	.D(m1),
	.Y(N_450_mux)
);
defparam \sin_twid_1_0_16_0_.m328 .INIT=16'h0001;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m394  (
	.A(m393),
	.B(twiddle_index[8]),
	.C(m186),
	.Y(m394)
);
defparam \sin_twid_1_0_16_0_.m394 .INIT=8'hD1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m340  (
	.A(twiddle_index[8]),
	.B(m91_2_1),
	.C(m57),
	.Y(m340)
);
defparam \sin_twid_1_0_16_0_.m340 .INIT=8'hB1;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m306  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m306)
);
defparam \sin_twid_1_0_16_0_.m306 .INIT=16'h0001;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m217  (
	.A(twiddle_index[8]),
	.B(m216),
	.C(m186),
	.Y(m217)
);
defparam \sin_twid_1_0_16_0_.m217 .INIT=8'hD8;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m159  (
	.A(twiddle_index[8]),
	.B(m158_2_1_0_wmux_3_Y),
	.C(m131),
	.Y(m159)
);
defparam \sin_twid_1_0_16_0_.m159 .INIT=8'h8D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m134_3  (
	.A(twiddle_index[4]),
	.B(m117),
	.C(twiddle_index[0]),
	.Y(m134_2)
);
defparam \sin_twid_1_0_16_0_.m134_3 .INIT=8'h80;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m134_2  (
	.A(twiddle_index[4]),
	.B(m24),
	.C(twiddle_index[0]),
	.Y(m134_1)
);
defparam \sin_twid_1_0_16_0_.m134_2 .INIT=8'h10;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m51_3  (
	.A(twiddle_index[4]),
	.B(m14),
	.C(twiddle_index[0]),
	.Y(m51_2)
);
defparam \sin_twid_1_0_16_0_.m51_3 .INIT=8'h80;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m345_2  (
	.A(twiddle_index[4]),
	.B(m23),
	.C(twiddle_index[0]),
	.Y(m345_1)
);
defparam \sin_twid_1_0_16_0_.m345_2 .INIT=8'h40;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m54_1  (
	.A(twiddle_index[4]),
	.B(m17),
	.C(twiddle_index[0]),
	.Y(m54_0)
);
defparam \sin_twid_1_0_16_0_.m54_1 .INIT=8'h02;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m60_2  (
	.A(twiddle_index[4]),
	.B(m17),
	.C(twiddle_index[0]),
	.Y(m60_1)
);
defparam \sin_twid_1_0_16_0_.m60_2 .INIT=8'h10;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m361_0  (
	.A(twiddle_index[4]),
	.B(m102),
	.C(twiddle_index[0]),
	.Y(m361_0)
);
defparam \sin_twid_1_0_16_0_.m361_0 .INIT=8'h04;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_28_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_28_i)
);
defparam \sin_twid_1_0_16_0_.N_28_i .INIT=8'hEA;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_67_i  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.Y(N_67_i)
);
defparam \sin_twid_1_0_16_0_.N_67_i .INIT=8'hB9;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_22_i  (
	.A(m11),
	.B(twiddle_index[1]),
	.C(m5),
	.Y(N_22_i)
);
defparam \sin_twid_1_0_16_0_.N_22_i .INIT=8'h2E;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m314  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m1),
	.Y(m314)
);
defparam \sin_twid_1_0_16_0_.m314 .INIT=8'h76;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m296  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(twiddle_index[3]),
	.D(twiddle_index[2]),
	.Y(m296)
);
defparam \sin_twid_1_0_16_0_.m296 .INIT=16'hC8C0;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m284  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m284)
);
defparam \sin_twid_1_0_16_0_.m284 .INIT=16'h777F;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m213  (
	.A(twiddle_index[1]),
	.B(twiddle_index[4]),
	.C(twiddle_index[3]),
	.D(twiddle_index[2]),
	.Y(m213)
);
defparam \sin_twid_1_0_16_0_.m213 .INIT=16'h0313;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_93_i  (
	.A(twiddle_index[8]),
	.B(m91_2_1),
	.C(m57),
	.Y(N_93_i)
);
defparam \sin_twid_1_0_16_0_.N_93_i .INIT=8'h72;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_372_i  (
	.A(m370_2_1_0_wmux_3_Y),
	.B(twiddle_index[8]),
	.C(m131),
	.Y(N_372_i)
);
defparam \sin_twid_1_0_16_0_.N_372_i .INIT=8'h1D;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m252  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m11),
	.D(m250),
	.Y(N_448_mux)
);
defparam \sin_twid_1_0_16_0_.m252 .INIT=16'h2F0D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m404  (
	.A(m154),
	.B(twiddle_index[0]),
	.C(m11),
	.Y(m404)
);
defparam \sin_twid_1_0_16_0_.m404 .INIT=8'h8B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m366  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m366)
);
defparam \sin_twid_1_0_16_0_.m366 .INIT=16'h6EEA;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m350  (
	.A(m40),
	.B(twiddle_index[0]),
	.C(m13),
	.Y(m350)
);
defparam \sin_twid_1_0_16_0_.m350 .INIT=8'h8B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m311  (
	.A(twiddle_index[4]),
	.B(m1),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m311)
);
defparam \sin_twid_1_0_16_0_.m311 .INIT=16'h1555;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m269  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(N_270_i)
);
defparam \sin_twid_1_0_16_0_.m269 .INIT=16'h8101;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m267  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m267)
);
defparam \sin_twid_1_0_16_0_.m267 .INIT=16'h1115;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m255  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m255)
);
defparam \sin_twid_1_0_16_0_.m255 .INIT=16'h5557;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m253  (
	.A(m27),
	.B(twiddle_index[4]),
	.C(m1),
	.Y(m253)
);
defparam \sin_twid_1_0_16_0_.m253 .INIT=8'h2E;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m241  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m241)
);
defparam \sin_twid_1_0_16_0_.m241 .INIT=16'h39BD;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m239  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m239)
);
defparam \sin_twid_1_0_16_0_.m239 .INIT=16'h4642;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m229  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m229)
);
defparam \sin_twid_1_0_16_0_.m229 .INIT=16'h6223;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m228  (
	.A(twiddle_index[0]),
	.B(m66),
	.C(m35),
	.Y(m228)
);
defparam \sin_twid_1_0_16_0_.m228 .INIT=8'hD8;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m220  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m220)
);
defparam \sin_twid_1_0_16_0_.m220 .INIT=16'h1555;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m207  (
	.A(twiddle_index[0]),
	.B(m206),
	.C(m24),
	.Y(m207)
);
defparam \sin_twid_1_0_16_0_.m207 .INIT=8'hD8;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m197  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m197)
);
defparam \sin_twid_1_0_16_0_.m197 .INIT=16'h49DB;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m181  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m181)
);
defparam \sin_twid_1_0_16_0_.m181 .INIT=16'h5A9E;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m178  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m178)
);
defparam \sin_twid_1_0_16_0_.m178 .INIT=16'h2569;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m163  (
	.A(twiddle_index[0]),
	.B(m95),
	.C(m35),
	.Y(m163)
);
defparam \sin_twid_1_0_16_0_.m163 .INIT=8'hE4;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m155  (
	.A(m154),
	.B(twiddle_index[4]),
	.C(m27),
	.Y(m155)
);
defparam \sin_twid_1_0_16_0_.m155 .INIT=8'hD1;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m42  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m42)
);
defparam \sin_twid_1_0_16_0_.m42 .INIT=16'h2492;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m4  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m4)
);
defparam \sin_twid_1_0_16_0_.m4 .INIT=16'h5777;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m266_3  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(twiddle_index[4]),
	.D(m27),
	.Y(m266_2)
);
defparam \sin_twid_1_0_16_0_.m266_3 .INIT=16'h8008;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m189  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m189)
);
defparam \sin_twid_1_0_16_0_.m189 .INIT=16'h6579;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m134  (
	.A(m134_0),
	.B(m68_0),
	.C(m134_2),
	.D(m134_1),
	.Y(i3_mux_4)
);
defparam \sin_twid_1_0_16_0_.m134 .INIT=16'hFFFE;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m175  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m175)
);
defparam \sin_twid_1_0_16_0_.m175 .INIT=16'h5B9A;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m36  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m36)
);
defparam \sin_twid_1_0_16_0_.m36 .INIT=16'h62D5;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m54  (
	.A(m54_1),
	.B(m54_2),
	.C(m54),
	.D(m54_0),
	.Y(i3_mux_0)
);
defparam \sin_twid_1_0_16_0_.m54 .INIT=16'hFFFE;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m9  (
	.A(twiddle_index[3]),
	.B(twiddle_index[2]),
	.C(twiddle_index[1]),
	.D(twiddle_index[0]),
	.Y(m9)
);
defparam \sin_twid_1_0_16_0_.m9 .INIT=16'h1CDC;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_95_i  (
	.A(m93),
	.B(twiddle_index[4]),
	.Y(N_95_i)
);
defparam \sin_twid_1_0_16_0_.N_95_i .INIT=4'h7;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m74  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m71),
	.Y(m74)
);
defparam \sin_twid_1_0_16_0_.m74 .INIT=16'h596A;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m223_0  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m220),
	.Y(m223)
);
defparam \sin_twid_1_0_16_0_.m223_0 .INIT=8'h10;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m196_3  (
	.A(twiddle_index[4]),
	.B(m41),
	.C(twiddle_index[0]),
	.Y(m196_2)
);
defparam \sin_twid_1_0_16_0_.m196_3 .INIT=8'h80;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m196_2  (
	.A(twiddle_index[4]),
	.B(m40),
	.C(twiddle_index[0]),
	.Y(m196_1)
);
defparam \sin_twid_1_0_16_0_.m196_2 .INIT=8'h08;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m423  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m220),
	.Y(N_455_mux)
);
defparam \sin_twid_1_0_16_0_.m423 .INIT=8'h10;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m292  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m255),
	.Y(N_453_mux)
);
defparam \sin_twid_1_0_16_0_.m292 .INIT=8'h10;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m397  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m66),
	.D(m75),
	.Y(m397)
);
defparam \sin_twid_1_0_16_0_.m397 .INIT=16'h65A9;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m390  (
	.A(m267),
	.B(twiddle_index[4]),
	.Y(m390)
);
defparam \sin_twid_1_0_16_0_.m390 .INIT=4'h2;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.m367  (
	.A(m366),
	.B(twiddle_index[4]),
	.Y(m367)
);
defparam \sin_twid_1_0_16_0_.m367 .INIT=4'h2;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m333  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m306),
	.Y(m333)
);
defparam \sin_twid_1_0_16_0_.m333 .INIT=8'h10;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m299  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m1),
	.D(m3),
	.Y(m299)
);
defparam \sin_twid_1_0_16_0_.m299 .INIT=16'h2301;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m297  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m71),
	.D(m27),
	.Y(m297)
);
defparam \sin_twid_1_0_16_0_.m297 .INIT=16'hAE26;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m176_3  (
	.A(twiddle_index[4]),
	.B(m175),
	.C(twiddle_index[0]),
	.Y(m176_2)
);
defparam \sin_twid_1_0_16_0_.m176_3 .INIT=8'h80;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m176_2  (
	.A(twiddle_index[4]),
	.B(m175),
	.C(twiddle_index[0]),
	.Y(m176_1)
);
defparam \sin_twid_1_0_16_0_.m176_2 .INIT=8'h08;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_i  (
	.A(m51),
	.B(m51_0),
	.C(m51_1),
	.D(m51_2),
	.Y(i3_mux_i)
);
defparam \sin_twid_1_0_16_0_.i3_mux_i .INIT=16'h0001;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.i3_mux_1_i  (
	.A(m60_0),
	.B(m60),
	.C(m60_1),
	.D(m60_2),
	.Y(i3_mux_1_i_0)
);
defparam \sin_twid_1_0_16_0_.i3_mux_1_i .INIT=16'h0001;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m405  (
	.A(twiddle_index[4]),
	.B(m366),
	.C(m3),
	.Y(m405)
);
defparam \sin_twid_1_0_16_0_.m405 .INIT=8'hB1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m399  (
	.A(twiddle_index[4]),
	.B(m239),
	.C(m35),
	.Y(m399)
);
defparam \sin_twid_1_0_16_0_.m399 .INIT=8'hB1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m271  (
	.A(m220),
	.B(twiddle_index[4]),
	.C(m4),
	.Y(m271)
);
defparam \sin_twid_1_0_16_0_.m271 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m254  (
	.A(twiddle_index[5]),
	.B(N_448_mux),
	.C(m253),
	.Y(m254)
);
defparam \sin_twid_1_0_16_0_.m254 .INIT=8'hB1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m244  (
	.A(twiddle_index[4]),
	.B(m228),
	.C(m163),
	.Y(m244)
);
defparam \sin_twid_1_0_16_0_.m244 .INIT=8'hB1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m230  (
	.A(twiddle_index[4]),
	.B(m229),
	.C(m228),
	.Y(m230)
);
defparam \sin_twid_1_0_16_0_.m230 .INIT=8'h8D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m164  (
	.A(m163),
	.B(twiddle_index[4]),
	.C(m6),
	.Y(m164)
);
defparam \sin_twid_1_0_16_0_.m164 .INIT=8'hD1;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m361  (
	.A(m196_2),
	.B(m196_1),
	.C(m361_0),
	.D(m60_1),
	.Y(m361)
);
defparam \sin_twid_1_0_16_0_.m361 .INIT=16'hFFFE;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_220_i  (
	.A(twiddle_index[5]),
	.B(twiddle_index[3]),
	.C(m3),
	.D(twiddle_index[4]),
	.Y(N_220_i)
);
defparam \sin_twid_1_0_16_0_.N_220_i .INIT=16'h5F77;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_234_i  (
	.A(twiddle_index[4]),
	.B(twiddle_index[0]),
	.C(m24),
	.D(m95),
	.Y(N_234_i)
);
defparam \sin_twid_1_0_16_0_.N_234_i .INIT=16'hA695;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_428_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m7),
	.D(m27),
	.Y(N_428_i)
);
defparam \sin_twid_1_0_16_0_.N_428_i .INIT=16'hF7B3;
// @18:215
  CFG2 \sin_twid_1_0_16_0_.N_421_i  (
	.A(m4),
	.B(twiddle_index[4]),
	.Y(N_421_i_0)
);
defparam \sin_twid_1_0_16_0_.N_421_i .INIT=4'h9;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m372  (
	.A(m189),
	.B(twiddle_index[4]),
	.C(m181),
	.Y(m372)
);
defparam \sin_twid_1_0_16_0_.m372 .INIT=8'hD1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m321  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m220),
	.Y(m321)
);
defparam \sin_twid_1_0_16_0_.m321 .INIT=8'h51;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_377_i  (
	.A(twiddle_index[4]),
	.B(m197),
	.C(m178),
	.Y(N_377_i)
);
defparam \sin_twid_1_0_16_0_.N_377_i .INIT=8'h27;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_352_i  (
	.A(m350),
	.B(twiddle_index[4]),
	.C(m349_2),
	.Y(N_352_i)
);
defparam \sin_twid_1_0_16_0_.N_352_i .INIT=8'h74;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_291_i  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m284),
	.D(m1),
	.Y(N_291_i)
);
defparam \sin_twid_1_0_16_0_.N_291_i .INIT=16'hD9C8;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_209_i  (
	.A(m207),
	.B(twiddle_index[4]),
	.C(m35),
	.Y(N_209_i_0)
);
defparam \sin_twid_1_0_16_0_.N_209_i .INIT=8'h2E;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_65_i  (
	.A(m63),
	.B(twiddle_index[4]),
	.C(m42),
	.Y(N_65_i)
);
defparam \sin_twid_1_0_16_0_.N_65_i .INIT=8'h2E;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m408  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m255),
	.D(m220),
	.Y(m408)
);
defparam \sin_twid_1_0_16_0_.m408 .INIT=16'h4051;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m312  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(m311),
	.D(m220),
	.Y(m312)
);
defparam \sin_twid_1_0_16_0_.m312 .INIT=16'hC0E2;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m300  (
	.A(twiddle_index[5]),
	.B(twiddle_index[4]),
	.C(m71),
	.D(m4),
	.Y(m300)
);
defparam \sin_twid_1_0_16_0_.m300 .INIT=16'h2604;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m257  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(m255),
	.D(m1),
	.Y(m257)
);
defparam \sin_twid_1_0_16_0_.m257 .INIT=16'h0123;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m441_2  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(twiddle_index[5]),
	.D(m299),
	.Y(m441_1)
);
defparam \sin_twid_1_0_16_0_.m441_2 .INIT=16'h0200;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m326_2  (
	.A(twiddle_index[6]),
	.B(twiddle_index[5]),
	.C(twiddle_index[4]),
	.D(m220),
	.Y(m326_1)
);
defparam \sin_twid_1_0_16_0_.m326_2 .INIT=16'h2202;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_40_i  (
	.A(twiddle_index[0]),
	.B(twiddle_index[4]),
	.C(m36),
	.D(m37),
	.Y(N_40_i_0)
);
defparam \sin_twid_1_0_16_0_.N_40_i .INIT=16'h8B47;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m406  (
	.A(twiddle_index[5]),
	.B(m405),
	.C(m404),
	.Y(m406)
);
defparam \sin_twid_1_0_16_0_.m406 .INIT=8'h8D;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m286  (
	.A(m285),
	.B(twiddle_index[5]),
	.C(m271),
	.Y(m286)
);
defparam \sin_twid_1_0_16_0_.m286 .INIT=8'h8B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.N_460_mux_i  (
	.A(twiddle_index[8]),
	.B(twiddle_index[7]),
	.C(twiddle_index[6]),
	.D(m333),
	.Y(N_460_mux_i)
);
defparam \sin_twid_1_0_16_0_.N_460_mux_i .INIT=16'hA8AA;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m332  (
	.A(twiddle_index[7]),
	.B(twiddle_index[6]),
	.C(twiddle_index[5]),
	.D(m299),
	.Y(N_458_mux)
);
defparam \sin_twid_1_0_16_0_.m332 .INIT=16'h7757;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m334  (
	.A(twiddle_index[6]),
	.B(m333),
	.C(m321),
	.Y(m334)
);
defparam \sin_twid_1_0_16_0_.m334 .INIT=8'hB1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_249_i  (
	.A(twiddle_index[5]),
	.B(m247_1_0_wmux_0_Y),
	.C(m244),
	.Y(N_249_i_0)
);
defparam \sin_twid_1_0_16_0_.N_249_i .INIT=8'h72;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m313  (
	.A(m312),
	.B(twiddle_index[6]),
	.C(m308),
	.Y(m313)
);
defparam \sin_twid_1_0_16_0_.m313 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m304  (
	.A(m303),
	.B(twiddle_index[6]),
	.C(m300),
	.Y(m304)
);
defparam \sin_twid_1_0_16_0_.m304 .INIT=8'h8B;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.i4_mux_15_i  (
	.A(twiddle_index[4]),
	.B(twiddle_index[5]),
	.C(i5_mux_5),
	.D(m3),
	.Y(i4_mux_15_i)
);
defparam \sin_twid_1_0_16_0_.i4_mux_15_i .INIT=16'h1B4E;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.N_403_i  (
	.A(m401),
	.B(twiddle_index[5]),
	.C(m399),
	.Y(N_403_i_0)
);
defparam \sin_twid_1_0_16_0_.N_403_i .INIT=8'h74;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m277  (
	.A(twiddle_index[6]),
	.B(i4_mux_13),
	.C(m272),
	.Y(m277)
);
defparam \sin_twid_1_0_16_0_.m277 .INIT=8'hD8;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m442  (
	.A(twiddle_index[8]),
	.B(m441),
	.C(m323),
	.Y(m442)
);
defparam \sin_twid_1_0_16_0_.m442 .INIT=8'hB1;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m305  (
	.A(twiddle_index[6]),
	.B(twiddle_index[7]),
	.C(m304),
	.D(m297),
	.Y(m305)
);
defparam \sin_twid_1_0_16_0_.m305 .INIT=16'hD1F3;
// @18:215
  CFG4 \sin_twid_1_0_16_0_.m336  (
	.A(twiddle_index[7]),
	.B(twiddle_index[8]),
	.C(N_458_mux),
	.D(m334),
	.Y(m336)
);
defparam \sin_twid_1_0_16_0_.m336 .INIT=16'h7430;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m278  (
	.A(m277),
	.B(twiddle_index[7]),
	.C(m266),
	.Y(m278)
);
defparam \sin_twid_1_0_16_0_.m278 .INIT=8'h8B;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m426  (
	.A(twiddle_index[8]),
	.B(m425_2_1_1_wmux_0_Y),
	.C(m278),
	.Y(m426)
);
defparam \sin_twid_1_0_16_0_.m426 .INIT=8'hB1;
// @18:215
  CFG3 \sin_twid_1_0_16_0_.m295  (
	.A(twiddle_index[8]),
	.B(m294_1_0_wmux_0_Y),
	.C(m278),
	.Y(m295)
);
defparam \sin_twid_1_0_16_0_.m295 .INIT=8'hD8;
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Twiddle_table */

module HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 (
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag,
  bf0_imag_b_in,
  bf0_real_b_in,
  temp_real_0,
  temp_real_1,
  temp_real_2,
  temp_real_3,
  temp_real_4,
  temp_real_5,
  temp_real_6,
  temp_real_7,
  temp_real_8,
  temp_real_9,
  temp_real_10,
  temp_real_11,
  temp_real_12,
  temp_real_13,
  temp_real_14,
  temp_real_15,
  temp_real_16,
  temp_real_34
)
;
input [8:0] bf0_twiddle_cos_real ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
output temp_real_0 ;
output temp_real_1 ;
output temp_real_2 ;
output temp_real_3 ;
output temp_real_4 ;
output temp_real_5 ;
output temp_real_6 ;
output temp_real_7 ;
output temp_real_8 ;
output temp_real_9 ;
output temp_real_10 ;
output temp_real_11 ;
output temp_real_12 ;
output temp_real_13 ;
output temp_real_14 ;
output temp_real_15 ;
output temp_real_16 ;
output temp_real_34 ;
wire temp_real_0 ;
wire temp_real_1 ;
wire temp_real_2 ;
wire temp_real_3 ;
wire temp_real_4 ;
wire temp_real_5 ;
wire temp_real_6 ;
wire temp_real_7 ;
wire temp_real_8 ;
wire temp_real_9 ;
wire temp_real_10 ;
wire temp_real_11 ;
wire temp_real_12 ;
wire temp_real_13 ;
wire temp_real_14 ;
wire temp_real_15 ;
wire temp_real_16 ;
wire temp_real_34 ;
wire [43:0] CDOUT;
wire [8:0] U0_P;
wire [33:17] P;
wire U0_OVFL_CARRYOUT ;
wire GND ;
wire VCC ;
// @17:103
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT),
	.P({temp_real_34, P[33:17], temp_real_16, temp_real_15, temp_real_14, temp_real_13, temp_real_12, temp_real_11, temp_real_10, temp_real_9, temp_real_8, temp_real_7, temp_real_6, temp_real_5, temp_real_4, temp_real_3, temp_real_2, temp_real_1, temp_real_0, U0_P[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({bf0_imag_b_in[8:0], bf0_real_b_in[8:0]}),
	.B({bf0_twiddle_cos_real[8:0], GND, bf0_twiddle_sin_imag[7:0]}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 */

module HARD_MULT_ADDSUB_C0_1 (
  temp_real_0,
  temp_real_1,
  temp_real_2,
  temp_real_3,
  temp_real_4,
  temp_real_5,
  temp_real_6,
  temp_real_7,
  temp_real_8,
  temp_real_9,
  temp_real_10,
  temp_real_11,
  temp_real_12,
  temp_real_13,
  temp_real_14,
  temp_real_15,
  temp_real_16,
  temp_real_34,
  bf0_real_b_in,
  bf0_imag_b_in,
  bf0_twiddle_sin_imag,
  bf0_twiddle_cos_real
)
;
output temp_real_0 ;
output temp_real_1 ;
output temp_real_2 ;
output temp_real_3 ;
output temp_real_4 ;
output temp_real_5 ;
output temp_real_6 ;
output temp_real_7 ;
output temp_real_8 ;
output temp_real_9 ;
output temp_real_10 ;
output temp_real_11 ;
output temp_real_12 ;
output temp_real_13 ;
output temp_real_14 ;
output temp_real_15 ;
output temp_real_16 ;
output temp_real_34 ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_imag_b_in ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_twiddle_cos_real ;
wire temp_real_0 ;
wire temp_real_1 ;
wire temp_real_2 ;
wire temp_real_3 ;
wire temp_real_4 ;
wire temp_real_5 ;
wire temp_real_6 ;
wire temp_real_7 ;
wire temp_real_8 ;
wire temp_real_9 ;
wire temp_real_10 ;
wire temp_real_11 ;
wire temp_real_12 ;
wire temp_real_13 ;
wire temp_real_14 ;
wire temp_real_15 ;
wire temp_real_16 ;
wire temp_real_34 ;
wire GND ;
wire VCC ;
// @36:83
  HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_0 HARD_MULT_ADDSUB_C0_0 (
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.temp_real_0(temp_real_0),
	.temp_real_1(temp_real_1),
	.temp_real_2(temp_real_2),
	.temp_real_3(temp_real_3),
	.temp_real_4(temp_real_4),
	.temp_real_5(temp_real_5),
	.temp_real_6(temp_real_6),
	.temp_real_7(temp_real_7),
	.temp_real_8(temp_real_8),
	.temp_real_9(temp_real_9),
	.temp_real_10(temp_real_10),
	.temp_real_11(temp_real_11),
	.temp_real_12(temp_real_12),
	.temp_real_13(temp_real_13),
	.temp_real_14(temp_real_14),
	.temp_real_15(temp_real_15),
	.temp_real_16(temp_real_16),
	.temp_real_34(temp_real_34)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_1 */

module HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 (
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag_1comp,
  bf0_real_b_in,
  bf0_imag_b_in,
  temp_imag_0,
  temp_imag_1,
  temp_imag_2,
  temp_imag_3,
  temp_imag_4,
  temp_imag_5,
  temp_imag_6,
  temp_imag_7,
  temp_imag_8,
  temp_imag_9,
  temp_imag_10,
  temp_imag_11,
  temp_imag_12,
  temp_imag_13,
  temp_imag_14,
  temp_imag_15,
  temp_imag_16,
  temp_imag_34
)
;
input [8:0] bf0_twiddle_cos_real ;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_imag_b_in ;
output temp_imag_0 ;
output temp_imag_1 ;
output temp_imag_2 ;
output temp_imag_3 ;
output temp_imag_4 ;
output temp_imag_5 ;
output temp_imag_6 ;
output temp_imag_7 ;
output temp_imag_8 ;
output temp_imag_9 ;
output temp_imag_10 ;
output temp_imag_11 ;
output temp_imag_12 ;
output temp_imag_13 ;
output temp_imag_14 ;
output temp_imag_15 ;
output temp_imag_16 ;
output temp_imag_34 ;
wire temp_imag_0 ;
wire temp_imag_1 ;
wire temp_imag_2 ;
wire temp_imag_3 ;
wire temp_imag_4 ;
wire temp_imag_5 ;
wire temp_imag_6 ;
wire temp_imag_7 ;
wire temp_imag_8 ;
wire temp_imag_9 ;
wire temp_imag_10 ;
wire temp_imag_11 ;
wire temp_imag_12 ;
wire temp_imag_13 ;
wire temp_imag_14 ;
wire temp_imag_15 ;
wire temp_imag_16 ;
wire temp_imag_34 ;
wire [43:0] CDOUT;
wire [8:0] U0_P_0;
wire [33:17] P;
wire U0_OVFL_CARRYOUT_0 ;
wire GND ;
wire VCC ;
// @17:103
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT_0),
	.P({temp_imag_34, P[33:17], temp_imag_16, temp_imag_15, temp_imag_14, temp_imag_13, temp_imag_12, temp_imag_11, temp_imag_10, temp_imag_9, temp_imag_8, temp_imag_7, temp_imag_6, temp_imag_5, temp_imag_4, temp_imag_3, temp_imag_2, temp_imag_1, temp_imag_0, U0_P_0[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({bf0_real_b_in[8:0], bf0_imag_b_in[8:0]}),
	.B({bf0_twiddle_cos_real[8:0], bf0_twiddle_sin_imag_1comp[8:0]}),
	.C({bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8], bf0_real_b_in[8:0], GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({VCC, VCC}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({VCC, VCC}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({GND, GND}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 */

module HARD_MULT_ADDSUB_C0_0 (
  temp_imag_0,
  temp_imag_1,
  temp_imag_2,
  temp_imag_3,
  temp_imag_4,
  temp_imag_5,
  temp_imag_6,
  temp_imag_7,
  temp_imag_8,
  temp_imag_9,
  temp_imag_10,
  temp_imag_11,
  temp_imag_12,
  temp_imag_13,
  temp_imag_14,
  temp_imag_15,
  temp_imag_16,
  temp_imag_34,
  bf0_imag_b_in,
  bf0_real_b_in,
  bf0_twiddle_sin_imag_1comp,
  bf0_twiddle_cos_real
)
;
output temp_imag_0 ;
output temp_imag_1 ;
output temp_imag_2 ;
output temp_imag_3 ;
output temp_imag_4 ;
output temp_imag_5 ;
output temp_imag_6 ;
output temp_imag_7 ;
output temp_imag_8 ;
output temp_imag_9 ;
output temp_imag_10 ;
output temp_imag_11 ;
output temp_imag_12 ;
output temp_imag_13 ;
output temp_imag_14 ;
output temp_imag_15 ;
output temp_imag_16 ;
output temp_imag_34 ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_twiddle_cos_real ;
wire temp_imag_0 ;
wire temp_imag_1 ;
wire temp_imag_2 ;
wire temp_imag_3 ;
wire temp_imag_4 ;
wire temp_imag_5 ;
wire temp_imag_6 ;
wire temp_imag_7 ;
wire temp_imag_8 ;
wire temp_imag_9 ;
wire temp_imag_10 ;
wire temp_imag_11 ;
wire temp_imag_12 ;
wire temp_imag_13 ;
wire temp_imag_14 ;
wire temp_imag_15 ;
wire temp_imag_16 ;
wire temp_imag_34 ;
wire GND ;
wire VCC ;
// @36:83
  HARD_MULT_ADDSUB_C0_HARD_MULT_ADDSUB_C0_0_HARD_MULT_ADDSUB_1 HARD_MULT_ADDSUB_C0_0 (
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.temp_imag_0(temp_imag_0),
	.temp_imag_1(temp_imag_1),
	.temp_imag_2(temp_imag_2),
	.temp_imag_3(temp_imag_3),
	.temp_imag_4(temp_imag_4),
	.temp_imag_5(temp_imag_5),
	.temp_imag_6(temp_imag_6),
	.temp_imag_7(temp_imag_7),
	.temp_imag_8(temp_imag_8),
	.temp_imag_9(temp_imag_9),
	.temp_imag_10(temp_imag_10),
	.temp_imag_11(temp_imag_11),
	.temp_imag_12(temp_imag_12),
	.temp_imag_13(temp_imag_13),
	.temp_imag_14(temp_imag_14),
	.temp_imag_15(temp_imag_15),
	.temp_imag_16(temp_imag_16),
	.temp_imag_34(temp_imag_34)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C0_0 */

module FFT_Butterfly_HW_MATHDSP (
  bf0_twiddle_sin_imag_1comp,
  bf0_twiddle_cos_real,
  bf0_twiddle_sin_imag,
  bf0_imag_b_in,
  bf0_real_b_in,
  sampleB_adr_pipe_1,
  bf0_adr_b_out,
  bf0_adr_a_out,
  sampleA_adr_pipe_1,
  tf_comp_ram_dat_w_0_0,
  tf_comp_ram_dat_w_0_1,
  bf0_real_a_in,
  bf0_imag_a_in,
  bf0_overflow,
  bf0_calc_done,
  bf0_do_calc,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input [8:0] bf0_twiddle_sin_imag_1comp ;
input [8:0] bf0_twiddle_cos_real ;
input [7:0] bf0_twiddle_sin_imag ;
input [8:0] bf0_imag_b_in ;
input [8:0] bf0_real_b_in ;
input [9:0] sampleB_adr_pipe_1 ;
output [9:0] bf0_adr_b_out ;
output [9:0] bf0_adr_a_out ;
input [9:0] sampleA_adr_pipe_1 ;
output [17:0] tf_comp_ram_dat_w_0_0 ;
output [17:0] tf_comp_ram_dat_w_0_1 ;
input [8:0] bf0_real_a_in ;
input [8:0] bf0_imag_a_in ;
output bf0_overflow ;
output bf0_calc_done ;
input bf0_do_calc ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire bf0_overflow ;
wire bf0_calc_done ;
wire bf0_do_calc ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [8:1] imag_a_pipe_1;
wire [8:0] imag_a_pipe_0;
wire [8:0] real_a_pipe_0;
wire [8:1] real_a_pipe_1;
wire [17:0] temp_real_slice;
wire [34:0] temp_real;
wire [17:0] temp_imag_slice;
wire [34:0] temp_imag;
wire [9:1] temp_imag_trunc_rnd;
wire [10:1] real_b_out_sum_slice;
wire [10:1] real_b_out_sum_Z;
wire [10:1] imag_b_out_sum_slice;
wire [10:1] imag_b_out_sum_Z;
wire [10:0] imag_a_out_sum_slice;
wire [10:0] real_a_out_sum_slice;
wire [9:1] temp_real_trunc_rnd;
wire [9:0] adr_a_pipe_2;
wire [9:0] adr_a_pipe_1;
wire [9:0] adr_a_pipe_0;
wire [2:0] do_calc_pipe;
wire [9:0] adr_b_pipe_1;
wire [9:0] adr_b_pipe_0;
wire [9:0] adr_b_pipe_2;
wire VCC ;
wire GND ;
wire real_b_out_sum ;
wire imag_b_out_sum ;
wire un2_temp_imag_rnd_slice_bias_cry_15_S ;
wire un2_temp_imag_rnd_slice_bias_cry_16_S ;
wire un2_temp_imag_rnd_slice_bias_s_17_S ;
wire un5_imag_a_out_sum ;
wire un2_temp_imag_rnd_slice_bias_cry_8_S ;
wire un2_temp_imag_rnd_slice_bias_cry_9_S ;
wire un2_temp_imag_rnd_slice_bias_cry_10_S ;
wire un2_temp_imag_rnd_slice_bias_cry_11_S ;
wire un2_temp_imag_rnd_slice_bias_cry_12_S ;
wire un2_temp_imag_rnd_slice_bias_cry_13_S ;
wire un2_temp_imag_rnd_slice_bias_cry_14_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_S ;
wire un5_imag_a_out_sum_cry_7_S ;
wire un5_imag_a_out_sum_cry_8_S ;
wire un5_imag_a_out_sum_cry_9_S ;
wire un5_imag_a_out_sum_s_10_S ;
wire un5_real_a_out_sum_cry_0_Y ;
wire un5_real_a_out_sum_cry_1_S ;
wire un5_real_a_out_sum_cry_2_S ;
wire un5_real_a_out_sum_cry_3_S ;
wire un5_real_a_out_sum_cry_4_S ;
wire un5_real_a_out_sum_cry_5_S ;
wire un5_real_a_out_sum_cry_6_S ;
wire un5_real_a_out_sum_cry_7_S ;
wire un5_real_a_out_sum_cry_8_S ;
wire un5_real_a_out_sum_cry_9_S ;
wire un5_real_a_out_sum_s_10_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_S ;
wire un5_imag_a_out_sum_cry_0_Y ;
wire un5_imag_a_out_sum_cry_1_S ;
wire un5_imag_a_out_sum_cry_2_S ;
wire un5_imag_a_out_sum_cry_3_S ;
wire un5_imag_a_out_sum_cry_4_S ;
wire un5_imag_a_out_sum_cry_5_S ;
wire un5_imag_a_out_sum_cry_6_S ;
wire un2_temp_real_rnd_slice_bias_cry_13_S ;
wire un2_temp_real_rnd_slice_bias_cry_14_S ;
wire un2_temp_real_rnd_slice_bias_cry_15_S ;
wire un2_temp_real_rnd_slice_bias_cry_16_S ;
wire un2_temp_real_rnd_slice_bias_s_17_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_S ;
wire un5_real_a_out_sum ;
wire un2_temp_real_rnd_slice_bias_cry_8_S ;
wire un2_temp_real_rnd_slice_bias_cry_9_S ;
wire un2_temp_real_rnd_slice_bias_cry_10_S ;
wire un2_temp_real_rnd_slice_bias_cry_11_S ;
wire un2_temp_real_rnd_slice_bias_cry_12_S ;
wire overflow_sig_2 ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_S ;
wire un2_imag_b_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_imag_b_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_S ;
wire un2_real_b_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_real_b_out_sum_rnd_slice_bias_cry_9_Y ;
wire un5_imag_a_out_sum_cry_0_Z ;
wire un5_imag_a_out_sum_cry_0_S ;
wire un5_imag_a_out_sum_cry_1_Z ;
wire un5_imag_a_out_sum_cry_1_Y ;
wire un5_imag_a_out_sum_cry_2_Z ;
wire un5_imag_a_out_sum_cry_2_Y ;
wire un5_imag_a_out_sum_cry_3_Z ;
wire un5_imag_a_out_sum_cry_3_Y ;
wire un5_imag_a_out_sum_cry_4_Z ;
wire un5_imag_a_out_sum_cry_4_Y ;
wire un5_imag_a_out_sum_cry_5_Z ;
wire un5_imag_a_out_sum_cry_5_Y ;
wire un5_imag_a_out_sum_cry_6_Z ;
wire un5_imag_a_out_sum_cry_6_Y ;
wire un5_imag_a_out_sum_cry_7_Z ;
wire un5_imag_a_out_sum_cry_7_Y ;
wire un5_imag_a_out_sum_cry_8_Z ;
wire un5_imag_a_out_sum_cry_8_Y ;
wire un5_imag_a_out_sum_s_10_FCO ;
wire un5_imag_a_out_sum_s_10_Y ;
wire un5_imag_a_out_sum_cry_9_Z ;
wire un5_imag_a_out_sum_cry_9_Y ;
wire un5_real_a_out_sum_cry_0_Z ;
wire un5_real_a_out_sum_cry_0_S ;
wire un5_real_a_out_sum_cry_1_Z ;
wire un5_real_a_out_sum_cry_1_Y ;
wire un5_real_a_out_sum_cry_2_Z ;
wire un5_real_a_out_sum_cry_2_Y ;
wire un5_real_a_out_sum_cry_3_Z ;
wire un5_real_a_out_sum_cry_3_Y ;
wire un5_real_a_out_sum_cry_4_Z ;
wire un5_real_a_out_sum_cry_4_Y ;
wire un5_real_a_out_sum_cry_5_Z ;
wire un5_real_a_out_sum_cry_5_Y ;
wire un5_real_a_out_sum_cry_6_Z ;
wire un5_real_a_out_sum_cry_6_Y ;
wire un5_real_a_out_sum_cry_7_Z ;
wire un5_real_a_out_sum_cry_7_Y ;
wire un5_real_a_out_sum_cry_8_Z ;
wire un5_real_a_out_sum_cry_8_Y ;
wire un5_real_a_out_sum_s_10_FCO ;
wire un5_real_a_out_sum_s_10_Y ;
wire un5_real_a_out_sum_cry_9_Z ;
wire un5_real_a_out_sum_cry_9_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_S ;
wire un2_imag_a_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_imag_a_out_sum_rnd_slice_bias_cry_9_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_S ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_0_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_1_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_2_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_3_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_4_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_5_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_6_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_7_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_8_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_FCO ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_S ;
wire un2_real_a_out_sum_rnd_slice_bias_s_10_Y ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_Z ;
wire un2_real_a_out_sum_rnd_slice_bias_cry_9_Y ;
wire imag_b_out_sum_cry_0_Z ;
wire imag_b_out_sum_cry_0_S ;
wire imag_b_out_sum_cry_0_Y ;
wire imag_b_out_sum_cry_1_Z ;
wire imag_b_out_sum_cry_1_Y ;
wire imag_b_out_sum_cry_2_Z ;
wire imag_b_out_sum_cry_2_Y ;
wire imag_b_out_sum_cry_3_Z ;
wire imag_b_out_sum_cry_3_Y ;
wire imag_b_out_sum_cry_4_Z ;
wire imag_b_out_sum_cry_4_Y ;
wire imag_b_out_sum_cry_5_Z ;
wire imag_b_out_sum_cry_5_Y ;
wire imag_b_out_sum_cry_6_Z ;
wire imag_b_out_sum_cry_6_Y ;
wire imag_b_out_sum_cry_7_Z ;
wire imag_b_out_sum_cry_7_Y ;
wire imag_b_out_sum_cry_8_Z ;
wire imag_b_out_sum_cry_8_Y ;
wire imag_b_out_sum_s_10_FCO ;
wire imag_b_out_sum_s_10_Y ;
wire imag_b_out_sum_cry_9_Z ;
wire imag_b_out_sum_cry_9_Y ;
wire real_b_out_sum_cry_0_Z ;
wire real_b_out_sum_cry_0_S ;
wire real_b_out_sum_cry_0_Y ;
wire real_b_out_sum_cry_1_Z ;
wire real_b_out_sum_cry_1_Y ;
wire real_b_out_sum_cry_2_Z ;
wire real_b_out_sum_cry_2_Y ;
wire real_b_out_sum_cry_3_Z ;
wire real_b_out_sum_cry_3_Y ;
wire real_b_out_sum_cry_4_Z ;
wire real_b_out_sum_cry_4_Y ;
wire real_b_out_sum_cry_5_Z ;
wire real_b_out_sum_cry_5_Y ;
wire real_b_out_sum_cry_6_Z ;
wire real_b_out_sum_cry_6_Y ;
wire real_b_out_sum_cry_7_Z ;
wire real_b_out_sum_cry_7_Y ;
wire real_b_out_sum_cry_8_Z ;
wire real_b_out_sum_cry_8_Y ;
wire real_b_out_sum_s_10_FCO ;
wire real_b_out_sum_s_10_Y ;
wire real_b_out_sum_cry_9_Z ;
wire real_b_out_sum_cry_9_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_0_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_0_S ;
wire un2_temp_imag_rnd_slice_bias_cry_0_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_1_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_1_S ;
wire un2_temp_imag_rnd_slice_bias_cry_1_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_2_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_2_S ;
wire un2_temp_imag_rnd_slice_bias_cry_2_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_3_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_3_S ;
wire un2_temp_imag_rnd_slice_bias_cry_3_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_4_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_4_S ;
wire un2_temp_imag_rnd_slice_bias_cry_4_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_5_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_5_S ;
wire un2_temp_imag_rnd_slice_bias_cry_5_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_6_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_6_S ;
wire un2_temp_imag_rnd_slice_bias_cry_6_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_7_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_7_S ;
wire un2_temp_imag_rnd_slice_bias_cry_7_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_8_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_8_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_9_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_9_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_10_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_10_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_11_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_11_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_12_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_12_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_13_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_13_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_14_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_14_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_15_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_15_Y ;
wire un2_temp_imag_rnd_slice_bias_s_17_FCO ;
wire un2_temp_imag_rnd_slice_bias_s_17_Y ;
wire un2_temp_imag_rnd_slice_bias_cry_16_Z ;
wire un2_temp_imag_rnd_slice_bias_cry_16_Y ;
wire un2_temp_real_rnd_slice_bias_cry_0_Z ;
wire un2_temp_real_rnd_slice_bias_cry_0_S ;
wire un2_temp_real_rnd_slice_bias_cry_0_Y ;
wire un2_temp_real_rnd_slice_bias_cry_1_Z ;
wire un2_temp_real_rnd_slice_bias_cry_1_S ;
wire un2_temp_real_rnd_slice_bias_cry_1_Y ;
wire un2_temp_real_rnd_slice_bias_cry_2_Z ;
wire un2_temp_real_rnd_slice_bias_cry_2_S ;
wire un2_temp_real_rnd_slice_bias_cry_2_Y ;
wire un2_temp_real_rnd_slice_bias_cry_3_Z ;
wire un2_temp_real_rnd_slice_bias_cry_3_S ;
wire un2_temp_real_rnd_slice_bias_cry_3_Y ;
wire un2_temp_real_rnd_slice_bias_cry_4_Z ;
wire un2_temp_real_rnd_slice_bias_cry_4_S ;
wire un2_temp_real_rnd_slice_bias_cry_4_Y ;
wire un2_temp_real_rnd_slice_bias_cry_5_Z ;
wire un2_temp_real_rnd_slice_bias_cry_5_S ;
wire un2_temp_real_rnd_slice_bias_cry_5_Y ;
wire un2_temp_real_rnd_slice_bias_cry_6_Z ;
wire un2_temp_real_rnd_slice_bias_cry_6_S ;
wire un2_temp_real_rnd_slice_bias_cry_6_Y ;
wire un2_temp_real_rnd_slice_bias_cry_7_Z ;
wire un2_temp_real_rnd_slice_bias_cry_7_S ;
wire un2_temp_real_rnd_slice_bias_cry_7_Y ;
wire un2_temp_real_rnd_slice_bias_cry_8_Z ;
wire un2_temp_real_rnd_slice_bias_cry_8_Y ;
wire un2_temp_real_rnd_slice_bias_cry_9_Z ;
wire un2_temp_real_rnd_slice_bias_cry_9_Y ;
wire un2_temp_real_rnd_slice_bias_cry_10_Z ;
wire un2_temp_real_rnd_slice_bias_cry_10_Y ;
wire un2_temp_real_rnd_slice_bias_cry_11_Z ;
wire un2_temp_real_rnd_slice_bias_cry_11_Y ;
wire un2_temp_real_rnd_slice_bias_cry_12_Z ;
wire un2_temp_real_rnd_slice_bias_cry_12_Y ;
wire un2_temp_real_rnd_slice_bias_cry_13_Z ;
wire un2_temp_real_rnd_slice_bias_cry_13_Y ;
wire un2_temp_real_rnd_slice_bias_cry_14_Z ;
wire un2_temp_real_rnd_slice_bias_cry_14_Y ;
wire un2_temp_real_rnd_slice_bias_cry_15_Z ;
wire un2_temp_real_rnd_slice_bias_cry_15_Y ;
wire un2_temp_real_rnd_slice_bias_s_17_FCO ;
wire un2_temp_real_rnd_slice_bias_s_17_Y ;
wire un2_temp_real_rnd_slice_bias_cry_16_Z ;
wire un2_temp_real_rnd_slice_bias_cry_16_Y ;
wire un13_overflow_sig ;
wire overflow_sig_2_0 ;
// @37:296
  SLE \imag_a_pipe_1[3]  (
	.Q(imag_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[4]  (
	.Q(imag_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[5]  (
	.Q(imag_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[6]  (
	.Q(imag_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[7]  (
	.Q(imag_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[8]  (
	.Q(imag_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[0]  (
	.Q(real_b_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[1]  (
	.Q(real_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[2]  (
	.Q(real_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[3]  (
	.Q(real_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[4]  (
	.Q(real_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[5]  (
	.Q(real_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[6]  (
	.Q(real_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[7]  (
	.Q(real_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \real_a_pipe_1[8]  (
	.Q(real_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[6]  (
	.Q(temp_real_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[7]  (
	.Q(temp_real_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[8]  (
	.Q(temp_real_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[9]  (
	.Q(temp_real_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[10]  (
	.Q(temp_real_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[11]  (
	.Q(temp_real_slice[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[12]  (
	.Q(temp_real_slice[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[13]  (
	.Q(temp_real_slice[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[14]  (
	.Q(temp_real_slice[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[15]  (
	.Q(temp_real_slice[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[16]  (
	.Q(temp_real_slice[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[17]  (
	.Q(temp_real_slice[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[0]  (
	.Q(imag_b_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[1]  (
	.Q(imag_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \imag_a_pipe_1[2]  (
	.Q(imag_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[9]  (
	.Q(temp_imag_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[10]  (
	.Q(temp_imag_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[11]  (
	.Q(temp_imag_slice[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[12]  (
	.Q(temp_imag_slice[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[13]  (
	.Q(temp_imag_slice[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[14]  (
	.Q(temp_imag_slice[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[15]  (
	.Q(temp_imag_slice[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[16]  (
	.Q(temp_imag_slice[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[16]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[17]  (
	.Q(temp_imag_slice[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[34]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[0]  (
	.Q(temp_real_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[1]  (
	.Q(temp_real_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[2]  (
	.Q(temp_real_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[3]  (
	.Q(temp_real_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[4]  (
	.Q(temp_real_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_real_slice[5]  (
	.Q(temp_real_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[3]  (
	.Q(real_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[4]  (
	.Q(real_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[5]  (
	.Q(real_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[6]  (
	.Q(real_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[7]  (
	.Q(real_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[8]  (
	.Q(real_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[0]  (
	.Q(temp_imag_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[1]  (
	.Q(temp_imag_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[2]  (
	.Q(temp_imag_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[3]  (
	.Q(temp_imag_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[4]  (
	.Q(temp_imag_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[5]  (
	.Q(temp_imag_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[6]  (
	.Q(temp_imag_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[7]  (
	.Q(temp_imag_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \temp_imag_slice[8]  (
	.Q(temp_imag_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(temp_imag[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[7]  (
	.Q(temp_imag_trunc_rnd[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[8]  (
	.Q(temp_imag_trunc_rnd[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[9]  (
	.Q(temp_imag_trunc_rnd[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_s_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[0]  (
	.Q(imag_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[1]  (
	.Q(imag_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[2]  (
	.Q(imag_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[3]  (
	.Q(imag_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[4]  (
	.Q(imag_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[5]  (
	.Q(imag_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[6]  (
	.Q(imag_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[7]  (
	.Q(imag_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \imag_a_pipe_0[8]  (
	.Q(imag_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_imag_a_in[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[0]  (
	.Q(real_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[1]  (
	.Q(real_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:263
  SLE \real_a_pipe_0[2]  (
	.Q(real_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_real_a_in[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[3]  (
	.Q(real_b_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[4]  (
	.Q(real_b_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[5]  (
	.Q(real_b_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[6]  (
	.Q(real_b_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[7]  (
	.Q(real_b_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[8]  (
	.Q(real_b_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[9]  (
	.Q(real_b_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[10]  (
	.Q(real_b_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[0]  (
	.Q(un5_imag_a_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[1]  (
	.Q(temp_imag_trunc_rnd[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[2]  (
	.Q(temp_imag_trunc_rnd[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[3]  (
	.Q(temp_imag_trunc_rnd[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[4]  (
	.Q(temp_imag_trunc_rnd[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[5]  (
	.Q(temp_imag_trunc_rnd[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_imag_trunc_rnd[6]  (
	.Q(temp_imag_trunc_rnd[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_imag_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[1]  (
	.Q(imag_b_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[2]  (
	.Q(imag_b_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[3]  (
	.Q(imag_b_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[4]  (
	.Q(imag_b_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[5]  (
	.Q(imag_b_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[6]  (
	.Q(imag_b_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[7]  (
	.Q(imag_b_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[8]  (
	.Q(imag_b_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[9]  (
	.Q(imag_b_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_b_out_sum_slice[10]  (
	.Q(imag_b_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(imag_b_out_sum_Z[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[1]  (
	.Q(real_b_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_b_out_sum_slice[2]  (
	.Q(real_b_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(real_b_out_sum_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_1[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_1[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_1[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_1[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_1[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_1[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_1[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_b_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_1[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_b_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_b_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[7]  (
	.Q(imag_a_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[8]  (
	.Q(imag_a_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[9]  (
	.Q(imag_a_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[10]  (
	.Q(imag_a_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[0]  (
	.Q(real_a_out_sum_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[1]  (
	.Q(real_a_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[2]  (
	.Q(real_a_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[3]  (
	.Q(real_a_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[4]  (
	.Q(real_a_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[5]  (
	.Q(real_a_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[6]  (
	.Q(real_a_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[7]  (
	.Q(real_a_out_sum_slice[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[8]  (
	.Q(real_a_out_sum_slice[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[9]  (
	.Q(real_a_out_sum_slice[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \real_a_out_sum_slice[10]  (
	.Q(real_a_out_sum_slice[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_real_a_out_sum_s_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[0]  (
	.Q(imag_a_out_sum_slice[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[1]  (
	.Q(imag_a_out_sum_slice[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[2]  (
	.Q(imag_a_out_sum_slice[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[3]  (
	.Q(imag_a_out_sum_slice[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[4]  (
	.Q(imag_a_out_sum_slice[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[5]  (
	.Q(imag_a_out_sum_slice[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:339
  SLE \imag_a_out_sum_slice[6]  (
	.Q(imag_a_out_sum_slice[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un5_imag_a_out_sum_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[5]  (
	.Q(temp_real_trunc_rnd[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[6]  (
	.Q(temp_real_trunc_rnd[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[7]  (
	.Q(temp_real_trunc_rnd[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[8]  (
	.Q(temp_real_trunc_rnd[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_16_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[9]  (
	.Q(temp_real_trunc_rnd[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_s_17_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[1]  (
	.Q(tf_comp_ram_dat_w_0_0[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_2_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[2]  (
	.Q(tf_comp_ram_dat_w_0_0[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_3_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[3]  (
	.Q(tf_comp_ram_dat_w_0_0[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_4_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[4]  (
	.Q(tf_comp_ram_dat_w_0_0[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_5_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[5]  (
	.Q(tf_comp_ram_dat_w_0_0[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_6_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[6]  (
	.Q(tf_comp_ram_dat_w_0_0[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_7_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[7]  (
	.Q(tf_comp_ram_dat_w_0_0[16]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \imag_a_out_sum_trunc_rnd[8]  (
	.Q(tf_comp_ram_dat_w_0_0[17]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \real_a_out_sum_trunc_rnd[0]  (
	.Q(tf_comp_ram_dat_w_0_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_1_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[0]  (
	.Q(un5_real_a_out_sum),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[1]  (
	.Q(temp_real_trunc_rnd[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[2]  (
	.Q(temp_real_trunc_rnd[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[3]  (
	.Q(temp_real_trunc_rnd[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:296
  SLE \temp_real_trunc_rnd[4]  (
	.Q(temp_real_trunc_rnd[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_temp_real_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[8]  (
	.Q(adr_a_pipe_2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[8]  (
	.Q(bf0_adr_a_out[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[9]  (
	.Q(adr_a_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[9]  (
	.Q(adr_a_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[9]  (
	.Q(adr_a_pipe_2[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[9]  (
	.Q(bf0_adr_a_out[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \do_calc_pipe[0]  (
	.Q(do_calc_pipe[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_do_calc),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \do_calc_pipe[1]  (
	.Q(do_calc_pipe[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(do_calc_pipe[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \do_calc_pipe[2]  (
	.Q(do_calc_pipe[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(do_calc_pipe[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \do_calc_pipe_0[3]  (
	.Q(bf0_calc_done),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(do_calc_pipe[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[4]  (
	.Q(bf0_adr_a_out[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[5]  (
	.Q(adr_a_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[5]  (
	.Q(adr_a_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[5]  (
	.Q(adr_a_pipe_2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[5]  (
	.Q(bf0_adr_a_out[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[6]  (
	.Q(adr_a_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[6]  (
	.Q(adr_a_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[6]  (
	.Q(adr_a_pipe_2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[6]  (
	.Q(bf0_adr_a_out[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[7]  (
	.Q(adr_a_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[7]  (
	.Q(adr_a_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[7]  (
	.Q(adr_a_pipe_2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[7]  (
	.Q(bf0_adr_a_out[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[8]  (
	.Q(adr_a_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[8]  (
	.Q(adr_a_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[1]  (
	.Q(adr_a_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[1]  (
	.Q(adr_a_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[1]  (
	.Q(adr_a_pipe_2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[1]  (
	.Q(bf0_adr_a_out[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[2]  (
	.Q(adr_a_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[2]  (
	.Q(adr_a_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[2]  (
	.Q(adr_a_pipe_2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[2]  (
	.Q(bf0_adr_a_out[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[3]  (
	.Q(adr_a_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[3]  (
	.Q(adr_a_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[3]  (
	.Q(adr_a_pipe_2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[3]  (
	.Q(bf0_adr_a_out[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[4]  (
	.Q(adr_a_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[4]  (
	.Q(adr_a_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[4]  (
	.Q(adr_a_pipe_2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[7]  (
	.Q(adr_b_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[7]  (
	.Q(adr_b_pipe_2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[7]  (
	.Q(bf0_adr_b_out[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[8]  (
	.Q(adr_b_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[8]  (
	.Q(adr_b_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[8]  (
	.Q(adr_b_pipe_2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[8]  (
	.Q(bf0_adr_b_out[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[9]  (
	.Q(adr_b_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[9]  (
	.Q(adr_b_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[9]  (
	.Q(adr_b_pipe_2[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[9]  (
	.Q(bf0_adr_b_out[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_0[0]  (
	.Q(adr_a_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_1[0]  (
	.Q(adr_a_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_2[0]  (
	.Q(adr_a_pipe_2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_a_pipe_3[0]  (
	.Q(bf0_adr_a_out[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_a_pipe_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[3]  (
	.Q(adr_b_pipe_2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[3]  (
	.Q(bf0_adr_b_out[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[4]  (
	.Q(adr_b_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[4]  (
	.Q(adr_b_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[4]  (
	.Q(adr_b_pipe_2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[4]  (
	.Q(bf0_adr_b_out[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[5]  (
	.Q(adr_b_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[5]  (
	.Q(adr_b_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[5]  (
	.Q(adr_b_pipe_2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[5]  (
	.Q(bf0_adr_b_out[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[6]  (
	.Q(adr_b_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[6]  (
	.Q(adr_b_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[6]  (
	.Q(adr_b_pipe_2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[6]  (
	.Q(bf0_adr_b_out[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[7]  (
	.Q(adr_b_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE overflow_sig (
	.Q(bf0_overflow),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(overflow_sig_2),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[0]  (
	.Q(adr_b_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[0]  (
	.Q(adr_b_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[0]  (
	.Q(adr_b_pipe_2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[0]  (
	.Q(bf0_adr_b_out[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[1]  (
	.Q(adr_b_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[1]  (
	.Q(adr_b_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[1]  (
	.Q(adr_b_pipe_2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[1]  (
	.Q(bf0_adr_b_out[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[2]  (
	.Q(adr_b_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[2]  (
	.Q(adr_b_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_2[2]  (
	.Q(adr_b_pipe_2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_3[2]  (
	.Q(bf0_adr_b_out[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_2[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_0[3]  (
	.Q(adr_b_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:386
  SLE \adr_b_pipe_1[3]  (
	.Q(adr_b_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(adr_b_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Y),
	.B(imag_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(imag_b_out_sum_slice[1])
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Y),
	.B(imag_b_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Y),
	.B(imag_b_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Y),
	.B(imag_b_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Y),
	.B(imag_b_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Y),
	.B(imag_b_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Y),
	.B(imag_b_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Y),
	.B(imag_b_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Y),
	.B(imag_b_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_imag_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_s_10_Y),
	.B(imag_b_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @37:370
  ARI1 un2_imag_b_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_imag_b_out_sum_rnd_slice_bias_cry_9_Y),
	.B(imag_b_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_b_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_imag_b_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_0_Y),
	.B(real_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(real_b_out_sum_slice[1])
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_1_Y),
	.B(real_b_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_2_Y),
	.B(real_b_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_3_Y),
	.B(real_b_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_4_Y),
	.B(real_b_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_5_Y),
	.B(real_b_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_6_Y),
	.B(real_b_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_7_Y),
	.B(real_b_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_8_Y),
	.B(real_b_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_real_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_s_10_Y),
	.B(real_b_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @37:369
  ARI1 un2_real_b_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_real_b_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_real_b_out_sum_rnd_slice_bias_cry_9_Y),
	.B(real_b_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_b_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_real_b_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_0 (
	.FCO(un5_imag_a_out_sum_cry_0_Z),
	.S(un5_imag_a_out_sum_cry_0_S),
	.Y(un5_imag_a_out_sum_cry_0_Y),
	.B(un5_imag_a_out_sum),
	.C(GND),
	.D(GND),
	.A(imag_b_out_sum),
	.FCI(GND)
);
defparam un5_imag_a_out_sum_cry_0.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_1 (
	.FCO(un5_imag_a_out_sum_cry_1_Z),
	.S(un5_imag_a_out_sum_cry_1_S),
	.Y(un5_imag_a_out_sum_cry_1_Y),
	.B(temp_imag_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[1]),
	.FCI(un5_imag_a_out_sum_cry_0_Z)
);
defparam un5_imag_a_out_sum_cry_1.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_2 (
	.FCO(un5_imag_a_out_sum_cry_2_Z),
	.S(un5_imag_a_out_sum_cry_2_S),
	.Y(un5_imag_a_out_sum_cry_2_Y),
	.B(temp_imag_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[2]),
	.FCI(un5_imag_a_out_sum_cry_1_Z)
);
defparam un5_imag_a_out_sum_cry_2.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_3 (
	.FCO(un5_imag_a_out_sum_cry_3_Z),
	.S(un5_imag_a_out_sum_cry_3_S),
	.Y(un5_imag_a_out_sum_cry_3_Y),
	.B(temp_imag_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[3]),
	.FCI(un5_imag_a_out_sum_cry_2_Z)
);
defparam un5_imag_a_out_sum_cry_3.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_4 (
	.FCO(un5_imag_a_out_sum_cry_4_Z),
	.S(un5_imag_a_out_sum_cry_4_S),
	.Y(un5_imag_a_out_sum_cry_4_Y),
	.B(temp_imag_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[4]),
	.FCI(un5_imag_a_out_sum_cry_3_Z)
);
defparam un5_imag_a_out_sum_cry_4.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_5 (
	.FCO(un5_imag_a_out_sum_cry_5_Z),
	.S(un5_imag_a_out_sum_cry_5_S),
	.Y(un5_imag_a_out_sum_cry_5_Y),
	.B(temp_imag_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[5]),
	.FCI(un5_imag_a_out_sum_cry_4_Z)
);
defparam un5_imag_a_out_sum_cry_5.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_6 (
	.FCO(un5_imag_a_out_sum_cry_6_Z),
	.S(un5_imag_a_out_sum_cry_6_S),
	.Y(un5_imag_a_out_sum_cry_6_Y),
	.B(temp_imag_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[6]),
	.FCI(un5_imag_a_out_sum_cry_5_Z)
);
defparam un5_imag_a_out_sum_cry_6.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_7 (
	.FCO(un5_imag_a_out_sum_cry_7_Z),
	.S(un5_imag_a_out_sum_cry_7_S),
	.Y(un5_imag_a_out_sum_cry_7_Y),
	.B(temp_imag_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[7]),
	.FCI(un5_imag_a_out_sum_cry_6_Z)
);
defparam un5_imag_a_out_sum_cry_7.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_8 (
	.FCO(un5_imag_a_out_sum_cry_8_Z),
	.S(un5_imag_a_out_sum_cry_8_S),
	.Y(un5_imag_a_out_sum_cry_8_Y),
	.B(temp_imag_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(un5_imag_a_out_sum_cry_7_Z)
);
defparam un5_imag_a_out_sum_cry_8.INIT=20'h555AA;
// @37:325
  ARI1 un5_imag_a_out_sum_s_10 (
	.FCO(un5_imag_a_out_sum_s_10_FCO),
	.S(un5_imag_a_out_sum_s_10_S),
	.Y(un5_imag_a_out_sum_s_10_Y),
	.B(imag_a_pipe_1[8]),
	.C(temp_imag_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(un5_imag_a_out_sum_cry_9_Z)
);
defparam un5_imag_a_out_sum_s_10.INIT=20'h46600;
// @37:325
  ARI1 un5_imag_a_out_sum_cry_9 (
	.FCO(un5_imag_a_out_sum_cry_9_Z),
	.S(un5_imag_a_out_sum_cry_9_S),
	.Y(un5_imag_a_out_sum_cry_9_Y),
	.B(temp_imag_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(un5_imag_a_out_sum_cry_8_Z)
);
defparam un5_imag_a_out_sum_cry_9.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_0 (
	.FCO(un5_real_a_out_sum_cry_0_Z),
	.S(un5_real_a_out_sum_cry_0_S),
	.Y(un5_real_a_out_sum_cry_0_Y),
	.B(un5_real_a_out_sum),
	.C(GND),
	.D(GND),
	.A(real_b_out_sum),
	.FCI(GND)
);
defparam un5_real_a_out_sum_cry_0.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_1 (
	.FCO(un5_real_a_out_sum_cry_1_Z),
	.S(un5_real_a_out_sum_cry_1_S),
	.Y(un5_real_a_out_sum_cry_1_Y),
	.B(temp_real_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[1]),
	.FCI(un5_real_a_out_sum_cry_0_Z)
);
defparam un5_real_a_out_sum_cry_1.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_2 (
	.FCO(un5_real_a_out_sum_cry_2_Z),
	.S(un5_real_a_out_sum_cry_2_S),
	.Y(un5_real_a_out_sum_cry_2_Y),
	.B(temp_real_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[2]),
	.FCI(un5_real_a_out_sum_cry_1_Z)
);
defparam un5_real_a_out_sum_cry_2.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_3 (
	.FCO(un5_real_a_out_sum_cry_3_Z),
	.S(un5_real_a_out_sum_cry_3_S),
	.Y(un5_real_a_out_sum_cry_3_Y),
	.B(temp_real_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[3]),
	.FCI(un5_real_a_out_sum_cry_2_Z)
);
defparam un5_real_a_out_sum_cry_3.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_4 (
	.FCO(un5_real_a_out_sum_cry_4_Z),
	.S(un5_real_a_out_sum_cry_4_S),
	.Y(un5_real_a_out_sum_cry_4_Y),
	.B(temp_real_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[4]),
	.FCI(un5_real_a_out_sum_cry_3_Z)
);
defparam un5_real_a_out_sum_cry_4.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_5 (
	.FCO(un5_real_a_out_sum_cry_5_Z),
	.S(un5_real_a_out_sum_cry_5_S),
	.Y(un5_real_a_out_sum_cry_5_Y),
	.B(temp_real_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[5]),
	.FCI(un5_real_a_out_sum_cry_4_Z)
);
defparam un5_real_a_out_sum_cry_5.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_6 (
	.FCO(un5_real_a_out_sum_cry_6_Z),
	.S(un5_real_a_out_sum_cry_6_S),
	.Y(un5_real_a_out_sum_cry_6_Y),
	.B(temp_real_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[6]),
	.FCI(un5_real_a_out_sum_cry_5_Z)
);
defparam un5_real_a_out_sum_cry_6.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_7 (
	.FCO(un5_real_a_out_sum_cry_7_Z),
	.S(un5_real_a_out_sum_cry_7_S),
	.Y(un5_real_a_out_sum_cry_7_Y),
	.B(temp_real_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[7]),
	.FCI(un5_real_a_out_sum_cry_6_Z)
);
defparam un5_real_a_out_sum_cry_7.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_cry_8 (
	.FCO(un5_real_a_out_sum_cry_8_Z),
	.S(un5_real_a_out_sum_cry_8_S),
	.Y(un5_real_a_out_sum_cry_8_Y),
	.B(temp_real_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(un5_real_a_out_sum_cry_7_Z)
);
defparam un5_real_a_out_sum_cry_8.INIT=20'h555AA;
// @37:324
  ARI1 un5_real_a_out_sum_s_10 (
	.FCO(un5_real_a_out_sum_s_10_FCO),
	.S(un5_real_a_out_sum_s_10_S),
	.Y(un5_real_a_out_sum_s_10_Y),
	.B(real_a_pipe_1[8]),
	.C(temp_real_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(un5_real_a_out_sum_cry_9_Z)
);
defparam un5_real_a_out_sum_s_10.INIT=20'h46600;
// @37:324
  ARI1 un5_real_a_out_sum_cry_9 (
	.FCO(un5_real_a_out_sum_cry_9_Z),
	.S(un5_real_a_out_sum_cry_9_S),
	.Y(un5_real_a_out_sum_cry_9_Y),
	.B(temp_real_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(un5_real_a_out_sum_cry_8_Z)
);
defparam un5_real_a_out_sum_cry_9.INIT=20'h555AA;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Y),
	.B(imag_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(imag_a_out_sum_slice[1])
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Y),
	.B(imag_a_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Y),
	.B(imag_a_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Y),
	.B(imag_a_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Y),
	.B(imag_a_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Y),
	.B(imag_a_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Y),
	.B(imag_a_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Y),
	.B(imag_a_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Y),
	.B(imag_a_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_imag_a_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_s_10_Y),
	.B(imag_a_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @37:368
  ARI1 un2_imag_a_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_imag_a_out_sum_rnd_slice_bias_cry_9_Y),
	.B(imag_a_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_imag_a_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_imag_a_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_0 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_0_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_0_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_0_Y),
	.B(real_a_out_sum_slice[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(real_a_out_sum_slice[1])
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_0.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_1 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_1_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_1_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_1_Y),
	.B(real_a_out_sum_slice[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_0_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_1.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_2 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_2_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_2_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_2_Y),
	.B(real_a_out_sum_slice[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_1_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_2.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_3 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_3_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_3_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_3_Y),
	.B(real_a_out_sum_slice[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_2_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_3.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_4 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_4_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_4_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_4_Y),
	.B(real_a_out_sum_slice[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_3_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_4.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_5 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_5_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_5_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_5_Y),
	.B(real_a_out_sum_slice[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_4_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_5.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_6 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_6_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_6_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_6_Y),
	.B(real_a_out_sum_slice[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_5_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_6.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_7 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_7_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_7_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_7_Y),
	.B(real_a_out_sum_slice[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_6_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_7.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_8 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_8_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_8_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_8_Y),
	.B(real_a_out_sum_slice[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_7_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_s_10 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_s_10_FCO),
	.S(un2_real_a_out_sum_rnd_slice_bias_s_10_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_s_10_Y),
	.B(real_a_out_sum_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_9_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_s_10.INIT=20'h4AA00;
// @37:367
  ARI1 un2_real_a_out_sum_rnd_slice_bias_cry_9 (
	.FCO(un2_real_a_out_sum_rnd_slice_bias_cry_9_Z),
	.S(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(un2_real_a_out_sum_rnd_slice_bias_cry_9_Y),
	.B(real_a_out_sum_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_real_a_out_sum_rnd_slice_bias_cry_8_Z)
);
defparam un2_real_a_out_sum_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @37:323
  ARI1 imag_b_out_sum_cry_0 (
	.FCO(imag_b_out_sum_cry_0_Z),
	.S(imag_b_out_sum_cry_0_S),
	.Y(imag_b_out_sum_cry_0_Y),
	.B(un5_imag_a_out_sum),
	.C(GND),
	.D(GND),
	.A(imag_b_out_sum),
	.FCI(VCC)
);
defparam imag_b_out_sum_cry_0.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_1 (
	.FCO(imag_b_out_sum_cry_1_Z),
	.S(imag_b_out_sum_Z[1]),
	.Y(imag_b_out_sum_cry_1_Y),
	.B(temp_imag_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[1]),
	.FCI(imag_b_out_sum_cry_0_Z)
);
defparam imag_b_out_sum_cry_1.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_2 (
	.FCO(imag_b_out_sum_cry_2_Z),
	.S(imag_b_out_sum_Z[2]),
	.Y(imag_b_out_sum_cry_2_Y),
	.B(temp_imag_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[2]),
	.FCI(imag_b_out_sum_cry_1_Z)
);
defparam imag_b_out_sum_cry_2.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_3 (
	.FCO(imag_b_out_sum_cry_3_Z),
	.S(imag_b_out_sum_Z[3]),
	.Y(imag_b_out_sum_cry_3_Y),
	.B(temp_imag_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[3]),
	.FCI(imag_b_out_sum_cry_2_Z)
);
defparam imag_b_out_sum_cry_3.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_4 (
	.FCO(imag_b_out_sum_cry_4_Z),
	.S(imag_b_out_sum_Z[4]),
	.Y(imag_b_out_sum_cry_4_Y),
	.B(temp_imag_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[4]),
	.FCI(imag_b_out_sum_cry_3_Z)
);
defparam imag_b_out_sum_cry_4.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_5 (
	.FCO(imag_b_out_sum_cry_5_Z),
	.S(imag_b_out_sum_Z[5]),
	.Y(imag_b_out_sum_cry_5_Y),
	.B(temp_imag_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[5]),
	.FCI(imag_b_out_sum_cry_4_Z)
);
defparam imag_b_out_sum_cry_5.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_6 (
	.FCO(imag_b_out_sum_cry_6_Z),
	.S(imag_b_out_sum_Z[6]),
	.Y(imag_b_out_sum_cry_6_Y),
	.B(temp_imag_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[6]),
	.FCI(imag_b_out_sum_cry_5_Z)
);
defparam imag_b_out_sum_cry_6.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_7 (
	.FCO(imag_b_out_sum_cry_7_Z),
	.S(imag_b_out_sum_Z[7]),
	.Y(imag_b_out_sum_cry_7_Y),
	.B(temp_imag_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[7]),
	.FCI(imag_b_out_sum_cry_6_Z)
);
defparam imag_b_out_sum_cry_7.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_cry_8 (
	.FCO(imag_b_out_sum_cry_8_Z),
	.S(imag_b_out_sum_Z[8]),
	.Y(imag_b_out_sum_cry_8_Y),
	.B(temp_imag_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(imag_b_out_sum_cry_7_Z)
);
defparam imag_b_out_sum_cry_8.INIT=20'h5AA55;
// @37:323
  ARI1 imag_b_out_sum_s_10 (
	.FCO(imag_b_out_sum_s_10_FCO),
	.S(imag_b_out_sum_Z[10]),
	.Y(imag_b_out_sum_s_10_Y),
	.B(imag_a_pipe_1[8]),
	.C(temp_imag_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(imag_b_out_sum_cry_9_Z)
);
defparam imag_b_out_sum_s_10.INIT=20'h49900;
// @37:323
  ARI1 imag_b_out_sum_cry_9 (
	.FCO(imag_b_out_sum_cry_9_Z),
	.S(imag_b_out_sum_Z[9]),
	.Y(imag_b_out_sum_cry_9_Y),
	.B(temp_imag_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(imag_a_pipe_1[8]),
	.FCI(imag_b_out_sum_cry_8_Z)
);
defparam imag_b_out_sum_cry_9.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_0 (
	.FCO(real_b_out_sum_cry_0_Z),
	.S(real_b_out_sum_cry_0_S),
	.Y(real_b_out_sum_cry_0_Y),
	.B(un5_real_a_out_sum),
	.C(GND),
	.D(GND),
	.A(real_b_out_sum),
	.FCI(VCC)
);
defparam real_b_out_sum_cry_0.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_1 (
	.FCO(real_b_out_sum_cry_1_Z),
	.S(real_b_out_sum_Z[1]),
	.Y(real_b_out_sum_cry_1_Y),
	.B(temp_real_trunc_rnd[1]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[1]),
	.FCI(real_b_out_sum_cry_0_Z)
);
defparam real_b_out_sum_cry_1.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_2 (
	.FCO(real_b_out_sum_cry_2_Z),
	.S(real_b_out_sum_Z[2]),
	.Y(real_b_out_sum_cry_2_Y),
	.B(temp_real_trunc_rnd[2]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[2]),
	.FCI(real_b_out_sum_cry_1_Z)
);
defparam real_b_out_sum_cry_2.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_3 (
	.FCO(real_b_out_sum_cry_3_Z),
	.S(real_b_out_sum_Z[3]),
	.Y(real_b_out_sum_cry_3_Y),
	.B(temp_real_trunc_rnd[3]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[3]),
	.FCI(real_b_out_sum_cry_2_Z)
);
defparam real_b_out_sum_cry_3.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_4 (
	.FCO(real_b_out_sum_cry_4_Z),
	.S(real_b_out_sum_Z[4]),
	.Y(real_b_out_sum_cry_4_Y),
	.B(temp_real_trunc_rnd[4]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[4]),
	.FCI(real_b_out_sum_cry_3_Z)
);
defparam real_b_out_sum_cry_4.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_5 (
	.FCO(real_b_out_sum_cry_5_Z),
	.S(real_b_out_sum_Z[5]),
	.Y(real_b_out_sum_cry_5_Y),
	.B(temp_real_trunc_rnd[5]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[5]),
	.FCI(real_b_out_sum_cry_4_Z)
);
defparam real_b_out_sum_cry_5.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_6 (
	.FCO(real_b_out_sum_cry_6_Z),
	.S(real_b_out_sum_Z[6]),
	.Y(real_b_out_sum_cry_6_Y),
	.B(temp_real_trunc_rnd[6]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[6]),
	.FCI(real_b_out_sum_cry_5_Z)
);
defparam real_b_out_sum_cry_6.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_7 (
	.FCO(real_b_out_sum_cry_7_Z),
	.S(real_b_out_sum_Z[7]),
	.Y(real_b_out_sum_cry_7_Y),
	.B(temp_real_trunc_rnd[7]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[7]),
	.FCI(real_b_out_sum_cry_6_Z)
);
defparam real_b_out_sum_cry_7.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_cry_8 (
	.FCO(real_b_out_sum_cry_8_Z),
	.S(real_b_out_sum_Z[8]),
	.Y(real_b_out_sum_cry_8_Y),
	.B(temp_real_trunc_rnd[8]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(real_b_out_sum_cry_7_Z)
);
defparam real_b_out_sum_cry_8.INIT=20'h5AA55;
// @37:322
  ARI1 real_b_out_sum_s_10 (
	.FCO(real_b_out_sum_s_10_FCO),
	.S(real_b_out_sum_Z[10]),
	.Y(real_b_out_sum_s_10_Y),
	.B(real_a_pipe_1[8]),
	.C(temp_real_trunc_rnd[9]),
	.D(GND),
	.A(VCC),
	.FCI(real_b_out_sum_cry_9_Z)
);
defparam real_b_out_sum_s_10.INIT=20'h49900;
// @37:322
  ARI1 real_b_out_sum_cry_9 (
	.FCO(real_b_out_sum_cry_9_Z),
	.S(real_b_out_sum_Z[9]),
	.Y(real_b_out_sum_cry_9_Y),
	.B(temp_real_trunc_rnd[9]),
	.C(GND),
	.D(GND),
	.A(real_a_pipe_1[8]),
	.FCI(real_b_out_sum_cry_8_Z)
);
defparam real_b_out_sum_cry_9.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_0 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_0_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_0_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_0_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[0]),
	.FCI(GND)
);
defparam un2_temp_imag_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_1 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_1_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_1_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_1_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[1]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_0_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_2 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_2_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_2_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_2_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[2]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_1_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_3 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_3_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_3_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_3_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[3]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_2_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_4 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_4_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_4_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_4_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[4]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_3_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_5 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_5_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_5_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_5_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[5]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_4_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_6 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_6_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_6_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_6_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[6]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_5_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_7 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_7_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_7_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_7_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[7]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_6_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_7.INIT=20'h5AA55;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_8 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_8_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_8_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_8_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_imag_slice[8]),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_7_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_8.INIT=20'h555AA;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_9 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_9_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_9_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_9_Y),
	.B(temp_imag_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_8_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_10 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_10_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_10_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_10_Y),
	.B(temp_imag_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_9_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_11 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_11_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_11_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_11_Y),
	.B(temp_imag_slice[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_10_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_12 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_12_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_12_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_12_Y),
	.B(temp_imag_slice[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_11_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_13 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_13_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_13_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_13_Y),
	.B(temp_imag_slice[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_12_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_14 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_14_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_14_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_14_Y),
	.B(temp_imag_slice[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_13_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_15 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_15_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_15_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_15_Y),
	.B(temp_imag_slice[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_14_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_15.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_s_17 (
	.FCO(un2_temp_imag_rnd_slice_bias_s_17_FCO),
	.S(un2_temp_imag_rnd_slice_bias_s_17_S),
	.Y(un2_temp_imag_rnd_slice_bias_s_17_Y),
	.B(temp_imag_slice[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_16_Z)
);
defparam un2_temp_imag_rnd_slice_bias_s_17.INIT=20'h4AA00;
// @37:284
  ARI1 un2_temp_imag_rnd_slice_bias_cry_16 (
	.FCO(un2_temp_imag_rnd_slice_bias_cry_16_Z),
	.S(un2_temp_imag_rnd_slice_bias_cry_16_S),
	.Y(un2_temp_imag_rnd_slice_bias_cry_16_Y),
	.B(temp_imag_slice[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_imag_rnd_slice_bias_cry_15_Z)
);
defparam un2_temp_imag_rnd_slice_bias_cry_16.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_0 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_0_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_0_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_0_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[0]),
	.FCI(GND)
);
defparam un2_temp_real_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_1 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_1_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_1_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_1_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[1]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_0_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_2 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_2_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_2_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_2_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[2]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_1_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_3 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_3_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_3_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_3_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[3]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_2_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_4 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_4_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_4_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_4_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[4]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_3_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_5 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_5_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_5_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_5_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[5]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_4_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_6 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_6_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_6_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_6_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[6]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_5_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_7 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_7_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_7_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_7_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[7]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_6_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_7.INIT=20'h5AA55;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_8 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_8_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_8_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_8_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(temp_real_slice[8]),
	.FCI(un2_temp_real_rnd_slice_bias_cry_7_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_8.INIT=20'h555AA;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_9 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_9_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_9_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_9_Y),
	.B(temp_real_slice[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_8_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_10 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_10_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_10_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_10_Y),
	.B(temp_real_slice[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_9_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_11 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_11_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_11_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_11_Y),
	.B(temp_real_slice[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_10_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_12 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_12_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_12_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_12_Y),
	.B(temp_real_slice[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_11_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_13 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_13_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_13_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_13_Y),
	.B(temp_real_slice[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_12_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_14 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_14_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_14_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_14_Y),
	.B(temp_real_slice[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_13_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_15 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_15_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_15_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_15_Y),
	.B(temp_real_slice[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_14_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_15.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_s_17 (
	.FCO(un2_temp_real_rnd_slice_bias_s_17_FCO),
	.S(un2_temp_real_rnd_slice_bias_s_17_S),
	.Y(un2_temp_real_rnd_slice_bias_s_17_Y),
	.B(temp_real_slice[17]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_16_Z)
);
defparam un2_temp_real_rnd_slice_bias_s_17.INIT=20'h4AA00;
// @37:283
  ARI1 un2_temp_real_rnd_slice_bias_cry_16 (
	.FCO(un2_temp_real_rnd_slice_bias_cry_16_Z),
	.S(un2_temp_real_rnd_slice_bias_cry_16_S),
	.Y(un2_temp_real_rnd_slice_bias_cry_16_Y),
	.B(temp_real_slice[16]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_temp_real_rnd_slice_bias_cry_15_Z)
);
defparam un2_temp_real_rnd_slice_bias_cry_16.INIT=20'h4AA00;
// @37:405
  CFG2 \gen_pipeline_yes_sums_rnd.p_final_sums_round.un13_overflow_sig  (
	.A(un2_imag_b_out_sum_rnd_slice_bias_cry_9_S),
	.B(un2_imag_b_out_sum_rnd_slice_bias_s_10_S),
	.Y(un13_overflow_sig)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.un13_overflow_sig .INIT=4'h6;
// @37:402
  CFG4 \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2_0  (
	.A(un2_imag_a_out_sum_rnd_slice_bias_s_10_S),
	.B(un2_real_a_out_sum_rnd_slice_bias_s_10_S),
	.C(un2_imag_a_out_sum_rnd_slice_bias_cry_9_S),
	.D(un2_real_a_out_sum_rnd_slice_bias_cry_9_S),
	.Y(overflow_sig_2_0)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2_0 .INIT=16'h7BDE;
// @37:402
  CFG4 \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2  (
	.A(un2_real_b_out_sum_rnd_slice_bias_s_10_S),
	.B(un2_real_b_out_sum_rnd_slice_bias_cry_9_S),
	.C(un13_overflow_sig),
	.D(overflow_sig_2_0),
	.Y(overflow_sig_2)
);
defparam \gen_pipeline_yes_sums_rnd.p_final_sums_round.overflow_sig_2 .INIT=16'hFFF6;
// @37:215
  HARD_MULT_ADDSUB_C0_1 HARD_MULT_ADDSUB_C0_0 (
	.temp_real_0(temp_real[0]),
	.temp_real_1(temp_real[1]),
	.temp_real_2(temp_real[2]),
	.temp_real_3(temp_real[3]),
	.temp_real_4(temp_real[4]),
	.temp_real_5(temp_real[5]),
	.temp_real_6(temp_real[6]),
	.temp_real_7(temp_real[7]),
	.temp_real_8(temp_real[8]),
	.temp_real_9(temp_real[9]),
	.temp_real_10(temp_real[10]),
	.temp_real_11(temp_real[11]),
	.temp_real_12(temp_real[12]),
	.temp_real_13(temp_real[13]),
	.temp_real_14(temp_real[14]),
	.temp_real_15(temp_real[15]),
	.temp_real_16(temp_real[16]),
	.temp_real_34(temp_real[34]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0])
);
// @37:229
  HARD_MULT_ADDSUB_C0_0 HARD_MULT_ADDSUB_C0_1 (
	.temp_imag_0(temp_imag[0]),
	.temp_imag_1(temp_imag[1]),
	.temp_imag_2(temp_imag[2]),
	.temp_imag_3(temp_imag[3]),
	.temp_imag_4(temp_imag[4]),
	.temp_imag_5(temp_imag[5]),
	.temp_imag_6(temp_imag[6]),
	.temp_imag_7(temp_imag[7]),
	.temp_imag_8(temp_imag[8]),
	.temp_imag_9(temp_imag[9]),
	.temp_imag_10(temp_imag[10]),
	.temp_imag_11(temp_imag[11]),
	.temp_imag_12(temp_imag[12]),
	.temp_imag_13(temp_imag[13]),
	.temp_imag_14(temp_imag[14]),
	.temp_imag_15(temp_imag[15]),
	.temp_imag_16(temp_imag[16]),
	.temp_imag_34(temp_imag[34]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0])
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Butterfly_HW_MATHDSP */

module FFT_Transformer (
  tf_comp_ram_dat_w_0_1,
  tf_comp_ram_dat_w_0_0,
  ram_dat_r_1_i_1,
  ram_dat_r_0_i_1_3,
  ram_dat_r_0_i_1_2,
  ram_dat_r_0_i_1_0,
  tf_comp_ram_adr_1_0,
  tf_comp_ram_adr_0_0,
  tf_comp_ram_adr_1_1,
  tf_comp_ram_adr_0_1,
  ram_adr_start,
  N_87,
  N_57,
  N_79,
  N_49,
  N_510,
  N_47,
  N_259,
  N_45,
  N_77,
  N_43,
  N_75,
  N_41,
  N_73,
  N_506,
  N_495,
  N_505,
  N_494,
  N_482,
  N_67,
  N_481,
  N_65,
  N_480,
  N_63,
  N_479,
  N_61,
  N_504,
  N_493,
  N_694,
  N_245,
  N_695,
  N_690,
  N_691,
  N_265,
  N_267,
  N_251,
  N_503,
  N_207,
  N_514,
  N_502,
  N_513,
  N_501,
  N_485,
  N_89,
  N_512,
  N_500_0,
  N_85,
  N_55,
  N_211,
  N_209,
  N_269,
  N_253,
  N_83,
  N_53,
  N_81,
  N_51,
  N_692,
  N_271,
  N_511,
  N_499,
  N_696,
  N_693,
  N_483,
  N_71,
  N_496,
  N_69,
  tf_comp_ram_done,
  tf_comp_ram_assigned,
  bf0_calc_done,
  tf_comp_ram_ready,
  ram_valid_sig_1z,
  tf_comp_ram_returned_i,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c,
  tf_comp_ram_stable
)
;
output [17:0] tf_comp_ram_dat_w_0_1 ;
output [17:0] tf_comp_ram_dat_w_0_0 ;
input [26:22] ram_dat_r_1_i_1 ;
input ram_dat_r_0_i_1_3 ;
input ram_dat_r_0_i_1_2 ;
input ram_dat_r_0_i_1_0 ;
output [9:0] tf_comp_ram_adr_1_0 ;
output [9:0] tf_comp_ram_adr_0_0 ;
output [9:0] tf_comp_ram_adr_1_1 ;
output [9:0] tf_comp_ram_adr_0_1 ;
input [9:0] ram_adr_start ;
input N_87 ;
input N_57 ;
input N_79 ;
input N_49 ;
input N_510 ;
input N_47 ;
input N_259 ;
input N_45 ;
input N_77 ;
input N_43 ;
input N_75 ;
input N_41 ;
input N_73 ;
input N_506 ;
input N_495 ;
input N_505 ;
input N_494 ;
input N_482 ;
input N_67 ;
input N_481 ;
input N_65 ;
input N_480 ;
input N_63 ;
input N_479 ;
input N_61 ;
input N_504 ;
input N_493 ;
input N_694 ;
input N_245 ;
input N_695 ;
input N_690 ;
input N_691 ;
input N_265 ;
input N_267 ;
input N_251 ;
input N_503 ;
input N_207 ;
input N_514 ;
input N_502 ;
input N_513 ;
input N_501 ;
input N_485 ;
input N_89 ;
input N_512 ;
input N_500_0 ;
input N_85 ;
input N_55 ;
input N_211 ;
input N_209 ;
input N_269 ;
input N_253 ;
input N_83 ;
input N_53 ;
input N_81 ;
input N_51 ;
input N_692 ;
input N_271 ;
input N_511 ;
input N_499 ;
input N_696 ;
input N_693 ;
input N_483 ;
input N_71 ;
input N_496 ;
input N_69 ;
output tf_comp_ram_done ;
input tf_comp_ram_assigned ;
output bf0_calc_done ;
input tf_comp_ram_ready ;
output ram_valid_sig_1z ;
output tf_comp_ram_returned_i ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
input tf_comp_ram_stable ;
wire ram_dat_r_0_i_1_3 ;
wire ram_dat_r_0_i_1_2 ;
wire ram_dat_r_0_i_1_0 ;
wire N_87 ;
wire N_57 ;
wire N_79 ;
wire N_49 ;
wire N_510 ;
wire N_47 ;
wire N_259 ;
wire N_45 ;
wire N_77 ;
wire N_43 ;
wire N_75 ;
wire N_41 ;
wire N_73 ;
wire N_506 ;
wire N_495 ;
wire N_505 ;
wire N_494 ;
wire N_482 ;
wire N_67 ;
wire N_481 ;
wire N_65 ;
wire N_480 ;
wire N_63 ;
wire N_479 ;
wire N_61 ;
wire N_504 ;
wire N_493 ;
wire N_694 ;
wire N_245 ;
wire N_695 ;
wire N_690 ;
wire N_691 ;
wire N_265 ;
wire N_267 ;
wire N_251 ;
wire N_503 ;
wire N_207 ;
wire N_514 ;
wire N_502 ;
wire N_513 ;
wire N_501 ;
wire N_485 ;
wire N_89 ;
wire N_512 ;
wire N_500_0 ;
wire N_85 ;
wire N_55 ;
wire N_211 ;
wire N_209 ;
wire N_269 ;
wire N_253 ;
wire N_83 ;
wire N_53 ;
wire N_81 ;
wire N_51 ;
wire N_692 ;
wire N_271 ;
wire N_511 ;
wire N_499 ;
wire N_696 ;
wire N_693 ;
wire N_483 ;
wire N_71 ;
wire N_496 ;
wire N_69 ;
wire tf_comp_ram_done ;
wire tf_comp_ram_assigned ;
wire bf0_calc_done ;
wire tf_comp_ram_ready ;
wire ram_valid_sig_1z ;
wire tf_comp_ram_returned_i ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire tf_comp_ram_stable ;
wire [8:0] bf0_real_a_in;
wire [8:0] bf0_real_b_in;
wire [8:0] bf0_imag_b_in;
wire [9:0] sampleB_adr_pipe_1;
wire [9:0] sampleB_adr_pipe_0;
wire [8:0] bf0_imag_a_in;
wire [9:0] sampleB_adr;
wire [9:0] sampleA_adr_pipe_0;
wire [9:0] sampleA_adr;
wire [9:0] sampleA_adr_pipe_1;
wire [9:0] sampleA_adr_3;
wire [8:0] bfly_max;
wire [8:1] bfly_max_6;
wire [8:0] twiddle_index_next;
wire [8:0] twiddle_index_next_4;
wire [8:0] dft_max;
wire [7:0] dft_max_6;
wire [8:0] bf0_twiddle_sin_imag_1comp;
wire [8:0] twiddle_index_next2;
wire [3:0] stage_cnt;
wire [0:0] stage_cnt_6;
wire [1:0] stage_state;
wire [1:1] stage_state_ns;
wire [8:8] bf0_twiddle_cos_realrst;
wire [8:0] twiddle_index;
wire [7:0] bf0_twiddle_sin_imag_1comp_reto;
wire [7:0] bf0_twiddle_sin_imag_reto;
wire [7:0] bf0_twiddle_sin_imag;
wire [8:0] bf0_twiddle_cos_real_reto;
wire [8:0] bf0_twiddle_cos_real;
wire [8:0] dft_cnt;
wire [8:0] dft_cnt_s;
wire [8:0] bfly_cnt;
wire [8:0] bfly_cnt_s;
wire [7:0] dft_cnt_cry;
wire [0:0] dft_cnt_RNIESHB1_Y;
wire [1:1] dft_cnt_RNI1O662_Y;
wire [2:2] dft_cnt_RNILKR03_Y;
wire [3:3] dft_cnt_RNIAIGR3_Y;
wire [4:4] dft_cnt_RNI0H5M4_Y;
wire [5:5] dft_cnt_RNINGQG5_Y;
wire [6:6] dft_cnt_RNIFHFB6_Y;
wire [8:8] dft_cnt_RNO_FCO;
wire [8:8] dft_cnt_RNO_Y;
wire [7:7] dft_cnt_RNI8J467_Y;
wire [7:0] bfly_cnt_cry;
wire [0:0] bfly_cnt_RNIDFVI1_Y;
wire [1:1] bfly_cnt_RNIN81G2_Y;
wire [2:2] bfly_cnt_RNI233D3_Y;
wire [3:3] bfly_cnt_RNIEU4A4_Y;
wire [4:4] bfly_cnt_RNIRQ675_Y;
wire [5:5] bfly_cnt_RNI9O846_Y;
wire [6:6] bfly_cnt_RNIOMA17_Y;
wire [8:8] bfly_cnt_RNO_FCO;
wire [8:8] bfly_cnt_RNO_Y;
wire [7:7] bfly_cnt_RNI8MCU7_Y;
wire [7:5] un8_samplea_adr;
wire [9:1] ram_r_adr_A;
wire [9:1] ram_r_adr_B;
wire [9:1] un16_sampleb_adr_4_Z;
wire [9:0] bf0_adr_a_out;
wire [9:0] bf0_adr_b_out;
wire dft_run_RNIS1TG_0_Z ;
wire N_92_i ;
wire ram_stable_i ;
wire VCC ;
wire N_209_i ;
wire GND ;
wire N_207_i ;
wire N_205_i ;
wire N_603_i ;
wire N_160_i ;
wire N_162_i ;
wire N_164_i ;
wire N_166_i ;
wire N_168_i ;
wire N_170_i ;
wire N_239_i ;
wire N_237_i ;
wire N_235_i ;
wire N_233_i ;
wire N_231_i ;
wire N_229_i ;
wire N_227_i ;
wire N_225_i ;
wire N_223_i ;
wire N_221_i ;
wire N_219_i ;
wire N_217_i ;
wire N_215_i ;
wire N_213_i ;
wire N_211_i ;
wire N_261_i ;
wire N_259_i ;
wire N_257_i ;
wire N_255_i ;
wire N_253_i ;
wire N_251_i ;
wire N_249_i ;
wire N_247_i ;
wire N_245_i ;
wire N_243_i ;
wire N_241_i ;
wire sampleA_adr_3_cry_1_0_Y ;
wire N_64_i ;
wire bfly_cnte ;
wire un16_sampleb_adr_cry_2_0_S ;
wire sampleB_adr_1_sqmuxa_Z ;
wire un16_sampleb_adr_cry_3_0_S ;
wire un16_sampleb_adr_cry_4_0_S ;
wire un16_sampleb_adr_cry_5_0_S ;
wire un16_sampleb_adr_cry_6_0_S ;
wire un16_sampleb_adr_cry_7_0_S ;
wire un16_sampleb_adr_s_8_S ;
wire un16_sampleb_adr_4_cry_0_Y ;
wire un16_sampleb_adr_cry_0_0_Y ;
wire un16_sampleb_adr_cry_1_0_S ;
wire un1_ram_stable_2_i ;
wire N_153_i ;
wire N_155_i ;
wire N_157_i ;
wire bf0_do_calc_next_0_Z ;
wire bf0_do_calc_next_0_RNO_Z ;
wire dft_run_Z ;
wire N_500 ;
wire un1_dft_run_2_sqmuxa_i ;
wire dft_fin_Z ;
wire dft_run_RNIS1TG_Y ;
wire N_25 ;
wire N_621_i ;
wire transformation_finished_Z ;
wire un1_transformation_finished_0_sqmuxa_i ;
wire dft_done_Z ;
wire N_32 ;
wire N_34 ;
wire bf0_do_calc_Z ;
wire N_9 ;
wire bf0_do_calc_next2_Z ;
wire N_7 ;
wire N_14_i ;
wire ram_stable_reto ;
wire un1_dft_cnt_1_sqmuxa_0_0_0_Z ;
wire dft_cnt_cry_cy ;
wire dft_run_RNIS1TG_S ;
wire bfly_cnt_cry_cy ;
wire un26_ram_ready_sig_NE_RNI4NTL_S ;
wire un26_ram_ready_sig_NE_RNI4NTL_Y ;
wire un27_ram_ready_sig ;
wire sampleA_adr_3_cry_1 ;
wire sampleA_adr_3_cry_1_0_S ;
wire m1_0_01_0 ;
wire un16_sampleb_adr_4 ;
wire sampleA_adr_3_cry_2 ;
wire sampleA_adr_3_cry_2_0_Y ;
wire N_176_i ;
wire m2_0_03_0 ;
wire sampleA_adr_3_cry_3 ;
wire sampleA_adr_3_cry_3_0_Y ;
wire m3_0_03_0 ;
wire sampleA_adr_3_cry_4 ;
wire sampleA_adr_3_cry_4_0_Y ;
wire N_24_0 ;
wire m4_2_01_0 ;
wire sampleA_adr_3_cry_5 ;
wire sampleA_adr_3_cry_5_0_Y ;
wire sampleA_adr_3_cry_6 ;
wire sampleA_adr_3_cry_6_0_Y ;
wire sampleA_adr_3_cry_7 ;
wire sampleA_adr_3_cry_7_0_Y ;
wire sampleA_adr_3_s_9_FCO ;
wire sampleA_adr_3_s_9_Y ;
wire N_9_0_i ;
wire m9_2_03 ;
wire sampleA_adr_3_cry_8 ;
wire sampleA_adr_3_cry_8_0_Y ;
wire m8_2_03 ;
wire ram_r_adr_A_cry_0 ;
wire ram_r_adr_A_cry_0_0_S ;
wire ram_r_adr_A_cry_0_0_Y ;
wire ram_r_adr_A_cry_1 ;
wire ram_r_adr_A_cry_1_0_Y ;
wire ram_r_adr_A_cry_2 ;
wire ram_r_adr_A_cry_2_0_Y ;
wire ram_r_adr_A_cry_3 ;
wire ram_r_adr_A_cry_3_0_Y ;
wire ram_r_adr_A_cry_4 ;
wire ram_r_adr_A_cry_4_0_Y ;
wire ram_r_adr_A_cry_5 ;
wire ram_r_adr_A_cry_5_0_Y ;
wire ram_r_adr_A_cry_6 ;
wire ram_r_adr_A_cry_6_0_Y ;
wire ram_r_adr_A_cry_7 ;
wire ram_r_adr_A_cry_7_0_Y ;
wire ram_r_adr_A_s_9_FCO ;
wire ram_r_adr_A_s_9_Y ;
wire ram_r_adr_A_cry_8 ;
wire ram_r_adr_A_cry_8_0_Y ;
wire ram_r_adr_B_cry_0 ;
wire ram_r_adr_B_cry_0_0_S ;
wire ram_r_adr_B_cry_0_0_Y ;
wire ram_r_adr_B_cry_1 ;
wire ram_r_adr_B_cry_1_0_Y ;
wire ram_r_adr_B_cry_2 ;
wire ram_r_adr_B_cry_2_0_Y ;
wire ram_r_adr_B_cry_3 ;
wire ram_r_adr_B_cry_3_0_Y ;
wire ram_r_adr_B_cry_4 ;
wire ram_r_adr_B_cry_4_0_Y ;
wire ram_r_adr_B_cry_5 ;
wire ram_r_adr_B_cry_5_0_Y ;
wire ram_r_adr_B_cry_6 ;
wire ram_r_adr_B_cry_6_0_Y ;
wire ram_r_adr_B_cry_7 ;
wire ram_r_adr_B_cry_7_0_Y ;
wire ram_r_adr_B_s_9_FCO ;
wire ram_r_adr_B_s_9_Y ;
wire ram_r_adr_B_cry_8 ;
wire ram_r_adr_B_cry_8_0_Y ;
wire twiddle_index_next_4_0_cry_0 ;
wire twiddle_index_next_4_0_cry_0_S ;
wire twiddle_index_next_4_0_cry_0_Y ;
wire twiddle_index_next_4_0_cry_1 ;
wire twiddle_index_next_4_0_cry_1_S ;
wire twiddle_index_next_4_0_cry_1_Y ;
wire twiddle_index_next_4_0_cry_2 ;
wire twiddle_index_next_4_0_cry_2_S ;
wire twiddle_index_next_4_0_cry_2_Y ;
wire twiddle_index_next_4_0_cry_3 ;
wire twiddle_index_next_4_0_cry_3_S ;
wire twiddle_index_next_4_0_cry_3_Y ;
wire twiddle_index_next_4_0_cry_4 ;
wire twiddle_index_next_4_0_cry_4_S ;
wire twiddle_index_next_4_0_cry_4_Y ;
wire twiddle_index_next_4_0_cry_5 ;
wire twiddle_index_next_4_0_cry_5_S ;
wire twiddle_index_next_4_0_cry_5_Y ;
wire twiddle_index_next_4_0_cry_6 ;
wire twiddle_index_next_4_0_cry_6_S ;
wire twiddle_index_next_4_0_cry_6_Y ;
wire twiddle_index_next_4_0_s_8_FCO ;
wire twiddle_index_next_4_0_s_8_S ;
wire twiddle_index_next_4_0_s_8_Y ;
wire twiddle_index_next_4_0_cry_7 ;
wire twiddle_index_next_4_0_cry_7_S ;
wire twiddle_index_next_4_0_cry_7_Y ;
wire un16_sampleb_adr_4_cry_0_Z ;
wire un16_sampleb_adr_4_cry_0_S ;
wire N_367_i ;
wire un16_sampleb_adr_4_cry_1 ;
wire un16_sampleb_adr_4_cry_1_0_Y ;
wire un16_sampleb_adr_4_cry_2 ;
wire un16_sampleb_adr_4_cry_2_0_Y ;
wire un16_sampleb_adr_4_cry_3 ;
wire un16_sampleb_adr_4_cry_3_0_Y ;
wire un16_sampleb_adr_4_cry_4 ;
wire un16_sampleb_adr_4_cry_4_0_Y ;
wire m0_0_03 ;
wire un16_sampleb_adr_4_cry_5 ;
wire un16_sampleb_adr_4_cry_5_0_Y ;
wire m1_0_03 ;
wire un16_sampleb_adr_4_cry_6 ;
wire un16_sampleb_adr_4_cry_6_0_Y ;
wire m2_0_03 ;
wire un16_sampleb_adr_4_cry_7 ;
wire un16_sampleb_adr_4_cry_7_0_Y ;
wire m3_0_03 ;
wire un16_sampleb_adr_4_s_9_FCO ;
wire un16_sampleb_adr_4_s_9_Y ;
wire un16_sampleb_adr_4_cry_8_Z ;
wire un16_sampleb_adr_4_cry_8_Y ;
wire un16_sampleb_adr_cry_0 ;
wire un16_sampleb_adr_cry_0_0_S ;
wire un16_sampleb_adr_cry_1 ;
wire un16_sampleb_adr_cry_1_0_Y ;
wire un16_sampleb_adr_cry_2 ;
wire un16_sampleb_adr_cry_2_0_Y ;
wire un16_sampleb_adr_cry_3 ;
wire un16_sampleb_adr_cry_3_0_Y ;
wire un16_sampleb_adr_cry_4 ;
wire un16_sampleb_adr_cry_4_0_Y ;
wire m5_2_01_0 ;
wire un16_sampleb_adr_cry_5 ;
wire un16_sampleb_adr_cry_5_0_Y ;
wire m6_2_01_0 ;
wire un16_sampleb_adr_cry_6 ;
wire un16_sampleb_adr_cry_6_0_Y ;
wire m7_2_01_0 ;
wire un16_sampleb_adr_s_8_FCO ;
wire un16_sampleb_adr_s_8_Y ;
wire un16_sampleb_adr_cry_7 ;
wire un16_sampleb_adr_cry_7_0_Y ;
wire N_361_i ;
wire m7_0_03_0 ;
wire m6_0_03_0 ;
wire N_178 ;
wire m5_0_03_0 ;
wire N_364_i ;
wire m8_2_0_0 ;
wire N_534_reto ;
wire N_533_reto ;
wire N_532_reto ;
wire N_531_reto ;
wire N_530_reto ;
wire N_529_reto ;
wire N_528_reto ;
wire N_527_reto ;
wire N_526_reto ;
wire N_535_reto ;
wire N_536_reto ;
wire N_537_reto ;
wire N_538_reto ;
wire N_539_reto ;
wire N_540_reto ;
wire N_541_reto ;
wire N_542_reto ;
wire N_360 ;
wire N_370 ;
wire N_369 ;
wire un26_ram_ready_sig_NE_3 ;
wire un26_ram_ready_sig_NE_2 ;
wire un26_ram_ready_sig_NE_1 ;
wire un26_ram_ready_sig_NE_0 ;
wire un29_ram_ready_sig_NE_3 ;
wire un29_ram_ready_sig_NE_2 ;
wire un29_ram_ready_sig_NE_1 ;
wire un29_ram_ready_sig_NE_0 ;
wire N_484 ;
wire m7_0_0_1_tz ;
wire m3_0_1_1_tz ;
wire m3_0_0_1_tz ;
wire m2_0_0_1_tz ;
wire m4_0_0_1_tz ;
wire m5_0_0_1_tz ;
wire m6_0_0_1_tz ;
wire m0_0_03_0 ;
wire bf0_overflow ;
wire N_686 ;
wire un26_ram_ready_sig_NE_4 ;
wire un29_ram_ready_sig_NE_4 ;
wire m8_0_1_1 ;
wire m8_0_0_1 ;
wire N_684 ;
wire N_679 ;
wire m9_0_03_0 ;
wire m4_0_03_0 ;
wire un30_ram_ready_sig ;
wire m8_2_0_1 ;
wire m9_2_0_0 ;
wire N_26 ;
wire N_25_0 ;
wire N_24 ;
wire N_23 ;
wire N_22 ;
wire N_21_0 ;
wire N_20 ;
wire N_19 ;
wire N_18 ;
wire N_17 ;
wire N_16 ;
wire N_15 ;
wire N_14 ;
wire N_13_0 ;
wire N_12_0 ;
wire N_11 ;
wire N_10_0 ;
wire N_9_0 ;
wire N_8 ;
wire N_7_0 ;
wire N_6 ;
wire N_5 ;
wire N_4 ;
wire N_3_0 ;
wire N_2 ;
wire N_17_0 ;
wire N_16_0 ;
wire N_15_0 ;
  CFG1 dft_run_RNIS1TG_1 (
	.A(dft_run_RNIS1TG_0_Z),
	.Y(N_92_i)
);
defparam dft_run_RNIS1TG_1.INIT=2'h1;
  CFG1 ram_stable_i_0 (
	.A(tf_comp_ram_stable),
	.Y(ram_stable_i)
);
defparam ram_stable_i_0.INIT=2'h1;
// @38:469
  SLE \bf0_real_a_in[8]  (
	.Q(bf0_real_a_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_209_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[0]  (
	.Q(bf0_real_b_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_207_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[1]  (
	.Q(bf0_real_b_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_205_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[2]  (
	.Q(bf0_real_b_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_603_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[3]  (
	.Q(bf0_real_b_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_160_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[4]  (
	.Q(bf0_real_b_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_162_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[5]  (
	.Q(bf0_real_b_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_164_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[6]  (
	.Q(bf0_real_b_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_166_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[7]  (
	.Q(bf0_real_b_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_168_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_b_in[8]  (
	.Q(bf0_real_b_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_170_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[2]  (
	.Q(bf0_imag_b_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_239_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[3]  (
	.Q(bf0_imag_b_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_237_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[4]  (
	.Q(bf0_imag_b_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_235_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[5]  (
	.Q(bf0_imag_b_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_233_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[6]  (
	.Q(bf0_imag_b_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_231_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[7]  (
	.Q(bf0_imag_b_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_229_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[8]  (
	.Q(bf0_imag_b_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_227_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[0]  (
	.Q(bf0_real_a_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_225_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[1]  (
	.Q(bf0_real_a_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_223_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[2]  (
	.Q(bf0_real_a_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_221_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[3]  (
	.Q(bf0_real_a_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_219_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[4]  (
	.Q(bf0_real_a_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_217_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[5]  (
	.Q(bf0_real_a_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_215_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[6]  (
	.Q(bf0_real_a_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_213_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_real_a_in[7]  (
	.Q(bf0_real_a_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_211_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[6]  (
	.Q(sampleB_adr_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[7]  (
	.Q(sampleB_adr_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[8]  (
	.Q(sampleB_adr_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[9]  (
	.Q(sampleB_adr_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:469
  SLE \bf0_imag_a_in[0]  (
	.Q(bf0_imag_a_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_261_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[1]  (
	.Q(bf0_imag_a_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_259_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[2]  (
	.Q(bf0_imag_a_in[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_257_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[3]  (
	.Q(bf0_imag_a_in[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_255_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[4]  (
	.Q(bf0_imag_a_in[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_253_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[5]  (
	.Q(bf0_imag_a_in[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_251_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[6]  (
	.Q(bf0_imag_a_in[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_249_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[7]  (
	.Q(bf0_imag_a_in[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_247_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_a_in[8]  (
	.Q(bf0_imag_a_in[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_245_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[0]  (
	.Q(bf0_imag_b_in[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_243_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_imag_b_in[1]  (
	.Q(bf0_imag_b_in[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_241_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[1]  (
	.Q(sampleB_adr_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[2]  (
	.Q(sampleB_adr_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[3]  (
	.Q(sampleB_adr_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[4]  (
	.Q(sampleB_adr_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[5]  (
	.Q(sampleB_adr_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[6]  (
	.Q(sampleB_adr_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[7]  (
	.Q(sampleB_adr_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[8]  (
	.Q(sampleB_adr_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[9]  (
	.Q(sampleB_adr_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[0]  (
	.Q(sampleB_adr_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[1]  (
	.Q(sampleB_adr_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[2]  (
	.Q(sampleB_adr_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[3]  (
	.Q(sampleB_adr_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[4]  (
	.Q(sampleB_adr_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_1[5]  (
	.Q(sampleB_adr_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[6]  (
	.Q(sampleA_adr_pipe_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[7]  (
	.Q(sampleA_adr_pipe_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[8]  (
	.Q(sampleA_adr_pipe_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[9]  (
	.Q(sampleA_adr_pipe_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[0]  (
	.Q(sampleA_adr_pipe_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[1]  (
	.Q(sampleA_adr_pipe_1[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[2]  (
	.Q(sampleA_adr_pipe_1[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[3]  (
	.Q(sampleA_adr_pipe_1[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[4]  (
	.Q(sampleA_adr_pipe_1[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[5]  (
	.Q(sampleA_adr_pipe_1[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[6]  (
	.Q(sampleA_adr_pipe_1[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[7]  (
	.Q(sampleA_adr_pipe_1[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[8]  (
	.Q(sampleA_adr_pipe_1[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_1[9]  (
	.Q(sampleA_adr_pipe_1[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_pipe_0[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleB_adr_pipe_0[0]  (
	.Q(sampleB_adr_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleB_adr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \sampleA_adr[1]  (
	.Q(sampleA_adr[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3_cry_1_0_Y),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[2]  (
	.Q(sampleA_adr[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[3]  (
	.Q(sampleA_adr[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[4]  (
	.Q(sampleA_adr[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[5]  (
	.Q(sampleA_adr[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[6]  (
	.Q(sampleA_adr[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[7]  (
	.Q(sampleA_adr[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[8]  (
	.Q(sampleA_adr[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleA_adr[9]  (
	.Q(sampleA_adr[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[0]  (
	.Q(sampleA_adr_pipe_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[1]  (
	.Q(sampleA_adr_pipe_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[2]  (
	.Q(sampleA_adr_pipe_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[3]  (
	.Q(sampleA_adr_pipe_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[4]  (
	.Q(sampleA_adr_pipe_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \p_pipe_pusher.sampleA_adr_pipe_0[5]  (
	.Q(sampleA_adr_pipe_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:426
  SLE \sampleA_adr[0]  (
	.Q(sampleA_adr[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(sampleA_adr_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[5]  (
	.Q(bfly_max[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[5]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[6]  (
	.Q(bfly_max[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[6]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[7]  (
	.Q(bfly_max[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[7]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[8]  (
	.Q(bfly_max[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[8]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[8]  (
	.Q(twiddle_index_next[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[8]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[0]  (
	.Q(dft_max[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[0]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[1]  (
	.Q(dft_max[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[1]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[2]  (
	.Q(dft_max[2]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[2]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[3]  (
	.Q(dft_max[3]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[3]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[4]  (
	.Q(dft_max[4]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[4]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[5]  (
	.Q(dft_max[5]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[5]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[6]  (
	.Q(dft_max[6]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[6]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[7]  (
	.Q(dft_max[7]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_max_6[7]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \dft_max[8]  (
	.Q(dft_max[8]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_stable_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[0]  (
	.Q(bfly_max[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[1]  (
	.Q(bfly_max[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[1]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[2]  (
	.Q(bfly_max[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[2]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[3]  (
	.Q(bfly_max[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[3]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \bfly_max[4]  (
	.Q(bfly_max[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_max_6[4]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[3]  (
	.Q(sampleB_adr[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_2_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[4]  (
	.Q(sampleB_adr[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_3_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[5]  (
	.Q(sampleB_adr[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_4_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[6]  (
	.Q(sampleB_adr[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_5_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[7]  (
	.Q(sampleB_adr[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_6_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[8]  (
	.Q(sampleB_adr[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_7_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[9]  (
	.Q(sampleB_adr[9]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_s_8_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[0]  (
	.Q(twiddle_index_next[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[0]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[1]  (
	.Q(twiddle_index_next[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[1]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[2]  (
	.Q(twiddle_index_next[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[2]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[3]  (
	.Q(twiddle_index_next[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[3]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[4]  (
	.Q(twiddle_index_next[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[4]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[5]  (
	.Q(twiddle_index_next[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[5]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[6]  (
	.Q(twiddle_index_next[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[6]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next[7]  (
	.Q(twiddle_index_next[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next_4[7]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[0]  (
	.Q(sampleB_adr[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_4_cry_0_Y),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[1]  (
	.Q(sampleB_adr[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_0_0_Y),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:426
  SLE \sampleB_adr[2]  (
	.Q(sampleB_adr[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un16_sampleb_adr_cry_1_0_S),
	.EN(sampleB_adr_1_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_twiddle_sin_imag_1comp[8]  (
	.Q(bf0_twiddle_sin_imag_1comp[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(tf_comp_ram_stable),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next2[2]  (
	.Q(twiddle_index_next2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[2]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index_next2[3]  (
	.Q(twiddle_index_next2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[3]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index_next2[4]  (
	.Q(twiddle_index_next2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[4]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index_next2[5]  (
	.Q(twiddle_index_next2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[5]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index_next2[6]  (
	.Q(twiddle_index_next2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[6]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index_next2[7]  (
	.Q(twiddle_index_next2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[7]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index_next2[8]  (
	.Q(twiddle_index_next2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[8]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:294
  SLE \stage_cnt[0]  (
	.Q(stage_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(stage_cnt_6[0]),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \stage_cnt[1]  (
	.Q(stage_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_153_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \stage_cnt[2]  (
	.Q(stage_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_155_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \stage_cnt[3]  (
	.Q(stage_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_157_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index_next2[0]  (
	.Q(twiddle_index_next2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[0]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index_next2[1]  (
	.Q(twiddle_index_next2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next[1]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE bf0_do_calc_next_0 (
	.Q(bf0_do_calc_next_0_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_do_calc_next_0_RNO_Z),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE dft_run (
	.Q(dft_run_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_500),
	.EN(un1_dft_run_2_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE dft_fin (
	.Q(dft_fin_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_run_RNIS1TG_Y),
	.EN(N_25),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE ram_dest (
	.Q(tf_comp_ram_returned_i),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_621_i),
	.EN(N_64_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE transformation_finished (
	.Q(transformation_finished_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable),
	.EN(un1_transformation_finished_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE dft_done (
	.Q(dft_done_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_run_RNIS1TG_Y),
	.EN(N_32),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE ram_valid_sig (
	.Q(ram_valid_sig_1z),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_stable_i),
	.EN(N_34),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE bf0_do_calc (
	.Q(bf0_do_calc_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_9),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE bf0_do_calc_next2 (
	.Q(bf0_do_calc_next2_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_7),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \stage_state[0]  (
	.Q(stage_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_14_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:294
  SLE \stage_state[1]  (
	.Q(stage_state[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(stage_state_ns[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE \bf0_twiddle_cos_realreset[8]  (
	.Q(bf0_twiddle_cos_realrst[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(VCC),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \twiddle_index[8]  (
	.Q(twiddle_index[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[8]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[7]  (
	.Q(twiddle_index[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[7]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[6]  (
	.Q(twiddle_index[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[6]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[5]  (
	.Q(twiddle_index[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[5]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[4]  (
	.Q(twiddle_index[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[4]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[3]  (
	.Q(twiddle_index[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[3]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[2]  (
	.Q(twiddle_index[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[2]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[1]  (
	.Q(twiddle_index[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[1]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:357
  SLE \twiddle_index[0]  (
	.Q(twiddle_index[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(twiddle_index_next2[0]),
	.EN(un1_ram_stable_2_i),
	.LAT(GND),
	.SD(GND),
	.SLn(N_92_i)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_13 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_14 (
	.Q(bf0_twiddle_sin_imag_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_15 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_16 (
	.Q(bf0_twiddle_sin_imag_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_17 (
	.Q(bf0_twiddle_cos_real_reto[8]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_18 (
	.Q(bf0_twiddle_cos_real_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_19 (
	.Q(bf0_twiddle_cos_real_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_20 (
	.Q(bf0_twiddle_cos_real_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_21 (
	.Q(bf0_twiddle_cos_real_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_22 (
	.Q(bf0_twiddle_cos_real_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_23 (
	.Q(bf0_twiddle_cos_real_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_24 (
	.Q(bf0_twiddle_cos_real_reto[1]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_25 (
	.Q(bf0_twiddle_cos_real_reto[0]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_cos_real[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret (
	.Q(bf0_twiddle_sin_imag_1comp_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_1 (
	.Q(ram_stable_reto),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_2 (
	.Q(bf0_twiddle_sin_imag_reto[7]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_3 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_4 (
	.Q(bf0_twiddle_sin_imag_reto[6]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_5 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_6 (
	.Q(bf0_twiddle_sin_imag_reto[5]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_7 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_8 (
	.Q(bf0_twiddle_sin_imag_reto[4]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_9 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_10 (
	.Q(bf0_twiddle_sin_imag_reto[3]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_11 (
	.Q(bf0_twiddle_sin_imag_1comp_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag_1comp[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:469
  SLE bf0_twiddle_cos_real_ret_12 (
	.Q(bf0_twiddle_sin_imag_reto[2]),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bf0_twiddle_sin_imag[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[0]  (
	.Q(dft_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[0]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[1]  (
	.Q(dft_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[1]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[2]  (
	.Q(dft_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[2]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[3]  (
	.Q(dft_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[3]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[4]  (
	.Q(dft_cnt[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[4]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[5]  (
	.Q(dft_cnt[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[5]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[6]  (
	.Q(dft_cnt[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[6]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[7]  (
	.Q(dft_cnt[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[7]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \dft_cnt[8]  (
	.Q(dft_cnt[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(dft_cnt_s[8]),
	.EN(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[0]  (
	.Q(bfly_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[0]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[1]  (
	.Q(bfly_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[1]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[2]  (
	.Q(bfly_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[2]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[3]  (
	.Q(bfly_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[3]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[4]  (
	.Q(bfly_cnt[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[4]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[5]  (
	.Q(bfly_cnt[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[5]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[6]  (
	.Q(bfly_cnt[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[6]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[7]  (
	.Q(bfly_cnt[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[7]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  SLE \bfly_cnt[8]  (
	.Q(bfly_cnt[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(bfly_cnt_s[8]),
	.EN(bfly_cnte),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @38:357
  ARI1 dft_run_RNIS1TG (
	.FCO(dft_cnt_cry_cy),
	.S(dft_run_RNIS1TG_S),
	.Y(dft_run_RNIS1TG_Y),
	.B(dft_run_Z),
	.C(tf_comp_ram_stable),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam dft_run_RNIS1TG.INIT=20'h48800;
// @38:357
  ARI1 \dft_cnt_RNIESHB1[0]  (
	.FCO(dft_cnt_cry[0]),
	.S(dft_cnt_s[0]),
	.Y(dft_cnt_RNIESHB1_Y[0]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[0]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry_cy)
);
defparam \dft_cnt_RNIESHB1[0] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNI1O662[1]  (
	.FCO(dft_cnt_cry[1]),
	.S(dft_cnt_s[1]),
	.Y(dft_cnt_RNI1O662_Y[1]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[0])
);
defparam \dft_cnt_RNI1O662[1] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNILKR03[2]  (
	.FCO(dft_cnt_cry[2]),
	.S(dft_cnt_s[2]),
	.Y(dft_cnt_RNILKR03_Y[2]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[1])
);
defparam \dft_cnt_RNILKR03[2] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNIAIGR3[3]  (
	.FCO(dft_cnt_cry[3]),
	.S(dft_cnt_s[3]),
	.Y(dft_cnt_RNIAIGR3_Y[3]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[2])
);
defparam \dft_cnt_RNIAIGR3[3] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNI0H5M4[4]  (
	.FCO(dft_cnt_cry[4]),
	.S(dft_cnt_s[4]),
	.Y(dft_cnt_RNI0H5M4_Y[4]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[3])
);
defparam \dft_cnt_RNI0H5M4[4] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNINGQG5[5]  (
	.FCO(dft_cnt_cry[5]),
	.S(dft_cnt_s[5]),
	.Y(dft_cnt_RNINGQG5_Y[5]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[4])
);
defparam \dft_cnt_RNINGQG5[5] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNIFHFB6[6]  (
	.FCO(dft_cnt_cry[6]),
	.S(dft_cnt_s[6]),
	.Y(dft_cnt_RNIFHFB6_Y[6]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[5])
);
defparam \dft_cnt_RNIFHFB6[6] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNO[8]  (
	.FCO(dft_cnt_RNO_FCO[8]),
	.S(dft_cnt_s[8]),
	.Y(dft_cnt_RNO_Y[8]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[7])
);
defparam \dft_cnt_RNO[8] .INIT=20'h44400;
// @38:357
  ARI1 \dft_cnt_RNI8J467[7]  (
	.FCO(dft_cnt_cry[7]),
	.S(dft_cnt_s[7]),
	.Y(dft_cnt_RNI8J467_Y[7]),
	.B(dft_run_RNIS1TG_0_Z),
	.C(dft_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(dft_cnt_cry[6])
);
defparam \dft_cnt_RNI8J467[7] .INIT=20'h44400;
// @39:655
  ARI1 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_RNI4NTL  (
	.FCO(bfly_cnt_cry_cy),
	.S(un26_ram_ready_sig_NE_RNI4NTL_S),
	.Y(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.B(dft_run_RNIS1TG_0_Z),
	.C(un27_ram_ready_sig),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_RNI4NTL .INIT=20'h44400;
// @39:655
  ARI1 \bfly_cnt_RNIDFVI1[0]  (
	.FCO(bfly_cnt_cry[0]),
	.S(bfly_cnt_s[0]),
	.Y(bfly_cnt_RNIDFVI1_Y[0]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[0]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry_cy)
);
defparam \bfly_cnt_RNIDFVI1[0] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNIN81G2[1]  (
	.FCO(bfly_cnt_cry[1]),
	.S(bfly_cnt_s[1]),
	.Y(bfly_cnt_RNIN81G2_Y[1]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[1]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[0])
);
defparam \bfly_cnt_RNIN81G2[1] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNI233D3[2]  (
	.FCO(bfly_cnt_cry[2]),
	.S(bfly_cnt_s[2]),
	.Y(bfly_cnt_RNI233D3_Y[2]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[2]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[1])
);
defparam \bfly_cnt_RNI233D3[2] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNIEU4A4[3]  (
	.FCO(bfly_cnt_cry[3]),
	.S(bfly_cnt_s[3]),
	.Y(bfly_cnt_RNIEU4A4_Y[3]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[3]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[2])
);
defparam \bfly_cnt_RNIEU4A4[3] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNIRQ675[4]  (
	.FCO(bfly_cnt_cry[4]),
	.S(bfly_cnt_s[4]),
	.Y(bfly_cnt_RNIRQ675_Y[4]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[4]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[3])
);
defparam \bfly_cnt_RNIRQ675[4] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNI9O846[5]  (
	.FCO(bfly_cnt_cry[5]),
	.S(bfly_cnt_s[5]),
	.Y(bfly_cnt_RNI9O846_Y[5]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[5]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[4])
);
defparam \bfly_cnt_RNI9O846[5] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNIOMA17[6]  (
	.FCO(bfly_cnt_cry[6]),
	.S(bfly_cnt_s[6]),
	.Y(bfly_cnt_RNIOMA17_Y[6]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[6]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[5])
);
defparam \bfly_cnt_RNIOMA17[6] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNO[8]  (
	.FCO(bfly_cnt_RNO_FCO[8]),
	.S(bfly_cnt_s[8]),
	.Y(bfly_cnt_RNO_Y[8]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[8]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[7])
);
defparam \bfly_cnt_RNO[8] .INIT=20'h48800;
// @39:655
  ARI1 \bfly_cnt_RNI8MCU7[7]  (
	.FCO(bfly_cnt_cry[7]),
	.S(bfly_cnt_s[7]),
	.Y(bfly_cnt_RNI8MCU7_Y[7]),
	.B(un26_ram_ready_sig_NE_RNI4NTL_Y),
	.C(bfly_cnt[7]),
	.D(GND),
	.A(VCC),
	.FCI(bfly_cnt_cry[6])
);
defparam \bfly_cnt_RNI8MCU7[7] .INIT=20'h48800;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_1_0  (
	.FCO(sampleA_adr_3_cry_1),
	.S(sampleA_adr_3_cry_1_0_S),
	.Y(sampleA_adr_3_cry_1_0_Y),
	.B(dft_run_RNIS1TG_0_Z),
	.C(m1_0_01_0),
	.D(un16_sampleb_adr_4),
	.A(bfly_cnt[1]),
	.FCI(GND)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_1_0 .INIT=20'h51540;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_2_0  (
	.FCO(sampleA_adr_3_cry_2),
	.S(sampleA_adr_3[2]),
	.Y(sampleA_adr_3_cry_2_0_Y),
	.B(dft_run_RNIS1TG_0_Z),
	.C(N_176_i),
	.D(m2_0_03_0),
	.A(bfly_cnt[2]),
	.FCI(sampleA_adr_3_cry_1)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_2_0 .INIT=20'h51540;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_3_0  (
	.FCO(sampleA_adr_3_cry_3),
	.S(sampleA_adr_3[3]),
	.Y(sampleA_adr_3_cry_3_0_Y),
	.B(dft_run_RNIS1TG_0_Z),
	.C(N_176_i),
	.D(m3_0_03_0),
	.A(bfly_cnt[3]),
	.FCI(sampleA_adr_3_cry_2)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_3_0 .INIT=20'h51540;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_4_0  (
	.FCO(sampleA_adr_3_cry_4),
	.S(sampleA_adr_3[4]),
	.Y(sampleA_adr_3_cry_4_0_Y),
	.B(dft_run_RNIS1TG_0_Z),
	.C(N_24_0),
	.D(m4_2_01_0),
	.A(bfly_cnt[4]),
	.FCI(sampleA_adr_3_cry_3)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_4_0 .INIT=20'h51540;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_5_0  (
	.FCO(sampleA_adr_3_cry_5),
	.S(sampleA_adr_3[5]),
	.Y(sampleA_adr_3_cry_5_0_Y),
	.B(un8_samplea_adr[5]),
	.C(dft_run_RNIS1TG_0_Z),
	.D(GND),
	.A(bfly_cnt[5]),
	.FCI(sampleA_adr_3_cry_4)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_5_0 .INIT=20'h51122;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_6_0  (
	.FCO(sampleA_adr_3_cry_6),
	.S(sampleA_adr_3[6]),
	.Y(sampleA_adr_3_cry_6_0_Y),
	.B(un8_samplea_adr[6]),
	.C(dft_run_RNIS1TG_0_Z),
	.D(GND),
	.A(bfly_cnt[6]),
	.FCI(sampleA_adr_3_cry_5)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_6_0 .INIT=20'h51122;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_7_0  (
	.FCO(sampleA_adr_3_cry_7),
	.S(sampleA_adr_3[7]),
	.Y(sampleA_adr_3_cry_7_0_Y),
	.B(un8_samplea_adr[7]),
	.C(dft_run_RNIS1TG_0_Z),
	.D(GND),
	.A(bfly_cnt[7]),
	.FCI(sampleA_adr_3_cry_6)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_7_0 .INIT=20'h51122;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_s_9  (
	.FCO(sampleA_adr_3_s_9_FCO),
	.S(sampleA_adr_3[9]),
	.Y(sampleA_adr_3_s_9_Y),
	.B(N_9_0_i),
	.C(N_92_i),
	.D(m9_2_03),
	.A(VCC),
	.FCI(sampleA_adr_3_cry_8)
);
defparam \p_pipe_pusher.sampleA_adr_3_s_9 .INIT=20'h48000;
// @38:433
  ARI1 \p_pipe_pusher.sampleA_adr_3_cry_8_0  (
	.FCO(sampleA_adr_3_cry_8),
	.S(sampleA_adr_3[8]),
	.Y(sampleA_adr_3_cry_8_0_Y),
	.B(dft_run_RNIS1TG_0_Z),
	.C(N_9_0_i),
	.D(m8_2_03),
	.A(bfly_cnt[8]),
	.FCI(sampleA_adr_3_cry_7)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_8_0 .INIT=20'h51540;
// @38:504
  ARI1 ram_r_adr_A_cry_0_0 (
	.FCO(ram_r_adr_A_cry_0),
	.S(ram_r_adr_A_cry_0_0_S),
	.Y(ram_r_adr_A_cry_0_0_Y),
	.B(ram_adr_start[0]),
	.C(dft_max[8]),
	.D(sampleA_adr[0]),
	.A(sampleA_adr[9]),
	.FCI(GND)
);
defparam ram_r_adr_A_cry_0_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_cry_1_0 (
	.FCO(ram_r_adr_A_cry_1),
	.S(ram_r_adr_A[1]),
	.Y(ram_r_adr_A_cry_1_0_Y),
	.B(ram_adr_start[1]),
	.C(dft_max[8]),
	.D(sampleA_adr[1]),
	.A(sampleA_adr[8]),
	.FCI(ram_r_adr_A_cry_0)
);
defparam ram_r_adr_A_cry_1_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_cry_2_0 (
	.FCO(ram_r_adr_A_cry_2),
	.S(ram_r_adr_A[2]),
	.Y(ram_r_adr_A_cry_2_0_Y),
	.B(ram_adr_start[2]),
	.C(dft_max[8]),
	.D(sampleA_adr[2]),
	.A(sampleA_adr[7]),
	.FCI(ram_r_adr_A_cry_1)
);
defparam ram_r_adr_A_cry_2_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_cry_3_0 (
	.FCO(ram_r_adr_A_cry_3),
	.S(ram_r_adr_A[3]),
	.Y(ram_r_adr_A_cry_3_0_Y),
	.B(ram_adr_start[3]),
	.C(dft_max[8]),
	.D(sampleA_adr[3]),
	.A(sampleA_adr[6]),
	.FCI(ram_r_adr_A_cry_2)
);
defparam ram_r_adr_A_cry_3_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_cry_4_0 (
	.FCO(ram_r_adr_A_cry_4),
	.S(ram_r_adr_A[4]),
	.Y(ram_r_adr_A_cry_4_0_Y),
	.B(ram_adr_start[4]),
	.C(dft_max[8]),
	.D(sampleA_adr[4]),
	.A(sampleA_adr[5]),
	.FCI(ram_r_adr_A_cry_3)
);
defparam ram_r_adr_A_cry_4_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_cry_5_0 (
	.FCO(ram_r_adr_A_cry_5),
	.S(ram_r_adr_A[5]),
	.Y(ram_r_adr_A_cry_5_0_Y),
	.B(ram_adr_start[5]),
	.C(dft_max[8]),
	.D(sampleA_adr[5]),
	.A(sampleA_adr[4]),
	.FCI(ram_r_adr_A_cry_4)
);
defparam ram_r_adr_A_cry_5_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_cry_6_0 (
	.FCO(ram_r_adr_A_cry_6),
	.S(ram_r_adr_A[6]),
	.Y(ram_r_adr_A_cry_6_0_Y),
	.B(ram_adr_start[6]),
	.C(dft_max[8]),
	.D(sampleA_adr[6]),
	.A(sampleA_adr[3]),
	.FCI(ram_r_adr_A_cry_5)
);
defparam ram_r_adr_A_cry_6_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_cry_7_0 (
	.FCO(ram_r_adr_A_cry_7),
	.S(ram_r_adr_A[7]),
	.Y(ram_r_adr_A_cry_7_0_Y),
	.B(ram_adr_start[7]),
	.C(dft_max[8]),
	.D(sampleA_adr[7]),
	.A(sampleA_adr[2]),
	.FCI(ram_r_adr_A_cry_6)
);
defparam ram_r_adr_A_cry_7_0.INIT=20'h574B8;
// @38:504
  ARI1 ram_r_adr_A_s_9 (
	.FCO(ram_r_adr_A_s_9_FCO),
	.S(ram_r_adr_A[9]),
	.Y(ram_r_adr_A_s_9_Y),
	.B(dft_max[8]),
	.C(sampleA_adr[0]),
	.D(sampleA_adr[9]),
	.A(ram_adr_start[9]),
	.FCI(ram_r_adr_A_cry_8)
);
defparam ram_r_adr_A_s_9.INIT=20'h472D8;
// @38:504
  ARI1 ram_r_adr_A_cry_8_0 (
	.FCO(ram_r_adr_A_cry_8),
	.S(ram_r_adr_A[8]),
	.Y(ram_r_adr_A_cry_8_0_Y),
	.B(ram_adr_start[8]),
	.C(dft_max[8]),
	.D(sampleA_adr[8]),
	.A(sampleA_adr[1]),
	.FCI(ram_r_adr_A_cry_7)
);
defparam ram_r_adr_A_cry_8_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_0_0 (
	.FCO(ram_r_adr_B_cry_0),
	.S(ram_r_adr_B_cry_0_0_S),
	.Y(ram_r_adr_B_cry_0_0_Y),
	.B(ram_adr_start[0]),
	.C(dft_max[8]),
	.D(sampleB_adr[0]),
	.A(sampleB_adr[9]),
	.FCI(GND)
);
defparam ram_r_adr_B_cry_0_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_1_0 (
	.FCO(ram_r_adr_B_cry_1),
	.S(ram_r_adr_B[1]),
	.Y(ram_r_adr_B_cry_1_0_Y),
	.B(ram_adr_start[1]),
	.C(dft_max[8]),
	.D(sampleB_adr[1]),
	.A(sampleB_adr[8]),
	.FCI(ram_r_adr_B_cry_0)
);
defparam ram_r_adr_B_cry_1_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_2_0 (
	.FCO(ram_r_adr_B_cry_2),
	.S(ram_r_adr_B[2]),
	.Y(ram_r_adr_B_cry_2_0_Y),
	.B(ram_adr_start[2]),
	.C(dft_max[8]),
	.D(sampleB_adr[2]),
	.A(sampleB_adr[7]),
	.FCI(ram_r_adr_B_cry_1)
);
defparam ram_r_adr_B_cry_2_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_3_0 (
	.FCO(ram_r_adr_B_cry_3),
	.S(ram_r_adr_B[3]),
	.Y(ram_r_adr_B_cry_3_0_Y),
	.B(ram_adr_start[3]),
	.C(dft_max[8]),
	.D(sampleB_adr[3]),
	.A(sampleB_adr[6]),
	.FCI(ram_r_adr_B_cry_2)
);
defparam ram_r_adr_B_cry_3_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_4_0 (
	.FCO(ram_r_adr_B_cry_4),
	.S(ram_r_adr_B[4]),
	.Y(ram_r_adr_B_cry_4_0_Y),
	.B(ram_adr_start[4]),
	.C(dft_max[8]),
	.D(sampleB_adr[4]),
	.A(sampleB_adr[5]),
	.FCI(ram_r_adr_B_cry_3)
);
defparam ram_r_adr_B_cry_4_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_5_0 (
	.FCO(ram_r_adr_B_cry_5),
	.S(ram_r_adr_B[5]),
	.Y(ram_r_adr_B_cry_5_0_Y),
	.B(ram_adr_start[5]),
	.C(dft_max[8]),
	.D(sampleB_adr[5]),
	.A(sampleB_adr[4]),
	.FCI(ram_r_adr_B_cry_4)
);
defparam ram_r_adr_B_cry_5_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_6_0 (
	.FCO(ram_r_adr_B_cry_6),
	.S(ram_r_adr_B[6]),
	.Y(ram_r_adr_B_cry_6_0_Y),
	.B(ram_adr_start[6]),
	.C(dft_max[8]),
	.D(sampleB_adr[6]),
	.A(sampleB_adr[3]),
	.FCI(ram_r_adr_B_cry_5)
);
defparam ram_r_adr_B_cry_6_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_cry_7_0 (
	.FCO(ram_r_adr_B_cry_7),
	.S(ram_r_adr_B[7]),
	.Y(ram_r_adr_B_cry_7_0_Y),
	.B(ram_adr_start[7]),
	.C(dft_max[8]),
	.D(sampleB_adr[7]),
	.A(sampleB_adr[2]),
	.FCI(ram_r_adr_B_cry_6)
);
defparam ram_r_adr_B_cry_7_0.INIT=20'h574B8;
// @38:505
  ARI1 ram_r_adr_B_s_9 (
	.FCO(ram_r_adr_B_s_9_FCO),
	.S(ram_r_adr_B[9]),
	.Y(ram_r_adr_B_s_9_Y),
	.B(dft_max[8]),
	.C(sampleB_adr[0]),
	.D(sampleB_adr[9]),
	.A(ram_adr_start[9]),
	.FCI(ram_r_adr_B_cry_8)
);
defparam ram_r_adr_B_s_9.INIT=20'h472D8;
// @38:505
  ARI1 ram_r_adr_B_cry_8_0 (
	.FCO(ram_r_adr_B_cry_8),
	.S(ram_r_adr_B[8]),
	.Y(ram_r_adr_B_cry_8_0_Y),
	.B(ram_adr_start[8]),
	.C(dft_max[8]),
	.D(sampleB_adr[8]),
	.A(sampleB_adr[1]),
	.FCI(ram_r_adr_B_cry_7)
);
defparam ram_r_adr_B_cry_8_0.INIT=20'h574B8;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_0  (
	.FCO(twiddle_index_next_4_0_cry_0),
	.S(twiddle_index_next_4_0_cry_0_S),
	.Y(twiddle_index_next_4_0_cry_0_Y),
	.B(twiddle_index_next[0]),
	.C(GND),
	.D(GND),
	.A(dft_max[0]),
	.FCI(VCC)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_0 .INIT=20'h555AA;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_1  (
	.FCO(twiddle_index_next_4_0_cry_1),
	.S(twiddle_index_next_4_0_cry_1_S),
	.Y(twiddle_index_next_4_0_cry_1_Y),
	.B(twiddle_index_next[1]),
	.C(GND),
	.D(GND),
	.A(dft_max[1]),
	.FCI(twiddle_index_next_4_0_cry_0)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_1 .INIT=20'h555AA;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_2  (
	.FCO(twiddle_index_next_4_0_cry_2),
	.S(twiddle_index_next_4_0_cry_2_S),
	.Y(twiddle_index_next_4_0_cry_2_Y),
	.B(twiddle_index_next[2]),
	.C(GND),
	.D(GND),
	.A(dft_max[2]),
	.FCI(twiddle_index_next_4_0_cry_1)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_2 .INIT=20'h555AA;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_3  (
	.FCO(twiddle_index_next_4_0_cry_3),
	.S(twiddle_index_next_4_0_cry_3_S),
	.Y(twiddle_index_next_4_0_cry_3_Y),
	.B(twiddle_index_next[3]),
	.C(GND),
	.D(GND),
	.A(dft_max[3]),
	.FCI(twiddle_index_next_4_0_cry_2)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_3 .INIT=20'h555AA;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_4  (
	.FCO(twiddle_index_next_4_0_cry_4),
	.S(twiddle_index_next_4_0_cry_4_S),
	.Y(twiddle_index_next_4_0_cry_4_Y),
	.B(twiddle_index_next[4]),
	.C(GND),
	.D(GND),
	.A(dft_max[4]),
	.FCI(twiddle_index_next_4_0_cry_3)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_4 .INIT=20'h555AA;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_5  (
	.FCO(twiddle_index_next_4_0_cry_5),
	.S(twiddle_index_next_4_0_cry_5_S),
	.Y(twiddle_index_next_4_0_cry_5_Y),
	.B(twiddle_index_next[5]),
	.C(GND),
	.D(GND),
	.A(dft_max[5]),
	.FCI(twiddle_index_next_4_0_cry_4)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_5 .INIT=20'h555AA;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_6  (
	.FCO(twiddle_index_next_4_0_cry_6),
	.S(twiddle_index_next_4_0_cry_6_S),
	.Y(twiddle_index_next_4_0_cry_6_Y),
	.B(twiddle_index_next[6]),
	.C(GND),
	.D(GND),
	.A(dft_max[6]),
	.FCI(twiddle_index_next_4_0_cry_5)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_6 .INIT=20'h555AA;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_s_8  (
	.FCO(twiddle_index_next_4_0_s_8_FCO),
	.S(twiddle_index_next_4_0_s_8_S),
	.Y(twiddle_index_next_4_0_s_8_Y),
	.B(dft_max[8]),
	.C(twiddle_index_next[8]),
	.D(GND),
	.A(VCC),
	.FCI(twiddle_index_next_4_0_cry_7)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_s_8 .INIT=20'h46600;
// @38:372
  ARI1 \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_7  (
	.FCO(twiddle_index_next_4_0_cry_7),
	.S(twiddle_index_next_4_0_cry_7_S),
	.Y(twiddle_index_next_4_0_cry_7_Y),
	.B(twiddle_index_next[7]),
	.C(GND),
	.D(GND),
	.A(dft_max[7]),
	.FCI(twiddle_index_next_4_0_cry_6)
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4_0_cry_7 .INIT=20'h555AA;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_0 (
	.FCO(un16_sampleb_adr_4_cry_0_Z),
	.S(un16_sampleb_adr_4_cry_0_S),
	.Y(un16_sampleb_adr_4_cry_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[0]),
	.FCI(GND)
);
defparam un16_sampleb_adr_4_cry_0.INIT=20'h5FD02;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_1_0 (
	.FCO(un16_sampleb_adr_4_cry_1),
	.S(un16_sampleb_adr_4_Z[1]),
	.Y(un16_sampleb_adr_4_cry_1_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[1]),
	.FCI(un16_sampleb_adr_4_cry_0_Z)
);
defparam un16_sampleb_adr_4_cry_1_0.INIT=20'h5F708;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_2_0 (
	.FCO(un16_sampleb_adr_4_cry_2),
	.S(un16_sampleb_adr_4_Z[2]),
	.Y(un16_sampleb_adr_4_cry_2_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[2]),
	.FCI(un16_sampleb_adr_4_cry_1)
);
defparam un16_sampleb_adr_4_cry_2_0.INIT=20'h5DF20;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_3_0 (
	.FCO(un16_sampleb_adr_4_cry_3),
	.S(un16_sampleb_adr_4_Z[3]),
	.Y(un16_sampleb_adr_4_cry_3_0_Y),
	.B(N_367_i),
	.C(stage_cnt[0]),
	.D(stage_cnt[1]),
	.A(bfly_cnt[3]),
	.FCI(un16_sampleb_adr_4_cry_2)
);
defparam un16_sampleb_adr_4_cry_3_0.INIT=20'h57F80;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_4_0 (
	.FCO(un16_sampleb_adr_4_cry_4),
	.S(un16_sampleb_adr_4_Z[4]),
	.Y(un16_sampleb_adr_4_cry_4_0_Y),
	.B(stage_cnt[3]),
	.C(m0_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[4]),
	.FCI(un16_sampleb_adr_4_cry_3)
);
defparam un16_sampleb_adr_4_cry_4_0.INIT=20'h5BF40;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_5_0 (
	.FCO(un16_sampleb_adr_4_cry_5),
	.S(un16_sampleb_adr_4_Z[5]),
	.Y(un16_sampleb_adr_4_cry_5_0_Y),
	.B(stage_cnt[3]),
	.C(m1_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[5]),
	.FCI(un16_sampleb_adr_4_cry_4)
);
defparam un16_sampleb_adr_4_cry_5_0.INIT=20'h5BF40;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_6_0 (
	.FCO(un16_sampleb_adr_4_cry_6),
	.S(un16_sampleb_adr_4_Z[6]),
	.Y(un16_sampleb_adr_4_cry_6_0_Y),
	.B(stage_cnt[3]),
	.C(m2_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[6]),
	.FCI(un16_sampleb_adr_4_cry_5)
);
defparam un16_sampleb_adr_4_cry_6_0.INIT=20'h5BF40;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_7_0 (
	.FCO(un16_sampleb_adr_4_cry_7),
	.S(un16_sampleb_adr_4_Z[7]),
	.Y(un16_sampleb_adr_4_cry_7_0_Y),
	.B(stage_cnt[3]),
	.C(m3_0_03),
	.D(stage_cnt[2]),
	.A(bfly_cnt[7]),
	.FCI(un16_sampleb_adr_4_cry_6)
);
defparam un16_sampleb_adr_4_cry_7_0.INIT=20'h5BF40;
// @38:442
  ARI1 un16_sampleb_adr_4_s_9 (
	.FCO(un16_sampleb_adr_4_s_9_FCO),
	.S(un16_sampleb_adr_4_Z[9]),
	.Y(un16_sampleb_adr_4_s_9_Y),
	.B(m1_0_03),
	.C(stage_cnt[2]),
	.D(stage_cnt[3]),
	.A(VCC),
	.FCI(un16_sampleb_adr_4_cry_8_Z)
);
defparam un16_sampleb_adr_4_s_9.INIT=20'h42000;
// @38:442
  ARI1 un16_sampleb_adr_4_cry_8 (
	.FCO(un16_sampleb_adr_4_cry_8_Z),
	.S(un16_sampleb_adr_4_Z[8]),
	.Y(un16_sampleb_adr_4_cry_8_Y),
	.B(m0_0_03),
	.C(stage_cnt[2]),
	.D(stage_cnt[3]),
	.A(bfly_cnt[8]),
	.FCI(un16_sampleb_adr_4_cry_7)
);
defparam un16_sampleb_adr_4_cry_8.INIT=20'h5DF20;
// @38:442
  ARI1 un16_sampleb_adr_cry_0_0 (
	.FCO(un16_sampleb_adr_cry_0),
	.S(un16_sampleb_adr_cry_0_0_S),
	.Y(un16_sampleb_adr_cry_0_0_Y),
	.B(m1_0_01_0),
	.C(N_367_i),
	.D(m0_0_03),
	.A(un16_sampleb_adr_4_Z[1]),
	.FCI(GND)
);
defparam un16_sampleb_adr_cry_0_0.INIT=20'h57F80;
// @38:442
  ARI1 un16_sampleb_adr_cry_1_0 (
	.FCO(un16_sampleb_adr_cry_1),
	.S(un16_sampleb_adr_cry_1_0_S),
	.Y(un16_sampleb_adr_cry_1_0_Y),
	.B(N_176_i),
	.C(m2_0_03_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[2]),
	.FCI(un16_sampleb_adr_cry_0)
);
defparam un16_sampleb_adr_cry_1_0.INIT=20'h57788;
// @38:442
  ARI1 un16_sampleb_adr_cry_2_0 (
	.FCO(un16_sampleb_adr_cry_2),
	.S(un16_sampleb_adr_cry_2_0_S),
	.Y(un16_sampleb_adr_cry_2_0_Y),
	.B(N_176_i),
	.C(m3_0_03_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[3]),
	.FCI(un16_sampleb_adr_cry_1)
);
defparam un16_sampleb_adr_cry_2_0.INIT=20'h57788;
// @38:442
  ARI1 un16_sampleb_adr_cry_3_0 (
	.FCO(un16_sampleb_adr_cry_3),
	.S(un16_sampleb_adr_cry_3_0_S),
	.Y(un16_sampleb_adr_cry_3_0_Y),
	.B(N_24_0),
	.C(m4_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[4]),
	.FCI(un16_sampleb_adr_cry_2)
);
defparam un16_sampleb_adr_cry_3_0.INIT=20'h57788;
// @38:442
  ARI1 un16_sampleb_adr_cry_4_0 (
	.FCO(un16_sampleb_adr_cry_4),
	.S(un16_sampleb_adr_cry_4_0_S),
	.Y(un16_sampleb_adr_cry_4_0_Y),
	.B(N_24_0),
	.C(m5_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[5]),
	.FCI(un16_sampleb_adr_cry_3)
);
defparam un16_sampleb_adr_cry_4_0.INIT=20'h57788;
// @38:442
  ARI1 un16_sampleb_adr_cry_5_0 (
	.FCO(un16_sampleb_adr_cry_5),
	.S(un16_sampleb_adr_cry_5_0_S),
	.Y(un16_sampleb_adr_cry_5_0_Y),
	.B(N_24_0),
	.C(m6_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[6]),
	.FCI(un16_sampleb_adr_cry_4)
);
defparam un16_sampleb_adr_cry_5_0.INIT=20'h57788;
// @38:442
  ARI1 un16_sampleb_adr_cry_6_0 (
	.FCO(un16_sampleb_adr_cry_6),
	.S(un16_sampleb_adr_cry_6_0_S),
	.Y(un16_sampleb_adr_cry_6_0_Y),
	.B(N_24_0),
	.C(m7_2_01_0),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[7]),
	.FCI(un16_sampleb_adr_cry_5)
);
defparam un16_sampleb_adr_cry_6_0.INIT=20'h57788;
// @38:442
  ARI1 un16_sampleb_adr_s_8 (
	.FCO(un16_sampleb_adr_s_8_FCO),
	.S(un16_sampleb_adr_s_8_S),
	.Y(un16_sampleb_adr_s_8_Y),
	.B(N_9_0_i),
	.C(m9_2_03),
	.D(un16_sampleb_adr_4_Z[9]),
	.A(VCC),
	.FCI(un16_sampleb_adr_cry_7)
);
defparam un16_sampleb_adr_s_8.INIT=20'h47800;
// @38:442
  ARI1 un16_sampleb_adr_cry_7_0 (
	.FCO(un16_sampleb_adr_cry_7),
	.S(un16_sampleb_adr_cry_7_0_S),
	.Y(un16_sampleb_adr_cry_7_0_Y),
	.B(N_9_0_i),
	.C(m8_2_03),
	.D(GND),
	.A(un16_sampleb_adr_4_Z[8]),
	.FCI(un16_sampleb_adr_cry_6)
);
defparam un16_sampleb_adr_cry_7_0.INIT=20'h57788;
// @39:655
  CFG4 \p_pipe_pusher.sampleA_adr_3_cry_7_0_RNO  (
	.A(N_361_i),
	.B(m7_0_03_0),
	.C(m3_0_03_0),
	.D(N_24_0),
	.Y(un8_samplea_adr[7])
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_7_0_RNO .INIT=16'hD800;
// @39:655
  CFG4 \p_pipe_pusher.sampleA_adr_3_cry_6_0_RNO  (
	.A(N_361_i),
	.B(m2_0_03_0),
	.C(m6_0_03_0),
	.D(N_24_0),
	.Y(un8_samplea_adr[6])
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_6_0_RNO .INIT=16'hE400;
// @39:655
  CFG4 \p_pipe_pusher.sampleA_adr_3_cry_5_0_RNO  (
	.A(N_178),
	.B(N_361_i),
	.C(N_24_0),
	.D(m5_0_03_0),
	.Y(un8_samplea_adr[5])
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_5_0_RNO .INIT=16'hD010;
// @38:441
  CFG4 \stage_cnt_RNITNSA3[1]  (
	.A(stage_cnt[2]),
	.B(stage_cnt[1]),
	.C(stage_cnt[0]),
	.D(N_364_i),
	.Y(m8_2_0_0)
);
defparam \stage_cnt_RNITNSA3[1] .INIT=16'h9500;
// @39:655
  CFG3 \stage_cnt_RNI70QD1[1]  (
	.A(stage_cnt[2]),
	.B(stage_cnt[0]),
	.C(stage_cnt[1]),
	.Y(N_361_i)
);
defparam \stage_cnt_RNI70QD1[1] .INIT=8'h95;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[8]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_534_reto),
	.D(bf0_twiddle_cos_real_reto[8]),
	.Y(bf0_twiddle_cos_real[8])
);
defparam \bf0_twiddle_cos_realctr[8] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[7]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_533_reto),
	.D(bf0_twiddle_cos_real_reto[7]),
	.Y(bf0_twiddle_cos_real[7])
);
defparam \bf0_twiddle_cos_realctr[7] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[6]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_532_reto),
	.D(bf0_twiddle_cos_real_reto[6]),
	.Y(bf0_twiddle_cos_real[6])
);
defparam \bf0_twiddle_cos_realctr[6] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[5]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_531_reto),
	.D(bf0_twiddle_cos_real_reto[5]),
	.Y(bf0_twiddle_cos_real[5])
);
defparam \bf0_twiddle_cos_realctr[5] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[4]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_530_reto),
	.D(bf0_twiddle_cos_real_reto[4]),
	.Y(bf0_twiddle_cos_real[4])
);
defparam \bf0_twiddle_cos_realctr[4] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[3]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_529_reto),
	.D(bf0_twiddle_cos_real_reto[3]),
	.Y(bf0_twiddle_cos_real[3])
);
defparam \bf0_twiddle_cos_realctr[3] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[2]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_528_reto),
	.D(bf0_twiddle_cos_real_reto[2]),
	.Y(bf0_twiddle_cos_real[2])
);
defparam \bf0_twiddle_cos_realctr[2] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[1]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_527_reto),
	.D(bf0_twiddle_cos_real_reto[1]),
	.Y(bf0_twiddle_cos_real[1])
);
defparam \bf0_twiddle_cos_realctr[1] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_cos_realctr[0]  (
	.A(ram_stable_reto),
	.B(bf0_twiddle_cos_realrst[8]),
	.C(N_526_reto),
	.D(bf0_twiddle_cos_real_reto[0]),
	.Y(bf0_twiddle_cos_real[0])
);
defparam \bf0_twiddle_cos_realctr[0] .INIT=16'hC480;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[0]  (
	.A(N_535_reto),
	.B(bf0_twiddle_sin_imag_reto[0]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[0])
);
defparam \bf0_twiddle_sin_imagctr[0] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[0]  (
	.A(N_535_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[0]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[0])
);
defparam \bf0_twiddle_sin_imag_1compctr[0] .INIT=16'h50C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[1]  (
	.A(N_536_reto),
	.B(bf0_twiddle_sin_imag_reto[1]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[1])
);
defparam \bf0_twiddle_sin_imagctr[1] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[1]  (
	.A(N_536_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[1]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[1])
);
defparam \bf0_twiddle_sin_imag_1compctr[1] .INIT=16'h50C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[2]  (
	.A(N_537_reto),
	.B(bf0_twiddle_sin_imag_reto[2]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[2])
);
defparam \bf0_twiddle_sin_imagctr[2] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[2]  (
	.A(N_537_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[2]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[2])
);
defparam \bf0_twiddle_sin_imag_1compctr[2] .INIT=16'h50C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[3]  (
	.A(N_538_reto),
	.B(bf0_twiddle_sin_imag_reto[3]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[3])
);
defparam \bf0_twiddle_sin_imagctr[3] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[3]  (
	.A(N_538_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[3]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[3])
);
defparam \bf0_twiddle_sin_imag_1compctr[3] .INIT=16'h50C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[4]  (
	.A(N_539_reto),
	.B(bf0_twiddle_sin_imag_reto[4]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[4])
);
defparam \bf0_twiddle_sin_imagctr[4] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[4]  (
	.A(N_539_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[4]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[4])
);
defparam \bf0_twiddle_sin_imag_1compctr[4] .INIT=16'h50C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[5]  (
	.A(N_540_reto),
	.B(bf0_twiddle_sin_imag_reto[5]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[5])
);
defparam \bf0_twiddle_sin_imagctr[5] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[5]  (
	.A(N_540_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[5]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[5])
);
defparam \bf0_twiddle_sin_imag_1compctr[5] .INIT=16'h50C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[6]  (
	.A(N_541_reto),
	.B(bf0_twiddle_sin_imag_reto[6]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[6])
);
defparam \bf0_twiddle_sin_imagctr[6] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[6]  (
	.A(N_541_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[6]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[6])
);
defparam \bf0_twiddle_sin_imag_1compctr[6] .INIT=16'h50C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imagctr[7]  (
	.A(N_542_reto),
	.B(bf0_twiddle_sin_imag_reto[7]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag[7])
);
defparam \bf0_twiddle_sin_imagctr[7] .INIT=16'hA0C0;
// @38:469
  CFG4 \bf0_twiddle_sin_imag_1compctr[7]  (
	.A(N_542_reto),
	.B(bf0_twiddle_sin_imag_1comp_reto[7]),
	.C(bf0_twiddle_cos_realrst[8]),
	.D(ram_stable_reto),
	.Y(bf0_twiddle_sin_imag_1comp[7])
);
defparam \bf0_twiddle_sin_imag_1compctr[7] .INIT=16'h50C0;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[8]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_s_8_S),
	.Y(twiddle_index_next_4[8])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[8] .INIT=4'h4;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[7]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_7_S),
	.Y(twiddle_index_next_4[7])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[7] .INIT=4'h4;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[6]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_6_S),
	.Y(twiddle_index_next_4[6])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[6] .INIT=4'h4;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[5]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_5_S),
	.Y(twiddle_index_next_4[5])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[5] .INIT=4'h4;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[4]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_4_S),
	.Y(twiddle_index_next_4[4])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[4] .INIT=4'h4;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[3]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_3_S),
	.Y(twiddle_index_next_4[3])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[3] .INIT=4'h4;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[2]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_2_S),
	.Y(twiddle_index_next_4[2])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[2] .INIT=4'h4;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[1]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_1_S),
	.Y(twiddle_index_next_4[1])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[1] .INIT=4'h4;
// @38:433
  CFG2 \p_pipe_pusher.sampleA_adr_3[0]  (
	.A(dft_run_RNIS1TG_0_Z),
	.B(bfly_cnt[0]),
	.Y(sampleA_adr_3[0])
);
defparam \p_pipe_pusher.sampleA_adr_3[0] .INIT=4'h4;
// @38:442
  CFG2 un16_sampleb_adr_4_cry_7_0_RNO (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m3_0_03)
);
defparam un16_sampleb_adr_4_cry_7_0_RNO.INIT=4'h8;
// @38:442
  CFG2 un16_sampleb_adr_4_cry_6_0_RNO (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m2_0_03)
);
defparam un16_sampleb_adr_4_cry_6_0_RNO.INIT=4'h4;
// @38:307
  CFG2 \bfly_max_6[1]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[0]),
	.Y(bfly_max_6[1])
);
defparam \bfly_max_6[1] .INIT=4'h8;
// @38:307
  CFG2 \bfly_max_6[3]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[2]),
	.Y(bfly_max_6[3])
);
defparam \bfly_max_6[3] .INIT=4'h8;
// @38:307
  CFG2 \bfly_max_6[4]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[3]),
	.Y(bfly_max_6[4])
);
defparam \bfly_max_6[4] .INIT=4'h8;
// @38:307
  CFG2 \bfly_max_6[5]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[4]),
	.Y(bfly_max_6[5])
);
defparam \bfly_max_6[5] .INIT=4'h8;
// @38:307
  CFG2 \bfly_max_6[6]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[5]),
	.Y(bfly_max_6[6])
);
defparam \bfly_max_6[6] .INIT=4'h8;
// @38:307
  CFG2 \bfly_max_6[7]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[6]),
	.Y(bfly_max_6[7])
);
defparam \bfly_max_6[7] .INIT=4'h8;
// @38:307
  CFG2 \bfly_max_6[8]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[7]),
	.Y(bfly_max_6[8])
);
defparam \bfly_max_6[8] .INIT=4'h8;
// @38:307
  CFG2 \dft_max_6[0]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[1]),
	.Y(dft_max_6[0])
);
defparam \dft_max_6[0] .INIT=4'hD;
// @39:655
  CFG2 \stage_cnt_RNIP9HU_1[1]  (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m0_0_03)
);
defparam \stage_cnt_RNIP9HU_1[1] .INIT=4'h1;
// @39:655
  CFG2 \stage_cnt_RNIP9HU[1]  (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(N_360)
);
defparam \stage_cnt_RNIP9HU[1] .INIT=4'h7;
// @38:357
  CFG2 dft_run_RNIS1TG_0 (
	.A(tf_comp_ram_stable),
	.B(dft_run_Z),
	.Y(dft_run_RNIS1TG_0_Z)
);
defparam dft_run_RNIS1TG_0.INIT=4'h7;
// @38:307
  CFG2 un1_stage_state_2_sqmuxa_i_a2_0_o2_0 (
	.A(tf_comp_ram_ready),
	.B(stage_state[0]),
	.Y(N_370)
);
defparam un1_stage_state_2_sqmuxa_i_a2_0_o2_0.INIT=4'h7;
// @38:294
  CFG2 \stage_state_ns_1_0_.m5_i_0_o2  (
	.A(tf_comp_ram_stable),
	.B(stage_state[1]),
	.Y(N_369)
);
defparam \stage_state_ns_1_0_.m5_i_0_o2 .INIT=4'hD;
// @39:655
  CFG2 \stage_cnt_RNIP9HU_0[1]  (
	.A(stage_cnt[0]),
	.B(stage_cnt[1]),
	.Y(m1_0_03)
);
defparam \stage_cnt_RNIP9HU_0[1] .INIT=4'h2;
// @38:294
  CFG2 dft_run_0_sqmuxa_1_0_a2_0_a2_0_a2 (
	.A(tf_comp_ram_stable),
	.B(stage_state[0]),
	.Y(N_500)
);
defparam dft_run_0_sqmuxa_1_0_a2_0_a2_0_a2.INIT=4'h2;
// @38:307
  CFG2 \p_stage_manager.stage_cnt_6_a4_0_a2_0_a2[0]  (
	.A(tf_comp_ram_stable),
	.B(stage_cnt[0]),
	.Y(stage_cnt_6[0])
);
defparam \p_stage_manager.stage_cnt_6_a4_0_a2_0_a2[0] .INIT=4'h2;
// @38:307
  CFG2 \dft_max_6[7]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[8]),
	.Y(dft_max_6[7])
);
defparam \dft_max_6[7] .INIT=4'hD;
// @38:307
  CFG2 \dft_max_6[6]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[7]),
	.Y(dft_max_6[6])
);
defparam \dft_max_6[6] .INIT=4'hD;
// @38:307
  CFG2 \dft_max_6[5]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[6]),
	.Y(dft_max_6[5])
);
defparam \dft_max_6[5] .INIT=4'hD;
// @38:307
  CFG2 \dft_max_6[4]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[5]),
	.Y(dft_max_6[4])
);
defparam \dft_max_6[4] .INIT=4'hD;
// @38:307
  CFG2 \dft_max_6[3]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[4]),
	.Y(dft_max_6[3])
);
defparam \dft_max_6[3] .INIT=4'hD;
// @38:307
  CFG2 \dft_max_6[2]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[3]),
	.Y(dft_max_6[2])
);
defparam \dft_max_6[2] .INIT=4'hD;
// @38:307
  CFG2 \dft_max_6[1]  (
	.A(tf_comp_ram_stable),
	.B(dft_max[2]),
	.Y(dft_max_6[1])
);
defparam \dft_max_6[1] .INIT=4'hD;
// @38:307
  CFG2 \bfly_max_6[2]  (
	.A(tf_comp_ram_stable),
	.B(bfly_max[1]),
	.Y(bfly_max_6[2])
);
defparam \bfly_max_6[2] .INIT=4'h8;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[5]  (
	.A(ram_r_adr_A[5]),
	.B(bf0_adr_a_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[5])
);
defparam \ram_adr_0_sig_0_i_m2[5] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[4]  (
	.A(ram_r_adr_B[4]),
	.B(bf0_adr_b_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[4])
);
defparam \ram_adr_0_sig_1_i_m2[4] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[9]  (
	.A(ram_r_adr_B[9]),
	.B(bf0_adr_b_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[9])
);
defparam \ram_adr_0_sig_1_i_m2[9] .INIT=8'hAC;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[5]  (
	.A(ram_r_adr_A[5]),
	.B(bf0_adr_a_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[5])
);
defparam \ram_adr_1_sig_0_i_m2[5] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[4]  (
	.A(ram_r_adr_B[4]),
	.B(bf0_adr_b_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[4])
);
defparam \ram_adr_1_sig_1_i_m2[4] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[9]  (
	.A(ram_r_adr_B[9]),
	.B(bf0_adr_b_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[9])
);
defparam \ram_adr_1_sig_1_i_m2[9] .INIT=8'hCA;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[6]  (
	.A(ram_r_adr_A[6]),
	.B(bf0_adr_a_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[6])
);
defparam \ram_adr_0_sig_0_i_m2[6] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[3]  (
	.A(ram_r_adr_B[3]),
	.B(bf0_adr_b_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[3])
);
defparam \ram_adr_0_sig_1_i_m2[3] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[8]  (
	.A(ram_r_adr_B[8]),
	.B(bf0_adr_b_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[8])
);
defparam \ram_adr_0_sig_1_i_m2[8] .INIT=8'hAC;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[6]  (
	.A(ram_r_adr_A[6]),
	.B(bf0_adr_a_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[6])
);
defparam \ram_adr_1_sig_0_i_m2[6] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[3]  (
	.A(ram_r_adr_B[3]),
	.B(bf0_adr_b_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[3])
);
defparam \ram_adr_1_sig_1_i_m2[3] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[8]  (
	.A(ram_r_adr_B[8]),
	.B(bf0_adr_b_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[8])
);
defparam \ram_adr_1_sig_1_i_m2[8] .INIT=8'hCA;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[7]  (
	.A(ram_r_adr_A[7]),
	.B(bf0_adr_a_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[7])
);
defparam \ram_adr_0_sig_0_i_m2[7] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[2]  (
	.A(ram_r_adr_B[2]),
	.B(bf0_adr_b_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[2])
);
defparam \ram_adr_0_sig_1_i_m2[2] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[7]  (
	.A(ram_r_adr_B[7]),
	.B(bf0_adr_b_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[7])
);
defparam \ram_adr_0_sig_1_i_m2[7] .INIT=8'hAC;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[7]  (
	.A(ram_r_adr_A[7]),
	.B(bf0_adr_a_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[7])
);
defparam \ram_adr_1_sig_0_i_m2[7] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[2]  (
	.A(ram_r_adr_B[2]),
	.B(bf0_adr_b_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[2])
);
defparam \ram_adr_1_sig_1_i_m2[2] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[7]  (
	.A(ram_r_adr_B[7]),
	.B(bf0_adr_b_out[7]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[7])
);
defparam \ram_adr_1_sig_1_i_m2[7] .INIT=8'hCA;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[8]  (
	.A(ram_r_adr_A[8]),
	.B(bf0_adr_a_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[8])
);
defparam \ram_adr_0_sig_0_i_m2[8] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[1]  (
	.A(ram_r_adr_B[1]),
	.B(bf0_adr_b_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[1])
);
defparam \ram_adr_0_sig_1_i_m2[1] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[6]  (
	.A(ram_r_adr_B[6]),
	.B(bf0_adr_b_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[6])
);
defparam \ram_adr_0_sig_1_i_m2[6] .INIT=8'hAC;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[8]  (
	.A(ram_r_adr_A[8]),
	.B(bf0_adr_a_out[8]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[8])
);
defparam \ram_adr_1_sig_0_i_m2[8] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[1]  (
	.A(ram_r_adr_B[1]),
	.B(bf0_adr_b_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[1])
);
defparam \ram_adr_1_sig_1_i_m2[1] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[6]  (
	.A(ram_r_adr_B[6]),
	.B(bf0_adr_b_out[6]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[6])
);
defparam \ram_adr_1_sig_1_i_m2[6] .INIT=8'hCA;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[9]  (
	.A(ram_r_adr_A[9]),
	.B(bf0_adr_a_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[9])
);
defparam \ram_adr_0_sig_0_i_m2[9] .INIT=8'hAC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[5]  (
	.A(ram_r_adr_B[5]),
	.B(bf0_adr_b_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[5])
);
defparam \ram_adr_0_sig_1_i_m2[5] .INIT=8'hAC;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[9]  (
	.A(ram_r_adr_A[9]),
	.B(bf0_adr_a_out[9]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[9])
);
defparam \ram_adr_1_sig_0_i_m2[9] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[5]  (
	.A(ram_r_adr_B[5]),
	.B(bf0_adr_b_out[5]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[5])
);
defparam \ram_adr_1_sig_1_i_m2[5] .INIT=8'hCA;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[4]  (
	.A(ram_r_adr_A[4]),
	.B(bf0_adr_a_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[4])
);
defparam \ram_adr_1_sig_0_i_m2[4] .INIT=8'hCA;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[3]  (
	.A(ram_r_adr_A[3]),
	.B(bf0_adr_a_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[3])
);
defparam \ram_adr_1_sig_0_i_m2[3] .INIT=8'hCA;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[2]  (
	.A(ram_r_adr_A[2]),
	.B(bf0_adr_a_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[2])
);
defparam \ram_adr_1_sig_0_i_m2[2] .INIT=8'hCA;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[1]  (
	.A(ram_r_adr_A[1]),
	.B(bf0_adr_a_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[1])
);
defparam \ram_adr_1_sig_0_i_m2[1] .INIT=8'hCA;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[4]  (
	.A(ram_r_adr_A[4]),
	.B(bf0_adr_a_out[4]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[4])
);
defparam \ram_adr_0_sig_0_i_m2[4] .INIT=8'hAC;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[3]  (
	.A(ram_r_adr_A[3]),
	.B(bf0_adr_a_out[3]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[3])
);
defparam \ram_adr_0_sig_0_i_m2[3] .INIT=8'hAC;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[2]  (
	.A(ram_r_adr_A[2]),
	.B(bf0_adr_a_out[2]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[2])
);
defparam \ram_adr_0_sig_0_i_m2[2] .INIT=8'hAC;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[1]  (
	.A(ram_r_adr_A[1]),
	.B(bf0_adr_a_out[1]),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[1])
);
defparam \ram_adr_0_sig_0_i_m2[1] .INIT=8'hAC;
// @38:441
  CFG3 \dft_cnt_RNIP6O21[1]  (
	.A(dft_cnt[0]),
	.B(stage_cnt[0]),
	.C(dft_cnt[1]),
	.Y(m1_0_01_0)
);
defparam \dft_cnt_RNIP6O21[1] .INIT=8'hE2;
// @38:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_3  (
	.A(bfly_max[1]),
	.B(bfly_max[0]),
	.C(bfly_cnt[1]),
	.D(bfly_cnt[0]),
	.Y(un26_ram_ready_sig_NE_3)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_3 .INIT=16'h7BDE;
// @38:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_2  (
	.A(bfly_max[3]),
	.B(bfly_max[2]),
	.C(bfly_cnt[3]),
	.D(bfly_cnt[2]),
	.Y(un26_ram_ready_sig_NE_2)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_2 .INIT=16'h7BDE;
// @38:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_1  (
	.A(bfly_max[5]),
	.B(bfly_max[4]),
	.C(bfly_cnt[5]),
	.D(bfly_cnt[4]),
	.Y(un26_ram_ready_sig_NE_1)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_1 .INIT=16'h7BDE;
// @38:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_0  (
	.A(bfly_max[7]),
	.B(bfly_max[6]),
	.C(bfly_cnt[7]),
	.D(bfly_cnt[6]),
	.Y(un26_ram_ready_sig_NE_0)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_0 .INIT=16'h7BDE;
// @38:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_3  (
	.A(dft_max[1]),
	.B(dft_max[0]),
	.C(dft_cnt[0]),
	.D(dft_cnt[1]),
	.Y(un29_ram_ready_sig_NE_3)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_3 .INIT=16'h7DBE;
// @38:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_2  (
	.A(dft_max[3]),
	.B(dft_max[2]),
	.C(dft_cnt[3]),
	.D(dft_cnt[2]),
	.Y(un29_ram_ready_sig_NE_2)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_2 .INIT=16'h7BDE;
// @38:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_1  (
	.A(dft_max[5]),
	.B(dft_max[4]),
	.C(dft_cnt[5]),
	.D(dft_cnt[4]),
	.Y(un29_ram_ready_sig_NE_1)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_1 .INIT=16'h7BDE;
// @38:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_0  (
	.A(dft_max[7]),
	.B(dft_max[6]),
	.C(dft_cnt[7]),
	.D(dft_cnt[6]),
	.Y(un29_ram_ready_sig_NE_0)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_0 .INIT=16'h7BDE;
// @38:372
  CFG2 \p_sub_DFT_BFly_manager.twiddle_index_next_4[0]  (
	.A(un1_dft_cnt_1_sqmuxa_0_0_0_Z),
	.B(twiddle_index_next_4_0_cry_0_Y),
	.Y(twiddle_index_next_4[0])
);
defparam \p_sub_DFT_BFly_manager.twiddle_index_next_4[0] .INIT=4'h1;
// @38:442
  CFG3 \stage_cnt_RNIMN2T1_2[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(m1_0_03),
	.Y(N_484)
);
defparam \stage_cnt_RNIMN2T1_2[3] .INIT=8'h20;
// @38:441
  CFG3 \dft_cnt_RNI5JO21[6]  (
	.A(dft_cnt[6]),
	.B(stage_cnt[0]),
	.C(dft_cnt[7]),
	.Y(m7_0_0_1_tz)
);
defparam \dft_cnt_RNI5JO21[6] .INIT=8'hE2;
// @38:441
  CFG3 \dft_cnt_RNIP6O21_0[1]  (
	.A(dft_cnt[0]),
	.B(stage_cnt[0]),
	.C(dft_cnt[1]),
	.Y(m3_0_1_1_tz)
);
defparam \dft_cnt_RNIP6O21_0[1] .INIT=8'hE2;
// @38:441
  CFG3 \dft_cnt_RNITAO21[2]  (
	.A(dft_cnt[2]),
	.B(stage_cnt[0]),
	.C(dft_cnt[3]),
	.Y(m3_0_0_1_tz)
);
defparam \dft_cnt_RNITAO21[2] .INIT=8'hE2;
// @38:441
  CFG3 \dft_cnt_RNIR8O21[2]  (
	.A(dft_cnt[1]),
	.B(stage_cnt[0]),
	.C(dft_cnt[2]),
	.Y(m2_0_0_1_tz)
);
defparam \dft_cnt_RNIR8O21[2] .INIT=8'hE2;
// @38:441
  CFG3 \dft_cnt_RNIVCO21[3]  (
	.A(dft_cnt[3]),
	.B(stage_cnt[0]),
	.C(dft_cnt[4]),
	.Y(m4_0_0_1_tz)
);
defparam \dft_cnt_RNIVCO21[3] .INIT=8'hE2;
// @38:441
  CFG3 \dft_cnt_RNI1FO21[4]  (
	.A(dft_cnt[4]),
	.B(stage_cnt[0]),
	.C(dft_cnt[5]),
	.Y(m5_0_0_1_tz)
);
defparam \dft_cnt_RNI1FO21[4] .INIT=8'hE2;
// @38:441
  CFG3 \dft_cnt_RNI3HO21[5]  (
	.A(dft_cnt[5]),
	.B(stage_cnt[0]),
	.C(dft_cnt[6]),
	.Y(m6_0_0_1_tz)
);
defparam \dft_cnt_RNI3HO21[5] .INIT=8'hE2;
// @38:442
  CFG2 \stage_cnt_RNITDHU[3]  (
	.A(stage_cnt[2]),
	.B(stage_cnt[3]),
	.Y(N_367_i)
);
defparam \stage_cnt_RNITDHU[3] .INIT=4'h1;
// @38:372
  CFG2 sampleB_adr_1_sqmuxa (
	.A(dft_run_RNIS1TG_0_Z),
	.B(ETH_NRESET_c),
	.Y(sampleB_adr_1_sqmuxa_Z)
);
defparam sampleB_adr_1_sqmuxa.INIT=4'h4;
// @39:655
  CFG2 \dft_cnt_RNIF2981[0]  (
	.A(N_360),
	.B(dft_cnt[0]),
	.Y(m0_0_03_0)
);
defparam \dft_cnt_RNIF2981[0] .INIT=4'h4;
// @38:357
  CFG2 bf0_do_calc_next_0_RNO (
	.A(dft_run_RNIS1TG_0_Z),
	.B(dft_fin_Z),
	.Y(bf0_do_calc_next_0_RNO_Z)
);
defparam bf0_do_calc_next_0_RNO.INIT=4'h1;
// @39:655
  CFG2 \p_pipe_pusher.sampleA_adr_3_cry_1_0_RNO  (
	.A(m0_0_03),
	.B(N_367_i),
	.Y(un16_sampleb_adr_4)
);
defparam \p_pipe_pusher.sampleA_adr_3_cry_1_0_RNO .INIT=4'h8;
// @38:495
  CFG3 ram_valid_sig_1_sqmuxa_i_0_0 (
	.A(bf0_calc_done),
	.B(tf_comp_ram_stable),
	.C(bf0_overflow),
	.Y(N_34)
);
defparam ram_valid_sig_1_sqmuxa_i_0_0.INIT=8'hB3;
// @38:294
  CFG3 \stage_state_ns_1_0_.m5_i_0_a2  (
	.A(tf_comp_ram_ready),
	.B(bf0_do_calc_Z),
	.C(stage_state[0]),
	.Y(N_686)
);
defparam \stage_state_ns_1_0_.m5_i_0_a2 .INIT=8'h07;
// @38:357
  CFG2 bf0_do_calc_RNO (
	.A(dft_run_RNIS1TG_0_Z),
	.B(bf0_do_calc_next2_Z),
	.Y(N_9)
);
defparam bf0_do_calc_RNO.INIT=4'h4;
// @38:357
  CFG2 bf0_do_calc_next2_RNO (
	.A(dft_run_RNIS1TG_0_Z),
	.B(bf0_do_calc_next_0_Z),
	.Y(N_7)
);
defparam bf0_do_calc_next2_RNO.INIT=4'h4;
// @38:294
  CFG3 ram_dest_RNO (
	.A(tf_comp_ram_stable),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_assigned),
	.Y(N_621_i)
);
defparam ram_dest_RNO.INIT=8'h27;
// @38:392
  CFG3 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_4  (
	.A(bfly_cnt[8]),
	.B(un26_ram_ready_sig_NE_0),
	.C(bfly_max[8]),
	.Y(un26_ram_ready_sig_NE_4)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE_4 .INIT=8'hDE;
// @38:396
  CFG3 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_4  (
	.A(dft_cnt[8]),
	.B(dft_max[8]),
	.C(un29_ram_ready_sig_NE_0),
	.Y(un29_ram_ready_sig_NE_4)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE_4 .INIT=8'hF6;
// @38:357
  CFG2 dft_run_RNI35AR (
	.A(tf_comp_ram_ready),
	.B(dft_run_RNIS1TG_0_Z),
	.Y(un1_ram_stable_2_i)
);
defparam dft_run_RNI35AR.INIT=4'hE;
// @38:441
  CFG3 \dft_cnt_RNIL4RV2[5]  (
	.A(m6_0_0_1_tz),
	.B(m0_0_03),
	.C(N_360),
	.Y(m8_0_1_1)
);
defparam \dft_cnt_RNIL4RV2[5] .INIT=8'h20;
// @38:441
  CFG4 \dft_cnt_RNIKA1I1[7]  (
	.A(dft_cnt[8]),
	.B(dft_cnt[7]),
	.C(stage_cnt[1]),
	.D(stage_cnt[0]),
	.Y(m8_0_0_1)
);
defparam \dft_cnt_RNIKA1I1[7] .INIT=16'hA00C;
// @38:442
  CFG3 \stage_cnt_RNIMN2T1_3[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(N_360),
	.Y(N_176_i)
);
defparam \stage_cnt_RNIMN2T1_3[3] .INIT=8'h10;
// @39:655
  CFG3 \stage_cnt_RNIMN2T1_1[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(N_360),
	.Y(N_24_0)
);
defparam \stage_cnt_RNIMN2T1_1[3] .INIT=8'h51;
// @39:655
  CFG3 \dft_cnt_RNIBQQV2[1]  (
	.A(m1_0_01_0),
	.B(m0_0_03),
	.C(N_360),
	.Y(N_178)
);
defparam \dft_cnt_RNIBQQV2[1] .INIT=8'h75;
// @38:372
  CFG4 un1_dft_done_1_sqmuxa_i_0_0 (
	.A(dft_run_RNIS1TG_0_Z),
	.B(tf_comp_ram_ready),
	.C(dft_fin_Z),
	.D(bf0_calc_done),
	.Y(N_32)
);
defparam un1_dft_done_1_sqmuxa_i_0_0.INIT=16'hAAEA;
// @39:655
  CFG3 \stage_cnt_RNIMN2T1_0[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(N_360),
	.Y(N_364_i)
);
defparam \stage_cnt_RNIMN2T1_0[3] .INIT=8'h59;
// @38:457
  CFG4 ram_done_i_i (
	.A(transformation_finished_Z),
	.B(ram_valid_sig_1z),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_ready),
	.Y(tf_comp_ram_done)
);
defparam ram_done_i_i.INIT=16'hBAFA;
// @38:294
  CFG3 transformation_finished_RNO (
	.A(tf_comp_ram_ready),
	.B(tf_comp_ram_stable),
	.C(N_369),
	.Y(un1_transformation_finished_0_sqmuxa_i)
);
defparam transformation_finished_RNO.INIT=8'hB0;
// @38:294
  CFG4 \stage_state_ns_1_0_.m13_0_0_a2_0  (
	.A(N_484),
	.B(N_370),
	.C(dft_done_Z),
	.D(N_369),
	.Y(N_684)
);
defparam \stage_state_ns_1_0_.m13_0_0_a2_0 .INIT=16'h0020;
// @38:307
  CFG4 un1_dft_run_2_sqmuxa_0_0_a2_0 (
	.A(stage_state[0]),
	.B(dft_done_Z),
	.C(N_484),
	.D(tf_comp_ram_stable),
	.Y(N_679)
);
defparam un1_dft_run_2_sqmuxa_0_0_a2_0.INIT=16'hA200;
// @38:441
  CFG4 \dft_cnt_RNIST1B2[8]  (
	.A(stage_cnt[0]),
	.B(m7_0_0_1_tz),
	.C(dft_cnt[8]),
	.D(stage_cnt[1]),
	.Y(m9_0_03_0)
);
defparam \dft_cnt_RNIST1B2[8] .INIT=16'h44D8;
// @38:442
  CFG3 \stage_cnt_RNIMN2T1[3]  (
	.A(stage_cnt[3]),
	.B(stage_cnt[2]),
	.C(N_360),
	.Y(N_9_0_i)
);
defparam \stage_cnt_RNIMN2T1[3] .INIT=8'hF7;
// @38:441
  CFG4 \dft_cnt_RNIAB1B2[0]  (
	.A(stage_cnt[0]),
	.B(m2_0_0_1_tz),
	.C(dft_cnt[0]),
	.D(stage_cnt[1]),
	.Y(m2_0_03_0)
);
defparam \dft_cnt_RNIAB1B2[0] .INIT=16'h88E4;
// @38:441
  CFG4 \dft_cnt_RNIOLJ24[4]  (
	.A(m7_0_0_1_tz),
	.B(m5_0_0_1_tz),
	.C(m0_0_03),
	.D(N_360),
	.Y(m7_0_03_0)
);
defparam \dft_cnt_RNIOLJ24[4] .INIT=16'hACAA;
// @38:441
  CFG4 \dft_cnt_RNIKHJ24[3]  (
	.A(m6_0_0_1_tz),
	.B(m4_0_0_1_tz),
	.C(m0_0_03),
	.D(N_360),
	.Y(m6_0_03_0)
);
defparam \dft_cnt_RNIKHJ24[3] .INIT=16'hACAA;
// @38:441
  CFG4 \dft_cnt_RNIGDJ24[2]  (
	.A(m5_0_0_1_tz),
	.B(m3_0_0_1_tz),
	.C(m0_0_03),
	.D(N_360),
	.Y(m5_0_03_0)
);
defparam \dft_cnt_RNIGDJ24[2] .INIT=16'hACAA;
// @38:441
  CFG4 \dft_cnt_RNIC9J24[2]  (
	.A(m4_0_0_1_tz),
	.B(m2_0_0_1_tz),
	.C(m0_0_03),
	.D(N_360),
	.Y(m4_0_03_0)
);
defparam \dft_cnt_RNIC9J24[2] .INIT=16'hACAA;
// @38:441
  CFG4 \dft_cnt_RNI85J24[1]  (
	.A(m3_0_1_1_tz),
	.B(m3_0_0_1_tz),
	.C(m0_0_03),
	.D(N_360),
	.Y(m3_0_03_0)
);
defparam \dft_cnt_RNI85J24[1] .INIT=16'hCACC;
// @38:508
  CFG3 \ram_adr_0_sig_1_i_m2[0]  (
	.A(bf0_adr_b_out[0]),
	.B(ram_r_adr_B_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_1[0])
);
defparam \ram_adr_0_sig_1_i_m2[0] .INIT=8'hCA;
// @38:516
  CFG3 \ram_adr_1_sig_1_i_m2[0]  (
	.A(bf0_adr_b_out[0]),
	.B(ram_r_adr_B_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_1[0])
);
defparam \ram_adr_1_sig_1_i_m2[0] .INIT=8'hAC;
// @38:507
  CFG3 \ram_adr_0_sig_0_i_m2[0]  (
	.A(bf0_adr_a_out[0]),
	.B(ram_r_adr_A_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_0_0[0])
);
defparam \ram_adr_0_sig_0_i_m2[0] .INIT=8'hCA;
// @38:515
  CFG3 \ram_adr_1_sig_0_i_m2[0]  (
	.A(bf0_adr_a_out[0]),
	.B(ram_r_adr_A_cry_0_0_Y),
	.C(tf_comp_ram_returned_i),
	.Y(tf_comp_ram_adr_1_0[0])
);
defparam \ram_adr_1_sig_0_i_m2[0] .INIT=8'hAC;
// @38:294
  CFG2 \stage_cnt_RNO[2]  (
	.A(N_361_i),
	.B(tf_comp_ram_stable),
	.Y(N_155_i)
);
defparam \stage_cnt_RNO[2] .INIT=4'h4;
// @38:294
  CFG3 \stage_cnt_RNO[1]  (
	.A(tf_comp_ram_stable),
	.B(m0_0_03),
	.C(N_360),
	.Y(N_153_i)
);
defparam \stage_cnt_RNO[1] .INIT=8'h20;
// @38:392
  CFG4 \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE  (
	.A(un26_ram_ready_sig_NE_1),
	.B(un26_ram_ready_sig_NE_4),
	.C(un26_ram_ready_sig_NE_3),
	.D(un26_ram_ready_sig_NE_2),
	.Y(un27_ram_ready_sig)
);
defparam \p_sub_DFT_BFly_manager.un26_ram_ready_sig_NE .INIT=16'hFFFE;
// @38:396
  CFG4 \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE  (
	.A(un29_ram_ready_sig_NE_1),
	.B(un29_ram_ready_sig_NE_2),
	.C(un29_ram_ready_sig_NE_4),
	.D(un29_ram_ready_sig_NE_3),
	.Y(un30_ram_ready_sig)
);
defparam \p_sub_DFT_BFly_manager.un29_ram_ready_sig_NE .INIT=16'hFFFE;
// @38:294
  CFG4 \stage_state_ns_1_0_.m13_0_0  (
	.A(stage_state[1]),
	.B(stage_state[0]),
	.C(tf_comp_ram_stable),
	.D(N_684),
	.Y(stage_state_ns[1])
);
defparam \stage_state_ns_1_0_.m13_0_0 .INIT=16'hFF20;
// @38:294
  CFG4 \stage_state_ns_1_0_.N_14_i  (
	.A(N_686),
	.B(N_370),
	.C(dft_done_Z),
	.D(N_369),
	.Y(N_14_i)
);
defparam \stage_state_ns_1_0_.N_14_i .INIT=16'h0045;
// @38:294
  CFG2 \stage_cnt_RNO[3]  (
	.A(N_364_i),
	.B(tf_comp_ram_stable),
	.Y(N_157_i)
);
defparam \stage_cnt_RNO[3] .INIT=4'h4;
// @38:441
  CFG3 un16_sampleb_adr_cry_6_0_RNO (
	.A(m3_0_03_0),
	.B(N_361_i),
	.C(m7_0_03_0),
	.Y(m7_2_01_0)
);
defparam un16_sampleb_adr_cry_6_0_RNO.INIT=8'hE2;
// @38:441
  CFG3 un16_sampleb_adr_cry_5_0_RNO (
	.A(N_361_i),
	.B(m2_0_03_0),
	.C(m6_0_03_0),
	.Y(m6_2_01_0)
);
defparam un16_sampleb_adr_cry_5_0_RNO.INIT=8'hE4;
// @38:441
  CFG3 un16_sampleb_adr_cry_4_0_RNO (
	.A(N_178),
	.B(m5_0_03_0),
	.C(N_361_i),
	.Y(m5_2_01_0)
);
defparam un16_sampleb_adr_cry_4_0_RNO.INIT=8'hC5;
// @38:441
  CFG3 \dft_cnt_RNI2CMO6[0]  (
	.A(N_361_i),
	.B(m0_0_03_0),
	.C(m4_0_03_0),
	.Y(m4_2_01_0)
);
defparam \dft_cnt_RNI2CMO6[0] .INIT=8'hE4;
// @38:441
  CFG4 \dft_cnt_RNIO3PL8[0]  (
	.A(m0_0_03_0),
	.B(N_361_i),
	.C(N_364_i),
	.D(m4_0_03_0),
	.Y(m8_2_0_1)
);
defparam \dft_cnt_RNIO3PL8[0] .INIT=16'h3808;
// @38:441
  CFG4 \stage_cnt_RNIOVADA[3]  (
	.A(N_178),
	.B(N_361_i),
	.C(m5_0_03_0),
	.D(N_364_i),
	.Y(m9_2_0_0)
);
defparam \stage_cnt_RNIOVADA[3] .INIT=16'h3044;
// @38:294
  CFG4 un1_stage_state_2_sqmuxa_i_a2_0_o2_0_RNIT2562 (
	.A(tf_comp_ram_stable),
	.B(dft_done_Z),
	.C(N_370),
	.D(N_484),
	.Y(N_64_i)
);
defparam un1_stage_state_2_sqmuxa_i_a2_0_o2_0_RNIT2562.INIT=16'h555D;
// @38:294
  CFG4 dft_run_RNO (
	.A(tf_comp_ram_stable),
	.B(stage_state[1]),
	.C(tf_comp_ram_ready),
	.D(N_679),
	.Y(un1_dft_run_2_sqmuxa_i)
);
defparam dft_run_RNO.INIT=16'h0075;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[1]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_69),
	.D(N_496),
	.Y(N_241_i)
);
defparam \bf0_imag_b_in_RNO[1] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[0]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_71),
	.D(N_483),
	.Y(N_243_i)
);
defparam \bf0_imag_b_in_RNO[0] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[8]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_693),
	.D(N_696),
	.Y(N_245_i)
);
defparam \bf0_imag_a_in_RNO[8] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[7]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_499),
	.D(N_511),
	.Y(N_247_i)
);
defparam \bf0_imag_a_in_RNO[7] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[6]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_271),
	.D(N_692),
	.Y(N_249_i)
);
defparam \bf0_imag_a_in_RNO[6] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[5]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_51),
	.D(N_81),
	.Y(N_251_i)
);
defparam \bf0_imag_a_in_RNO[5] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[4]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_53),
	.D(N_83),
	.Y(N_253_i)
);
defparam \bf0_imag_a_in_RNO[4] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[3]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_253),
	.D(N_269),
	.Y(N_255_i)
);
defparam \bf0_imag_a_in_RNO[3] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[2]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_209),
	.D(N_211),
	.Y(N_257_i)
);
defparam \bf0_imag_a_in_RNO[2] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[1]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_55),
	.D(N_85),
	.Y(N_259_i)
);
defparam \bf0_imag_a_in_RNO[1] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_imag_a_in_RNO[0]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_500_0),
	.D(N_512),
	.Y(N_261_i)
);
defparam \bf0_imag_a_in_RNO[0] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[7]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_89),
	.D(N_485),
	.Y(N_211_i)
);
defparam \bf0_real_a_in_RNO[7] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[6]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_501),
	.D(N_513),
	.Y(N_213_i)
);
defparam \bf0_real_a_in_RNO[6] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[5]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_502),
	.D(N_514),
	.Y(N_215_i)
);
defparam \bf0_real_a_in_RNO[5] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[4]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_207),
	.D(N_503),
	.Y(N_217_i)
);
defparam \bf0_real_a_in_RNO[4] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[3]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_251),
	.D(N_267),
	.Y(N_219_i)
);
defparam \bf0_real_a_in_RNO[3] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[2]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_265),
	.D(N_691),
	.Y(N_221_i)
);
defparam \bf0_real_a_in_RNO[2] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[1]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_690),
	.D(N_695),
	.Y(N_223_i)
);
defparam \bf0_real_a_in_RNO[1] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[0]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_245),
	.D(N_694),
	.Y(N_225_i)
);
defparam \bf0_real_a_in_RNO[0] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[8]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_493),
	.D(N_504),
	.Y(N_227_i)
);
defparam \bf0_imag_b_in_RNO[8] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[7]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_61),
	.D(N_479),
	.Y(N_229_i)
);
defparam \bf0_imag_b_in_RNO[7] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[6]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_63),
	.D(N_480),
	.Y(N_231_i)
);
defparam \bf0_imag_b_in_RNO[6] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[5]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_65),
	.D(N_481),
	.Y(N_233_i)
);
defparam \bf0_imag_b_in_RNO[5] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[4]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_67),
	.D(N_482),
	.Y(N_235_i)
);
defparam \bf0_imag_b_in_RNO[4] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[3]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_494),
	.D(N_505),
	.Y(N_237_i)
);
defparam \bf0_imag_b_in_RNO[3] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_imag_b_in_RNO[2]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_495),
	.D(N_506),
	.Y(N_239_i)
);
defparam \bf0_imag_b_in_RNO[2] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[8]  (
	.A(N_73),
	.B(ram_dat_r_1_i_1[26]),
	.C(tf_comp_ram_stable),
	.D(tf_comp_ram_returned_i),
	.Y(N_170_i)
);
defparam \bf0_real_b_in_RNO[8] .INIT=16'h5030;
// @38:469
  CFG4 \bf0_real_b_in_RNO[7]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(ram_dat_r_0_i_1_3),
	.D(ram_dat_r_1_i_1[25]),
	.Y(N_168_i)
);
defparam \bf0_real_b_in_RNO[7] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[6]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(ram_dat_r_0_i_1_2),
	.D(ram_dat_r_1_i_1[24]),
	.Y(N_166_i)
);
defparam \bf0_real_b_in_RNO[6] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[5]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_41),
	.D(N_75),
	.Y(N_164_i)
);
defparam \bf0_real_b_in_RNO[5] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[4]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(ram_dat_r_0_i_1_0),
	.D(ram_dat_r_1_i_1[22]),
	.Y(N_162_i)
);
defparam \bf0_real_b_in_RNO[4] .INIT=16'h084C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[3]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_43),
	.D(N_77),
	.Y(N_160_i)
);
defparam \bf0_real_b_in_RNO[3] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[2]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_45),
	.D(N_259),
	.Y(N_603_i)
);
defparam \bf0_real_b_in_RNO[2] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[1]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_47),
	.D(N_510),
	.Y(N_205_i)
);
defparam \bf0_real_b_in_RNO[1] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_b_in_RNO[0]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_49),
	.D(N_79),
	.Y(N_207_i)
);
defparam \bf0_real_b_in_RNO[0] .INIT=16'h048C;
// @38:469
  CFG4 \bf0_real_a_in_RNO[8]  (
	.A(tf_comp_ram_returned_i),
	.B(tf_comp_ram_stable),
	.C(N_57),
	.D(N_87),
	.Y(N_209_i)
);
defparam \bf0_real_a_in_RNO[8] .INIT=16'h048C;
// @38:441
  CFG3 \dft_cnt_RNIHL93G[8]  (
	.A(m9_2_0_0),
	.B(m8_2_0_0),
	.C(m9_0_03_0),
	.Y(m9_2_03)
);
defparam \dft_cnt_RNIHL93G[8] .INIT=8'hEA;
// @38:441
  CFG4 \dft_cnt_RNIUAIIG[7]  (
	.A(m8_0_1_1),
	.B(m8_0_0_1),
	.C(m8_2_0_0),
	.D(m8_2_0_1),
	.Y(m8_2_03)
);
defparam \dft_cnt_RNIUAIIG[7] .INIT=16'hFFE0;
// @38:372
  CFG4 un1_bfly_cnt_2_sqmuxa_i_0_o2_0 (
	.A(dft_run_RNIS1TG_0_Z),
	.B(tf_comp_ram_ready),
	.C(un27_ram_ready_sig),
	.D(un30_ram_ready_sig),
	.Y(bfly_cnte)
);
defparam un1_bfly_cnt_2_sqmuxa_i_0_o2_0.INIT=16'hEEEA;
// @38:372
  CFG4 un1_dft_fin_0_sqmuxa_i_0_0 (
	.A(dft_run_RNIS1TG_0_Z),
	.B(tf_comp_ram_ready),
	.C(un27_ram_ready_sig),
	.D(un30_ram_ready_sig),
	.Y(N_25)
);
defparam un1_dft_fin_0_sqmuxa_i_0_0.INIT=16'hAAAE;
// @38:372
  CFG4 un1_dft_cnt_1_sqmuxa_0_0_0 (
	.A(dft_run_RNIS1TG_0_Z),
	.B(tf_comp_ram_ready),
	.C(un27_ram_ready_sig),
	.D(un30_ram_ready_sig),
	.Y(un1_dft_cnt_1_sqmuxa_0_0_0_Z)
);
defparam un1_dft_cnt_1_sqmuxa_0_0_0.INIT=16'hAEAA;
// @38:209
  Twiddle_table Twiddle_table_0 (
	.twiddle_index(twiddle_index[8:0]),
	.N_528_reto(N_528_reto),
	.N_527_reto(N_527_reto),
	.N_526_reto(N_526_reto),
	.N_542_reto(N_542_reto),
	.N_541_reto(N_541_reto),
	.N_540_reto(N_540_reto),
	.N_539_reto(N_539_reto),
	.N_538_reto(N_538_reto),
	.N_537_reto(N_537_reto),
	.N_536_reto(N_536_reto),
	.N_535_reto(N_535_reto),
	.N_534_reto(N_534_reto),
	.N_533_reto(N_533_reto),
	.N_532_reto(N_532_reto),
	.N_531_reto(N_531_reto),
	.N_530_reto(N_530_reto),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.N_529_reto(N_529_reto)
);
// @38:227
  FFT_Butterfly_HW_MATHDSP FFT_Butterfly_HW_MATHDSP_0 (
	.bf0_twiddle_sin_imag_1comp(bf0_twiddle_sin_imag_1comp[8:0]),
	.bf0_twiddle_cos_real(bf0_twiddle_cos_real[8:0]),
	.bf0_twiddle_sin_imag(bf0_twiddle_sin_imag[7:0]),
	.bf0_imag_b_in(bf0_imag_b_in[8:0]),
	.bf0_real_b_in(bf0_real_b_in[8:0]),
	.sampleB_adr_pipe_1(sampleB_adr_pipe_1[9:0]),
	.bf0_adr_b_out(bf0_adr_b_out[9:0]),
	.bf0_adr_a_out(bf0_adr_a_out[9:0]),
	.sampleA_adr_pipe_1(sampleA_adr_pipe_1[9:0]),
	.tf_comp_ram_dat_w_0_0(tf_comp_ram_dat_w_0_0[17:0]),
	.tf_comp_ram_dat_w_0_1(tf_comp_ram_dat_w_0_1[17:0]),
	.bf0_real_a_in(bf0_real_a_in[8:0]),
	.bf0_imag_a_in(bf0_imag_a_in[8:0]),
	.bf0_overflow(bf0_overflow),
	.bf0_calc_done(bf0_calc_done),
	.bf0_do_calc(bf0_do_calc_Z),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Transformer */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM (
  B_ADDR_0_temp,
  B_DIN_0,
  A_ADDR_0_temp_0,
  A_ADDR_0_temp_4,
  A_ADDR_0_temp_5,
  A_ADDR_0_temp_7,
  A_ADDR_0_temp_8,
  A_DIN_0,
  B_DOUT_0,
  A_DOUT_0,
  A_ADDR_0_temp_3_i_1_5,
  A_ADDR_0_temp_3_i_1_2,
  A_ADDR_0_temp_3_i_1_0,
  tf_comp_ram_adr_0_0_5,
  tf_comp_ram_adr_0_0_2,
  tf_comp_ram_adr_0_0_0,
  DPSRAM_0_assoc,
  B_WEN_0,
  A_WEN_0,
  N_594_i,
  N_596_i_0,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
input [9:0] B_ADDR_0_temp ;
input [17:0] B_DIN_0 ;
input A_ADDR_0_temp_0 ;
input A_ADDR_0_temp_4 ;
input A_ADDR_0_temp_5 ;
input A_ADDR_0_temp_7 ;
input A_ADDR_0_temp_8 ;
input [17:0] A_DIN_0 ;
output [17:0] B_DOUT_0 ;
output [17:0] A_DOUT_0 ;
input A_ADDR_0_temp_3_i_1_5 ;
input A_ADDR_0_temp_3_i_1_2 ;
input A_ADDR_0_temp_3_i_1_0 ;
input tf_comp_ram_adr_0_0_5 ;
input tf_comp_ram_adr_0_0_2 ;
input tf_comp_ram_adr_0_0_0 ;
input [1:0] DPSRAM_0_assoc ;
input B_WEN_0 ;
input A_WEN_0 ;
input N_594_i ;
input N_596_i_0 ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
wire A_ADDR_0_temp_0 ;
wire A_ADDR_0_temp_4 ;
wire A_ADDR_0_temp_5 ;
wire A_ADDR_0_temp_7 ;
wire A_ADDR_0_temp_8 ;
wire A_ADDR_0_temp_3_i_1_5 ;
wire A_ADDR_0_temp_3_i_1_2 ;
wire A_ADDR_0_temp_3_i_1_0 ;
wire tf_comp_ram_adr_0_0_5 ;
wire tf_comp_ram_adr_0_0_2 ;
wire tf_comp_ram_adr_0_0_0 ;
wire B_WEN_0 ;
wire A_WEN_0 ;
wire N_594_i ;
wire N_596_i_0 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire N_26_i ;
wire N_593_i ;
wire N_595_i ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY ;
wire VCC ;
wire GND ;
// @14:81
  CFG4 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_1 (
	.A(tf_comp_ram_adr_0_0_5),
	.B(A_ADDR_0_temp_3_i_1_5),
	.C(DPSRAM_0_assoc[0]),
	.D(DPSRAM_0_assoc[1]),
	.Y(N_26_i)
);
defparam DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_1.INIT=16'h3323;
// @14:81
  CFG4 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_0 (
	.A(tf_comp_ram_adr_0_0_2),
	.B(A_ADDR_0_temp_3_i_1_2),
	.C(DPSRAM_0_assoc[0]),
	.D(DPSRAM_0_assoc[1]),
	.Y(N_593_i)
);
defparam DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_0.INIT=16'h3323;
// @14:81
  CFG4 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO (
	.A(tf_comp_ram_adr_0_0_0),
	.B(A_ADDR_0_temp_3_i_1_0),
	.C(DPSRAM_0_assoc[0]),
	.D(DPSRAM_0_assoc[1]),
	.Y(N_595_i)
);
defparam DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO.INIT=16'h3323;
// @14:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_0[17:0]),
	.B_DOUT(B_DOUT_0[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY),
	.A_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_0[17:0]),
	.A_ADDR({A_ADDR_0_temp_8, A_ADDR_0_temp_7, N_26_i, A_ADDR_0_temp_5, A_ADDR_0_temp_4, N_593_i, N_594_i, N_595_i, A_ADDR_0_temp_0, N_596_i_0, GND, GND, GND, GND}),
	.A_WEN({A_WEN_0, A_WEN_0}),
	.B_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_0[17:0]),
	.B_ADDR({B_ADDR_0_temp[9:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_0, B_WEN_0}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM */

module DPSRAM_C0 (
  DPSRAM_0_assoc,
  tf_comp_ram_adr_0_0_5,
  tf_comp_ram_adr_0_0_2,
  tf_comp_ram_adr_0_0_0,
  A_ADDR_0_temp_3_i_1_5,
  A_ADDR_0_temp_3_i_1_2,
  A_ADDR_0_temp_3_i_1_0,
  A_DOUT_0,
  B_DOUT_0,
  A_DIN_0,
  A_ADDR_0_temp_0,
  A_ADDR_0_temp_4,
  A_ADDR_0_temp_5,
  A_ADDR_0_temp_7,
  A_ADDR_0_temp_8,
  B_DIN_0,
  B_ADDR_0_temp,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  N_596_i_0,
  N_594_i,
  A_WEN_0,
  B_WEN_0
)
;
input [1:0] DPSRAM_0_assoc ;
input tf_comp_ram_adr_0_0_5 ;
input tf_comp_ram_adr_0_0_2 ;
input tf_comp_ram_adr_0_0_0 ;
input A_ADDR_0_temp_3_i_1_5 ;
input A_ADDR_0_temp_3_i_1_2 ;
input A_ADDR_0_temp_3_i_1_0 ;
output [17:0] A_DOUT_0 ;
output [17:0] B_DOUT_0 ;
input [17:0] A_DIN_0 ;
input A_ADDR_0_temp_0 ;
input A_ADDR_0_temp_4 ;
input A_ADDR_0_temp_5 ;
input A_ADDR_0_temp_7 ;
input A_ADDR_0_temp_8 ;
input [17:0] B_DIN_0 ;
input [9:0] B_ADDR_0_temp ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input N_596_i_0 ;
input N_594_i ;
input A_WEN_0 ;
input B_WEN_0 ;
wire tf_comp_ram_adr_0_0_5 ;
wire tf_comp_ram_adr_0_0_2 ;
wire tf_comp_ram_adr_0_0_0 ;
wire A_ADDR_0_temp_3_i_1_5 ;
wire A_ADDR_0_temp_3_i_1_2 ;
wire A_ADDR_0_temp_3_i_1_0 ;
wire A_ADDR_0_temp_0 ;
wire A_ADDR_0_temp_4 ;
wire A_ADDR_0_temp_5 ;
wire A_ADDR_0_temp_7 ;
wire A_ADDR_0_temp_8 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire N_596_i_0 ;
wire N_594_i ;
wire A_WEN_0 ;
wire B_WEN_0 ;
wire GND ;
wire VCC ;
// @33:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM DPSRAM_C0_0 (
	.B_ADDR_0_temp(B_ADDR_0_temp[9:0]),
	.B_DIN_0(B_DIN_0[17:0]),
	.A_ADDR_0_temp_0(A_ADDR_0_temp_0),
	.A_ADDR_0_temp_4(A_ADDR_0_temp_4),
	.A_ADDR_0_temp_5(A_ADDR_0_temp_5),
	.A_ADDR_0_temp_7(A_ADDR_0_temp_7),
	.A_ADDR_0_temp_8(A_ADDR_0_temp_8),
	.A_DIN_0(A_DIN_0[17:0]),
	.B_DOUT_0(B_DOUT_0[17:0]),
	.A_DOUT_0(A_DOUT_0[17:0]),
	.A_ADDR_0_temp_3_i_1_5(A_ADDR_0_temp_3_i_1_5),
	.A_ADDR_0_temp_3_i_1_2(A_ADDR_0_temp_3_i_1_2),
	.A_ADDR_0_temp_3_i_1_0(A_ADDR_0_temp_3_i_1_0),
	.tf_comp_ram_adr_0_0_5(tf_comp_ram_adr_0_0_5),
	.tf_comp_ram_adr_0_0_2(tf_comp_ram_adr_0_0_2),
	.tf_comp_ram_adr_0_0_0(tf_comp_ram_adr_0_0_0),
	.DPSRAM_0_assoc(DPSRAM_0_assoc[1:0]),
	.B_WEN_0(B_WEN_0),
	.A_WEN_0(A_WEN_0),
	.N_594_i(N_594_i),
	.N_596_i_0(N_596_i_0),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0 */

module DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 (
  B_ADDR_1_temp,
  B_DIN_1,
  A_ADDR_1_temp_0,
  A_ADDR_1_temp_1,
  A_ADDR_1_temp_3,
  A_ADDR_1_temp_6,
  A_ADDR_1_temp_8,
  A_ADDR_1_temp_9,
  A_DIN_1,
  B_DOUT_1,
  A_DOUT_1,
  A_ADDR_1_temp_3_i_1_5,
  A_ADDR_1_temp_3_i_1_2,
  A_ADDR_1_temp_3_i_1_0,
  tf_comp_ram_adr_0_0_5,
  tf_comp_ram_adr_0_0_2,
  tf_comp_ram_adr_0_0_0,
  DPSRAM_1_assoc,
  B_WEN_1,
  A_WEN_1,
  N_590_i,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
input [9:0] B_ADDR_1_temp ;
input [17:0] B_DIN_1 ;
input A_ADDR_1_temp_0 ;
input A_ADDR_1_temp_1 ;
input A_ADDR_1_temp_3 ;
input A_ADDR_1_temp_6 ;
input A_ADDR_1_temp_8 ;
input A_ADDR_1_temp_9 ;
input [17:0] A_DIN_1 ;
output [17:0] B_DOUT_1 ;
output [17:0] A_DOUT_1 ;
input A_ADDR_1_temp_3_i_1_5 ;
input A_ADDR_1_temp_3_i_1_2 ;
input A_ADDR_1_temp_3_i_1_0 ;
input tf_comp_ram_adr_0_0_5 ;
input tf_comp_ram_adr_0_0_2 ;
input tf_comp_ram_adr_0_0_0 ;
input [1:0] DPSRAM_1_assoc ;
input B_WEN_1 ;
input A_WEN_1 ;
input N_590_i ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
wire A_ADDR_1_temp_0 ;
wire A_ADDR_1_temp_1 ;
wire A_ADDR_1_temp_3 ;
wire A_ADDR_1_temp_6 ;
wire A_ADDR_1_temp_8 ;
wire A_ADDR_1_temp_9 ;
wire A_ADDR_1_temp_3_i_1_5 ;
wire A_ADDR_1_temp_3_i_1_2 ;
wire A_ADDR_1_temp_3_i_1_0 ;
wire tf_comp_ram_adr_0_0_5 ;
wire tf_comp_ram_adr_0_0_2 ;
wire tf_comp_ram_adr_0_0_0 ;
wire B_WEN_1 ;
wire A_WEN_1 ;
wire N_590_i ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire N_589_i ;
wire N_591_i ;
wire N_592_i ;
wire DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_0 ;
wire VCC ;
wire GND ;
// @14:81
  CFG4 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_1 (
	.A(tf_comp_ram_adr_0_0_5),
	.B(A_ADDR_1_temp_3_i_1_5),
	.C(DPSRAM_1_assoc[0]),
	.D(DPSRAM_1_assoc[1]),
	.Y(N_589_i)
);
defparam DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_1.INIT=16'h3323;
// @14:81
  CFG4 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_0 (
	.A(tf_comp_ram_adr_0_0_2),
	.B(A_ADDR_1_temp_3_i_1_2),
	.C(DPSRAM_1_assoc[0]),
	.D(DPSRAM_1_assoc[1]),
	.Y(N_591_i)
);
defparam DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO_0.INIT=16'h3323;
// @14:81
  CFG4 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO (
	.A(tf_comp_ram_adr_0_0_0),
	.B(A_ADDR_1_temp_3_i_1_0),
	.C(DPSRAM_1_assoc[0]),
	.D(DPSRAM_1_assoc[1]),
	.Y(N_592_i)
);
defparam DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_RNO.INIT=16'h3323;
// @14:81
  RAM1K18 DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0 (
	.A_DOUT(A_DOUT_1[17:0]),
	.B_DOUT(B_DOUT_1[17:0]),
	.BUSY(DPSRAM_C0_DPSRAM_C0_0_DPSRAM_R0C0_BUSY_0),
	.A_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.A_DOUT_CLK(VCC),
	.A_ARST_N(VCC),
	.A_DOUT_EN(VCC),
	.A_BLK({VCC, VCC, VCC}),
	.A_DOUT_ARST_N(VCC),
	.A_DOUT_SRST_N(VCC),
	.A_DIN(A_DIN_1[17:0]),
	.A_ADDR({A_ADDR_1_temp_9, A_ADDR_1_temp_8, N_589_i, A_ADDR_1_temp_6, N_590_i, N_591_i, A_ADDR_1_temp_3, N_592_i, A_ADDR_1_temp_1, A_ADDR_1_temp_0, GND, GND, GND, GND}),
	.A_WEN({A_WEN_1, A_WEN_1}),
	.B_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.B_DOUT_CLK(VCC),
	.B_ARST_N(VCC),
	.B_DOUT_EN(VCC),
	.B_BLK({VCC, VCC, VCC}),
	.B_DOUT_ARST_N(VCC),
	.B_DOUT_SRST_N(VCC),
	.B_DIN(B_DIN_1[17:0]),
	.B_ADDR({B_ADDR_1_temp[9:0], GND, GND, GND, GND}),
	.B_WEN({B_WEN_1, B_WEN_1}),
	.A_EN(VCC),
	.A_DOUT_LAT(VCC),
	.A_WIDTH({VCC, GND, GND}),
	.A_WMODE(GND),
	.B_EN(VCC),
	.B_DOUT_LAT(VCC),
	.B_WIDTH({VCC, GND, GND}),
	.B_WMODE(GND),
	.SII_LOCK(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 */

module DPSRAM_C0_0 (
  DPSRAM_1_assoc,
  tf_comp_ram_adr_0_0_5,
  tf_comp_ram_adr_0_0_2,
  tf_comp_ram_adr_0_0_0,
  A_ADDR_1_temp_3_i_1_5,
  A_ADDR_1_temp_3_i_1_2,
  A_ADDR_1_temp_3_i_1_0,
  A_DOUT_1,
  B_DOUT_1,
  A_DIN_1,
  A_ADDR_1_temp_0,
  A_ADDR_1_temp_1,
  A_ADDR_1_temp_3,
  A_ADDR_1_temp_6,
  A_ADDR_1_temp_8,
  A_ADDR_1_temp_9,
  B_DIN_1,
  B_ADDR_1_temp,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  N_590_i,
  A_WEN_1,
  B_WEN_1
)
;
input [1:0] DPSRAM_1_assoc ;
input tf_comp_ram_adr_0_0_5 ;
input tf_comp_ram_adr_0_0_2 ;
input tf_comp_ram_adr_0_0_0 ;
input A_ADDR_1_temp_3_i_1_5 ;
input A_ADDR_1_temp_3_i_1_2 ;
input A_ADDR_1_temp_3_i_1_0 ;
output [17:0] A_DOUT_1 ;
output [17:0] B_DOUT_1 ;
input [17:0] A_DIN_1 ;
input A_ADDR_1_temp_0 ;
input A_ADDR_1_temp_1 ;
input A_ADDR_1_temp_3 ;
input A_ADDR_1_temp_6 ;
input A_ADDR_1_temp_8 ;
input A_ADDR_1_temp_9 ;
input [17:0] B_DIN_1 ;
input [9:0] B_ADDR_1_temp ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input N_590_i ;
input A_WEN_1 ;
input B_WEN_1 ;
wire tf_comp_ram_adr_0_0_5 ;
wire tf_comp_ram_adr_0_0_2 ;
wire tf_comp_ram_adr_0_0_0 ;
wire A_ADDR_1_temp_3_i_1_5 ;
wire A_ADDR_1_temp_3_i_1_2 ;
wire A_ADDR_1_temp_3_i_1_0 ;
wire A_ADDR_1_temp_0 ;
wire A_ADDR_1_temp_1 ;
wire A_ADDR_1_temp_3 ;
wire A_ADDR_1_temp_6 ;
wire A_ADDR_1_temp_8 ;
wire A_ADDR_1_temp_9 ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire N_590_i ;
wire A_WEN_1 ;
wire B_WEN_1 ;
wire GND ;
wire VCC ;
// @33:85
  DPSRAM_C0_DPSRAM_C0_0_DPSRAM_0 DPSRAM_C0_0 (
	.B_ADDR_1_temp(B_ADDR_1_temp[9:0]),
	.B_DIN_1(B_DIN_1[17:0]),
	.A_ADDR_1_temp_0(A_ADDR_1_temp_0),
	.A_ADDR_1_temp_1(A_ADDR_1_temp_1),
	.A_ADDR_1_temp_3(A_ADDR_1_temp_3),
	.A_ADDR_1_temp_6(A_ADDR_1_temp_6),
	.A_ADDR_1_temp_8(A_ADDR_1_temp_8),
	.A_ADDR_1_temp_9(A_ADDR_1_temp_9),
	.A_DIN_1(A_DIN_1[17:0]),
	.B_DOUT_1(B_DOUT_1[17:0]),
	.A_DOUT_1(A_DOUT_1[17:0]),
	.A_ADDR_1_temp_3_i_1_5(A_ADDR_1_temp_3_i_1_5),
	.A_ADDR_1_temp_3_i_1_2(A_ADDR_1_temp_3_i_1_2),
	.A_ADDR_1_temp_3_i_1_0(A_ADDR_1_temp_3_i_1_0),
	.tf_comp_ram_adr_0_0_5(tf_comp_ram_adr_0_0_5),
	.tf_comp_ram_adr_0_0_2(tf_comp_ram_adr_0_0_2),
	.tf_comp_ram_adr_0_0_0(tf_comp_ram_adr_0_0_0),
	.DPSRAM_1_assoc(DPSRAM_1_assoc[1:0]),
	.B_WEN_1(B_WEN_1),
	.A_WEN_1(A_WEN_1),
	.N_590_i(N_590_i),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* DPSRAM_C0_0 */

module FFT (
  core_regs_3,
  core_regs_2,
  masterAddrInProg,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  regHADDR_0,
  HADDR_S_sig,
  ahb_state,
  HRDATA_sig_11,
  M0GATEDHADDR,
  core_regs_5,
  core_regs_4,
  core_regs_7,
  core_regs_0,
  core_regs_6_3,
  core_regs_6_0,
  HADDR_S_sig_3,
  N_492_i,
  N_476_i,
  N_477_i,
  N_478_i,
  N_21_i,
  N_225_i,
  N_23_i,
  N_277_i,
  N_25_i,
  N_27_i,
  N_490_i,
  N_491_i,
  N_235_i,
  N_698_i,
  N_233_i,
  N_231_i,
  N_229_i,
  N_227_i,
  un21_ahb_state,
  N_99_i,
  HWRITE_sig,
  HSEL_sig,
  HSEL_1_0_0_a0,
  M0GATEDHWRITE,
  hsel3_0,
  abs_val_stable,
  un10_smpl_data_stable,
  abs_val_stable_6,
  un17_smpl_data_stable,
  smpl_data_stable_6,
  smpl_data_stable,
  smpl_read,
  abs_val_read,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  masterRegAddrSel,
  un34_hsel_sig,
  un41_hsel_sig,
  un55_hsel_sig,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i,
  un48_hsel_sig,
  N_672,
  N_666,
  N_668,
  N_662,
  N_660,
  N_282,
  N_220_i,
  N_218_i,
  CoreAHBLite_C0_0_AHBmslave0_HWRITE,
  d_N_3_mux,
  N_677,
  FFT_out_data_ready,
  N_489_i,
  N_673,
  N_661,
  N_667,
  N_663,
  N_669,
  N_664,
  N_670,
  N_486,
  N_665,
  N_671,
  N_678,
  N_676,
  FFT_out_valid,
  N_679,
  FFT_in_w_ready,
  N_103,
  N_450,
  smpl_read_0_sqmuxa_i_1z,
  un8_hwrite_sig_use,
  AMpBM_0_out_valid_sig,
  N_488_i,
  i_comp_ram_stable_1z,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input [8:0] core_regs_3 ;
input [8:0] core_regs_2 ;
input [3:1] masterAddrInProg ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
input regHADDR_0 ;
input [2:0] HADDR_S_sig ;
input [1:0] ahb_state ;
output [15:0] HRDATA_sig_11 ;
input [3:2] M0GATEDHADDR ;
input [8:7] core_regs_5 ;
input [8:7] core_regs_4 ;
input [9:0] core_regs_7 ;
input [8:0] core_regs_0 ;
input core_regs_6_3 ;
input core_regs_6_0 ;
output [2:0] HADDR_S_sig_3 ;
output N_492_i ;
output N_476_i ;
output N_477_i ;
output N_478_i ;
output N_21_i ;
output N_225_i ;
output N_23_i ;
output N_277_i ;
output N_25_i ;
output N_27_i ;
output N_490_i ;
output N_491_i ;
output N_235_i ;
output N_698_i ;
output N_233_i ;
output N_231_i ;
output N_229_i ;
output N_227_i ;
output un21_ahb_state ;
input N_99_i ;
input HWRITE_sig ;
input HSEL_sig ;
input HSEL_1_0_0_a0 ;
input M0GATEDHWRITE ;
input hsel3_0 ;
input abs_val_stable ;
input un10_smpl_data_stable ;
output abs_val_stable_6 ;
input un17_smpl_data_stable ;
output smpl_data_stable_6 ;
input smpl_data_stable ;
input smpl_read ;
input abs_val_read ;
output CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
input masterRegAddrSel ;
output un34_hsel_sig ;
output un41_hsel_sig ;
output un55_hsel_sig ;
output CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
output un48_hsel_sig ;
input N_672 ;
input N_666 ;
input N_668 ;
input N_662 ;
input N_660 ;
input N_282 ;
output N_220_i ;
output N_218_i ;
input CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
input d_N_3_mux ;
input N_677 ;
output FFT_out_data_ready ;
output N_489_i ;
input N_673 ;
input N_661 ;
input N_667 ;
input N_663 ;
input N_669 ;
input N_664 ;
input N_670 ;
output N_486 ;
input N_665 ;
input N_671 ;
input N_678 ;
input N_676 ;
input FFT_out_valid ;
input N_679 ;
output FFT_in_w_ready ;
output N_103 ;
input N_450 ;
output smpl_read_0_sqmuxa_i_1z ;
output un8_hwrite_sig_use ;
input AMpBM_0_out_valid_sig ;
output N_488_i ;
output i_comp_ram_stable_1z ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire regHADDR_0 ;
wire core_regs_6_3 ;
wire core_regs_6_0 ;
wire N_492_i ;
wire N_476_i ;
wire N_477_i ;
wire N_478_i ;
wire N_21_i ;
wire N_225_i ;
wire N_23_i ;
wire N_277_i ;
wire N_25_i ;
wire N_27_i ;
wire N_490_i ;
wire N_491_i ;
wire N_235_i ;
wire N_698_i ;
wire N_233_i ;
wire N_231_i ;
wire N_229_i ;
wire N_227_i ;
wire un21_ahb_state ;
wire N_99_i ;
wire HWRITE_sig ;
wire HSEL_sig ;
wire HSEL_1_0_0_a0 ;
wire M0GATEDHWRITE ;
wire hsel3_0 ;
wire abs_val_stable ;
wire un10_smpl_data_stable ;
wire abs_val_stable_6 ;
wire un17_smpl_data_stable ;
wire smpl_data_stable_6 ;
wire smpl_data_stable ;
wire smpl_read ;
wire abs_val_read ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire masterRegAddrSel ;
wire un34_hsel_sig ;
wire un41_hsel_sig ;
wire un55_hsel_sig ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire un48_hsel_sig ;
wire N_672 ;
wire N_666 ;
wire N_668 ;
wire N_662 ;
wire N_660 ;
wire N_282 ;
wire N_220_i ;
wire N_218_i ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire d_N_3_mux ;
wire N_677 ;
wire FFT_out_data_ready ;
wire N_489_i ;
wire N_673 ;
wire N_661 ;
wire N_667 ;
wire N_663 ;
wire N_669 ;
wire N_664 ;
wire N_670 ;
wire N_486 ;
wire N_665 ;
wire N_671 ;
wire N_678 ;
wire N_676 ;
wire FFT_out_valid ;
wire N_679 ;
wire FFT_in_w_ready ;
wire N_103 ;
wire N_450 ;
wire smpl_read_0_sqmuxa_i_1z ;
wire un8_hwrite_sig_use ;
wire AMpBM_0_out_valid_sig ;
wire N_488_i ;
wire i_comp_ram_stable_1z ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [0:0] hot_potato_state;
wire [0:0] hot_potato_state_i;
wire [9:0] ram_adr_start;
wire [9:0] i_comp_ram_adr_start;
wire [2:0] ram_valid;
wire [2:0] ram_valid_8;
wire [1:0] DPSRAM_0_assoc;
wire [0:0] DPSRAM_0_assoc_7;
wire [1:0] i_comp_ram_index;
wire [1:1] i_comp_ram_index_4;
wire [1:0] o_comp_ram_index;
wire [1:1] o_comp_ram_index_5;
wire [1:0] tf_comp_ram_index_0;
wire [1:1] tf_comp_ram_index_0_5;
wire [1:0] tf_comp_ram_index_1;
wire [1:1] tf_comp_ram_index_1_4;
wire [1:0] DPSRAM_1_assoc;
wire [0:0] DPSRAM_1_assoc_5;
wire [0:0] ram_dist_state;
wire [0:0] ram_dist_state_0;
wire [0:0] A_ADDR_0_temp_3_i_i_1_0_co1;
wire [0:0] A_ADDR_0_temp_3_i_i_1_wmux_0_S;
wire [9:0] tf_comp_ram_adr_1_0;
wire [0:0] A_ADDR_0_temp_3_i_i_1_0_y0;
wire [0:0] A_ADDR_0_temp_3_i_i_1_0_co0;
wire [0:0] A_ADDR_0_temp_3_i_i_1_0_wmux_S;
wire [9:0] i_comp_ram_adr_0;
wire [9:0] tf_comp_ram_adr_0_0;
wire [9:1] A_ADDR_0_temp_3_1_0_co1;
wire [9:1] A_ADDR_0_temp_3_1_wmux_0_S;
wire [9:1] A_ADDR_0_temp;
wire [9:1] A_ADDR_0_temp_3_1_0_y0;
wire [9:1] A_ADDR_0_temp_3_1_0_co0;
wire [9:1] A_ADDR_0_temp_3_1_0_wmux_S;
wire [9:0] A_ADDR_1_temp_3_1_0_co1;
wire [9:0] A_ADDR_1_temp_3_1_wmux_0_S;
wire [9:0] A_ADDR_1_temp;
wire [9:0] A_ADDR_1_temp_3_1_0_y0;
wire [9:0] A_ADDR_1_temp_3_1_0_co0;
wire [9:0] A_ADDR_1_temp_3_1_0_wmux_S;
wire [2:0] ram_valid_8_1_0;
wire [1:1] ram_valid_8_1;
wire [7:7] HRDATA_sig_11_4_i_m2_1;
wire [1:1] un7_ram_valid;
wire [1:1] o_comp_ram_ready;
wire [1:1] un1_ram_valid;
wire [4:4] HRDATA_sig_11_i_m2_0_d;
wire [8:8] HRDATA_sig_11_6_0;
wire [17:0] B_DOUT_1;
wire [17:0] B_DOUT_0;
wire [26:22] ram_dat_r_1_i_1;
wire [17:0] A_DOUT_1;
wire [17:0] A_DOUT_0;
wire [25:22] ram_dat_r_0_i_1;
wire [7:2] A_ADDR_1_temp_3_i_0;
wire [7:2] A_ADDR_0_temp_3_i_0;
wire [17:0] tf_comp_ram_dat_w_0_1;
wire [17:0] B_DIN_0;
wire [17:0] B_DIN_1;
wire [9:0] tf_comp_ram_adr_0_1;
wire [9:0] tf_comp_ram_adr_1_1;
wire [9:0] B_ADDR_0_temp;
wire [9:0] B_ADDR_1_temp;
wire [7:2] A_ADDR_1_temp_3_i_1;
wire [7:2] A_ADDR_0_temp_3_i_1;
wire [17:0] i_comp_ram_dat_w_0;
wire [17:0] tf_comp_ram_dat_w_0_0;
wire [17:0] A_DIN_1;
wire [17:0] A_DIN_0;
wire [0:0] i_comp_ram_w_en;
wire N_515_i ;
wire un6_ram_dist_state_i ;
wire VCC ;
wire o_comp_ram_index_2_sqmuxa_Z ;
wire GND ;
wire N_237 ;
wire DPSRAM_0_assoc_7_sm0 ;
wire N_219_i ;
wire tf_comp_ram_assigned_Z ;
wire tf_comp_ram_returned_i ;
wire N_213_i ;
wire N_215_i ;
wire N_217_i ;
wire DPSRAM_1_assoc_0_sqmuxa_i ;
wire DPSRAM_1_assoc_0_sqmuxa_1_i ;
wire tf_comp_ram_stable_Z ;
wire tf_comp_ram_stable_3 ;
wire i_comp_ram_stable_5 ;
wire rotate_done_Z ;
wire rotate_done_0_sqmuxa_i_Z ;
wire i_comp_ram_ready_Z ;
wire un1_i_comp_ram_ready_0_sqmuxa_Z ;
wire ram_dist_state_0_sqmuxa_Z ;
wire N_596_i_0 ;
wire N_594_i_1_0_co1 ;
wire N_594_i_1_0_wmux_0_S ;
wire N_594_i ;
wire N_594_i_1_0_y0 ;
wire N_594_i_1_0_co0 ;
wire N_594_i_1_0_wmux_S ;
wire N_590_i_1_0_co1 ;
wire N_590_i_1_0_wmux_0_S ;
wire N_590_i ;
wire N_590_i_1_0_y0 ;
wire N_590_i_1_0_co0 ;
wire N_590_i_1_0_wmux_S ;
wire N_582 ;
wire N_239 ;
wire N_655 ;
wire N_548 ;
wire N_488_i_1 ;
wire HRDATA_sig_11_sn_N_7 ;
wire N_573 ;
wire FFT_in_full ;
wire N_199 ;
wire N_855 ;
wire tf_comp_ram_ready ;
wire ram_valid_sig ;
wire ram_valid_8_9_Z ;
wire N_627 ;
wire tf_comp_ram_ready_0_1_Z ;
wire N_569 ;
wire N_781 ;
wire N_782 ;
wire N_201 ;
wire N_629 ;
wire i_comp_ram_ready_0_sqmuxa_Z ;
wire N_699 ;
wire N_856 ;
wire N_291 ;
wire N_296 ;
wire N_578_1 ;
wire N_741 ;
wire N_255 ;
wire N_273 ;
wire N_281 ;
wire N_279 ;
wire N_276 ;
wire N_275 ;
wire N_274 ;
wire N_263 ;
wire N_261 ;
wire N_258 ;
wire N_257 ;
wire N_256 ;
wire N_543 ;
wire N_542 ;
wire N_541 ;
wire N_540 ;
wire N_574 ;
wire N_577 ;
wire N_576 ;
wire N_481 ;
wire N_482 ;
wire N_483 ;
wire N_41 ;
wire N_43 ;
wire N_51 ;
wire N_53 ;
wire N_55 ;
wire N_485 ;
wire N_65 ;
wire N_67 ;
wire N_71 ;
wire N_73 ;
wire N_75 ;
wire N_77 ;
wire N_81 ;
wire N_83 ;
wire N_85 ;
wire N_89 ;
wire N_493 ;
wire N_499 ;
wire N_501 ;
wire N_503 ;
wire N_504 ;
wire N_511 ;
wire N_513 ;
wire N_207 ;
wire N_245 ;
wire N_691 ;
wire N_251 ;
wire N_253 ;
wire N_692 ;
wire N_693 ;
wire N_694 ;
wire N_265 ;
wire N_267 ;
wire N_269 ;
wire N_271 ;
wire N_696 ;
wire N_259 ;
wire N_512 ;
wire N_500 ;
wire N_496 ;
wire N_79 ;
wire N_69 ;
wire N_49 ;
wire N_45 ;
wire N_57 ;
wire N_87 ;
wire N_510 ;
wire N_47 ;
wire N_695 ;
wire N_690 ;
wire N_211 ;
wire N_209 ;
wire N_514 ;
wire N_506 ;
wire N_505 ;
wire N_502 ;
wire N_495 ;
wire N_494 ;
wire N_63 ;
wire N_61 ;
wire N_480 ;
wire N_479 ;
wire N_516 ;
wire bf0_calc_done ;
wire B_WEN_1 ;
wire B_WEN_0 ;
wire N_300 ;
wire N_308 ;
wire N_306 ;
wire N_303 ;
wire N_302 ;
wire N_301 ;
wire N_549 ;
wire N_318 ;
wire N_321 ;
wire N_319 ;
wire A_WEN_1 ;
wire A_WEN_0 ;
wire N_147 ;
wire N_20 ;
wire i_comp_ram_done ;
wire tf_comp_ram_done ;
wire N_320 ;
wire N_1606 ;
  CFG1 i_comp_ram_ready_RNO (
	.A(N_515_i),
	.Y(un6_ram_dist_state_i)
);
defparam i_comp_ram_ready_RNO.INIT=2'h1;
  CFG1 \hot_potato_state_RNI6HJ1[0]  (
	.A(hot_potato_state[0]),
	.Y(hot_potato_state_i[0])
);
defparam \hot_potato_state_RNI6HJ1[0] .INIT=2'h1;
// @39:330
  SLE \ram_adr_start[5]  (
	.Q(ram_adr_start[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[5]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[6]  (
	.Q(ram_adr_start[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[6]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[7]  (
	.Q(ram_adr_start[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[7]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[8]  (
	.Q(ram_adr_start[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[8]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[9]  (
	.Q(ram_adr_start[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[9]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_valid[0]  (
	.Q(ram_valid[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_valid_8[0]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_valid[1]  (
	.Q(ram_valid[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_valid_8[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_valid[2]  (
	.Q(ram_valid[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_valid_8[2]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:442
  SLE \DPSRAM_0_assoc[0]  (
	.Q(DPSRAM_0_assoc[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_0_assoc_7[0]),
	.EN(N_237),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:442
  SLE \DPSRAM_0_assoc[1]  (
	.Q(DPSRAM_0_assoc[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_0_assoc_7_sm0),
	.EN(N_237),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \i_comp_ram_index[0]  (
	.Q(i_comp_ram_index[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_219_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \i_comp_ram_index[1]  (
	.Q(i_comp_ram_index[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_index_4[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[0]  (
	.Q(ram_adr_start[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[0]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[1]  (
	.Q(ram_adr_start[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[1]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[2]  (
	.Q(ram_adr_start[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[2]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[3]  (
	.Q(ram_adr_start[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[3]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_adr_start[4]  (
	.Q(ram_adr_start[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_adr_start[4]),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE tf_comp_ram_assigned (
	.Q(tf_comp_ram_assigned_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_returned_i),
	.EN(o_comp_ram_index_2_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \o_comp_ram_index[0]  (
	.Q(o_comp_ram_index[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_213_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \o_comp_ram_index[1]  (
	.Q(o_comp_ram_index[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(o_comp_ram_index_5[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \tf_comp_ram_index_0[0]  (
	.Q(tf_comp_ram_index_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_215_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \tf_comp_ram_index_0[1]  (
	.Q(tf_comp_ram_index_0[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_index_0_5[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \tf_comp_ram_index_1[0]  (
	.Q(tf_comp_ram_index_1[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_217_i),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \tf_comp_ram_index_1[1]  (
	.Q(tf_comp_ram_index_1[1]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_index_1_4[1]),
	.EN(hot_potato_state[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:442
  SLE \DPSRAM_1_assoc[0]  (
	.Q(DPSRAM_1_assoc[0]),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_1_assoc_5[0]),
	.EN(DPSRAM_1_assoc_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:442
  SLE \DPSRAM_1_assoc[1]  (
	.Q(DPSRAM_1_assoc[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(DPSRAM_1_assoc_0_sqmuxa_1_i),
	.EN(DPSRAM_1_assoc_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE tf_comp_ram_stable (
	.Q(tf_comp_ram_stable_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(tf_comp_ram_stable_3),
	.EN(hot_potato_state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE i_comp_ram_stable (
	.Q(i_comp_ram_stable_1z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(i_comp_ram_stable_5),
	.EN(hot_potato_state_i[0]),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE rotate_done (
	.Q(rotate_done_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(hot_potato_state[0]),
	.EN(rotate_done_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE i_comp_ram_ready (
	.Q(i_comp_ram_ready_Z),
	.ADn(VCC),
	.ALn(VCC),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un6_ram_dist_state_i),
	.EN(un1_i_comp_ram_ready_0_sqmuxa_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \ram_dist_state_1[0]  (
	.Q(ram_dist_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_dist_state_0[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:330
  SLE \hot_potato_state[0]  (
	.Q(hot_potato_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(ram_dist_state_0_sqmuxa_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @39:484
  ARI1 \A_ADDR_0_temp_3_i_i_1_wmux_0[0]  (
	.FCO(A_ADDR_0_temp_3_i_i_1_0_co1[0]),
	.S(A_ADDR_0_temp_3_i_i_1_wmux_0_S[0]),
	.Y(N_596_i_0),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(core_regs_7[0]),
	.A(A_ADDR_0_temp_3_i_i_1_0_y0[0]),
	.FCI(A_ADDR_0_temp_3_i_i_1_0_co0[0])
);
defparam \A_ADDR_0_temp_3_i_i_1_wmux_0[0] .INIT=20'h0F588;
// @39:484
  ARI1 \A_ADDR_0_temp_3_i_i_1_0_wmux[0]  (
	.FCO(A_ADDR_0_temp_3_i_i_1_0_co0[0]),
	.S(A_ADDR_0_temp_3_i_i_1_0_wmux_S[0]),
	.Y(A_ADDR_0_temp_3_i_i_1_0_y0[0]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_i_i_1_0_wmux[0] .INIT=20'h0FA44;
// @14:81
  ARI1 N_594_i_1_0_wmux_0 (
	.FCO(N_594_i_1_0_co1),
	.S(N_594_i_1_0_wmux_0_S),
	.Y(N_594_i),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(core_regs_7[3]),
	.A(N_594_i_1_0_y0),
	.FCI(N_594_i_1_0_co0)
);
defparam N_594_i_1_0_wmux_0.INIT=20'h0F588;
// @14:81
  ARI1 N_594_i_1_0_wmux (
	.FCO(N_594_i_1_0_co0),
	.S(N_594_i_1_0_wmux_S),
	.Y(N_594_i_1_0_y0),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam N_594_i_1_0_wmux.INIT=20'h0FA44;
// @14:81
  ARI1 N_590_i_1_0_wmux_0 (
	.FCO(N_590_i_1_0_co1),
	.S(N_590_i_1_0_wmux_0_S),
	.Y(N_590_i),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(core_regs_7[5]),
	.A(N_590_i_1_0_y0),
	.FCI(N_590_i_1_0_co0)
);
defparam N_590_i_1_0_wmux_0.INIT=20'h0F588;
// @14:81
  ARI1 N_590_i_1_0_wmux (
	.FCO(N_590_i_1_0_co0),
	.S(N_590_i_1_0_wmux_S),
	.Y(N_590_i_1_0_y0),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam N_590_i_1_0_wmux.INIT=20'h0FA44;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[1]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_0_temp[1]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(core_regs_7[1]),
	.A(A_ADDR_0_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[1])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[1]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_0_temp_3_1_0_y0[1]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[6]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_1_temp[6]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(core_regs_7[6]),
	.A(A_ADDR_1_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[6])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[6]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_1_temp_3_1_0_y0[6]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[5]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[5]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[5]),
	.Y(A_ADDR_0_temp[5]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[5]),
	.D(core_regs_7[5]),
	.A(A_ADDR_0_temp_3_1_0_y0[5]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[5])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[5] .INIT=20'h0F588;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[5]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[5]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[5]),
	.Y(A_ADDR_0_temp_3_1_0_y0[5]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[5]),
	.D(tf_comp_ram_adr_0_0[5]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[5] .INIT=20'h0FA44;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[8]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[8]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[8]),
	.Y(A_ADDR_0_temp[8]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[8]),
	.D(core_regs_7[8]),
	.A(A_ADDR_0_temp_3_1_0_y0[8]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[8])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[8] .INIT=20'h0F588;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[8]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[8]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[8]),
	.Y(A_ADDR_0_temp_3_1_0_y0[8]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[8]),
	.D(tf_comp_ram_adr_0_0[8]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[8] .INIT=20'h0FA44;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[6]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[6]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[6]),
	.Y(A_ADDR_0_temp[6]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[6]),
	.D(core_regs_7[6]),
	.A(A_ADDR_0_temp_3_1_0_y0[6]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[6])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[6] .INIT=20'h0F588;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[6]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[6]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[6]),
	.Y(A_ADDR_0_temp_3_1_0_y0[6]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[6]),
	.D(tf_comp_ram_adr_0_0[6]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[6] .INIT=20'h0FA44;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_wmux_0[9]  (
	.FCO(A_ADDR_0_temp_3_1_0_co1[9]),
	.S(A_ADDR_0_temp_3_1_wmux_0_S[9]),
	.Y(A_ADDR_0_temp[9]),
	.B(DPSRAM_0_assoc[1]),
	.C(tf_comp_ram_adr_1_0[9]),
	.D(core_regs_7[9]),
	.A(A_ADDR_0_temp_3_1_0_y0[9]),
	.FCI(A_ADDR_0_temp_3_1_0_co0[9])
);
defparam \A_ADDR_0_temp_3_1_wmux_0[9] .INIT=20'h0F588;
// @39:484
  ARI1 \A_ADDR_0_temp_3_1_0_wmux[9]  (
	.FCO(A_ADDR_0_temp_3_1_0_co0[9]),
	.S(A_ADDR_0_temp_3_1_0_wmux_S[9]),
	.Y(A_ADDR_0_temp_3_1_0_y0[9]),
	.B(DPSRAM_0_assoc[1]),
	.C(i_comp_ram_adr_0[9]),
	.D(tf_comp_ram_adr_0_0[9]),
	.A(DPSRAM_0_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_0_temp_3_1_0_wmux[9] .INIT=20'h0FA44;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[9]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[9]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[9]),
	.Y(A_ADDR_1_temp[9]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[9]),
	.D(core_regs_7[9]),
	.A(A_ADDR_1_temp_3_1_0_y0[9]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[9])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[9] .INIT=20'h0F588;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[9]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[9]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[9]),
	.Y(A_ADDR_1_temp_3_1_0_y0[9]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[9]),
	.D(tf_comp_ram_adr_0_0[9]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[9] .INIT=20'h0FA44;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[8]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[8]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[8]),
	.Y(A_ADDR_1_temp[8]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[8]),
	.D(core_regs_7[8]),
	.A(A_ADDR_1_temp_3_1_0_y0[8]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[8])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[8] .INIT=20'h0F588;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[8]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[8]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[8]),
	.Y(A_ADDR_1_temp_3_1_0_y0[8]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[8]),
	.D(tf_comp_ram_adr_0_0[8]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[8] .INIT=20'h0FA44;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[3]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[3]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[3]),
	.Y(A_ADDR_1_temp[3]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[3]),
	.D(core_regs_7[3]),
	.A(A_ADDR_1_temp_3_1_0_y0[3]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[3])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[3] .INIT=20'h0F588;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[3]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[3]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[3]),
	.Y(A_ADDR_1_temp_3_1_0_y0[3]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[3]),
	.D(tf_comp_ram_adr_0_0[3]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[3] .INIT=20'h0FA44;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[1]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[1]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[1]),
	.Y(A_ADDR_1_temp[1]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[1]),
	.D(core_regs_7[1]),
	.A(A_ADDR_1_temp_3_1_0_y0[1]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[1])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[1] .INIT=20'h0F588;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[1]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[1]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[1]),
	.Y(A_ADDR_1_temp_3_1_0_y0[1]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[1]),
	.D(tf_comp_ram_adr_0_0[1]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[1] .INIT=20'h0FA44;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_wmux_0[0]  (
	.FCO(A_ADDR_1_temp_3_1_0_co1[0]),
	.S(A_ADDR_1_temp_3_1_wmux_0_S[0]),
	.Y(A_ADDR_1_temp[0]),
	.B(DPSRAM_1_assoc[1]),
	.C(tf_comp_ram_adr_1_0[0]),
	.D(core_regs_7[0]),
	.A(A_ADDR_1_temp_3_1_0_y0[0]),
	.FCI(A_ADDR_1_temp_3_1_0_co0[0])
);
defparam \A_ADDR_1_temp_3_1_wmux_0[0] .INIT=20'h0F588;
// @39:513
  ARI1 \A_ADDR_1_temp_3_1_0_wmux[0]  (
	.FCO(A_ADDR_1_temp_3_1_0_co0[0]),
	.S(A_ADDR_1_temp_3_1_0_wmux_S[0]),
	.Y(A_ADDR_1_temp_3_1_0_y0[0]),
	.B(DPSRAM_1_assoc[1]),
	.C(i_comp_ram_adr_0[0]),
	.D(tf_comp_ram_adr_0_0[0]),
	.A(DPSRAM_1_assoc[0]),
	.FCI(VCC)
);
defparam \A_ADDR_1_temp_3_1_0_wmux[0] .INIT=20'h0FA44;
// @39:382
  CFG4 ram_valid_8s2_0_i (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.C(ram_dist_state[0]),
	.D(N_582),
	.Y(N_239)
);
defparam ram_valid_8s2_0_i.INIT=16'hFF20;
// @42:335
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0_RNIPL9D21[7]  (
	.A(N_655),
	.B(N_548),
	.C(N_488_i_1),
	.D(HRDATA_sig_11_sn_N_7),
	.Y(N_488_i)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0_RNIPL9D21[7] .INIT=16'h0A0C;
// @39:382
  CFG4 \ram_valid_8[2]  (
	.A(N_573),
	.B(FFT_in_full),
	.C(ram_valid_8_1_0[2]),
	.D(N_199),
	.Y(ram_valid_8[2])
);
defparam \ram_valid_8[2] .INIT=16'h888F;
// @39:382
  CFG4 \ram_valid_8_1_0[2]  (
	.A(N_855),
	.B(tf_comp_ram_ready),
	.C(ram_valid[2]),
	.D(ram_valid_sig),
	.Y(ram_valid_8_1_0[2])
);
defparam \ram_valid_8_1_0[2] .INIT=16'h27AF;
// @39:382
  CFG4 \ram_valid_8[1]  (
	.A(ram_valid_8_9_Z),
	.B(ram_valid_8_1[1]),
	.C(N_627),
	.D(tf_comp_ram_ready),
	.Y(ram_valid_8[1])
);
defparam \ram_valid_8[1] .INIT=16'hBEAE;
// @39:382
  CFG4 \ram_valid_8_1[1]  (
	.A(ram_valid[1]),
	.B(ram_valid_sig),
	.C(N_627),
	.D(N_239),
	.Y(ram_valid_8_1[1])
);
defparam \ram_valid_8_1[1] .INIT=16'h303A;
// @39:433
  CFG4 tf_comp_ram_ready_0 (
	.A(tf_comp_ram_ready_0_1_Z),
	.B(N_569),
	.C(tf_comp_ram_assigned_Z),
	.D(N_781),
	.Y(tf_comp_ram_ready)
);
defparam tf_comp_ram_ready_0.INIT=16'hEECE;
// @39:433
  CFG4 tf_comp_ram_ready_0_1 (
	.A(tf_comp_ram_assigned_Z),
	.B(tf_comp_ram_index_1[0]),
	.C(tf_comp_ram_index_0[0]),
	.D(N_782),
	.Y(tf_comp_ram_ready_0_1_Z)
);
defparam tf_comp_ram_ready_0_1.INIT=16'h2722;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_i_m2[7]  (
	.A(HADDR_S_sig_3[1]),
	.B(HRDATA_sig_11_4_i_m2_1[7]),
	.C(core_regs_6_3),
	.Y(N_655)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_i_m2[7] .INIT=8'hB1;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_i_m2_1_1[7]  (
	.A(core_regs_4[7]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[7]),
	.Y(HRDATA_sig_11_4_i_m2_1[7])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_i_m2_1_1[7] .INIT=8'h1D;
// @39:382
  CFG4 \ram_valid_8[0]  (
	.A(FFT_in_full),
	.B(ram_dist_state[0]),
	.C(N_201),
	.D(ram_valid_8_1_0[0]),
	.Y(ram_valid_8[0])
);
defparam \ram_valid_8[0] .INIT=16'h808F;
// @39:382
  CFG4 \ram_valid_8_1_0[0]  (
	.A(N_629),
	.B(tf_comp_ram_ready),
	.C(ram_valid[0]),
	.D(ram_valid_sig),
	.Y(ram_valid_8_1_0[0])
);
defparam \ram_valid_8_1_0[0] .INIT=16'h27AF;
// @39:382
  CFG3 ram_valid_8_9 (
	.A(N_239),
	.B(FFT_in_full),
	.C(N_582),
	.Y(ram_valid_8_9_Z)
);
defparam ram_valid_8_9.INIT=8'h08;
// @39:377
  CFG2 i_comp_ram_ready_0_sqmuxa (
	.A(ETH_NRESET_c),
	.B(hot_potato_state[0]),
	.Y(i_comp_ram_ready_0_sqmuxa_Z)
);
defparam i_comp_ram_ready_0_sqmuxa.INIT=4'h2;
// @39:434
  CFG2 DPSRAM_1_assoc_0_sqmuxa_1_0_a2_i (
	.A(un7_ram_valid[1]),
	.B(o_comp_ram_ready[1]),
	.Y(DPSRAM_1_assoc_0_sqmuxa_1_i)
);
defparam DPSRAM_1_assoc_0_sqmuxa_1_0_a2_i.INIT=4'hE;
// @39:382
  CFG2 ram_valid_8s2_i_o2_0 (
	.A(tf_comp_ram_index_1[1]),
	.B(tf_comp_ram_index_1[0]),
	.Y(N_699)
);
defparam ram_valid_8s2_i_o2_0.INIT=4'hD;
// @39:434
  CFG2 DPSRAM_1_assoc_0_sqmuxa_0_a2_i_a2 (
	.A(i_comp_ram_index[0]),
	.B(i_comp_ram_index[1]),
	.Y(N_856)
);
defparam DPSRAM_1_assoc_0_sqmuxa_0_a2_i_a2.INIT=4'h2;
// @39:434
  CFG2 o_comp_ram_ready_1_0_0_a2 (
	.A(o_comp_ram_index[1]),
	.B(o_comp_ram_index[0]),
	.Y(o_comp_ram_ready[1])
);
defparam o_comp_ram_ready_1_0_0_a2.INIT=4'h4;
// @39:385
  CFG2 o_comp_ram_index_2_sqmuxa (
	.A(ram_dist_state[0]),
	.B(hot_potato_state[0]),
	.Y(o_comp_ram_index_2_sqmuxa_Z)
);
defparam o_comp_ram_index_2_sqmuxa.INIT=4'h8;
// @39:387
  CFG2 \p_ram_hot_potato.un1_ram_valid_1_0_a2  (
	.A(tf_comp_ram_index_0[1]),
	.B(tf_comp_ram_index_0[0]),
	.Y(un1_ram_valid[1])
);
defparam \p_ram_hot_potato.un1_ram_valid_1_0_a2 .INIT=4'h4;
// @39:382
  CFG2 ram_valid_8s2_1_i_o2 (
	.A(tf_comp_ram_index_1[1]),
	.B(tf_comp_ram_index_1[0]),
	.Y(N_291)
);
defparam ram_valid_8s2_1_i_o2.INIT=4'hE;
// @39:434
  CFG2 DPSRAM_0_assoc_3_sqmuxa_i_o2 (
	.A(tf_comp_ram_index_0[1]),
	.B(tf_comp_ram_index_0[0]),
	.Y(N_296)
);
defparam DPSRAM_0_assoc_3_sqmuxa_i_o2.INIT=4'hE;
// @39:382
  CFG2 ram_valid_8s2_1_i_a2_1_1 (
	.A(tf_comp_ram_returned_i),
	.B(ram_dist_state[0]),
	.Y(N_578_1)
);
defparam ram_valid_8s2_1_i_a2_1_1.INIT=4'h1;
// @39:390
  CFG2 \p_ram_hot_potato.un7_ram_valid_1_0_a2  (
	.A(tf_comp_ram_index_1[1]),
	.B(tf_comp_ram_index_1[0]),
	.Y(un7_ram_valid[1])
);
defparam \p_ram_hot_potato.un7_ram_valid_1_0_a2 .INIT=4'h4;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0_d[4]  (
	.A(AMpBM_0_out_valid_sig),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_6_0),
	.Y(HRDATA_sig_11_i_m2_0_d[4])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0_d[4] .INIT=8'hE2;
// @39:349
  CFG3 \p_ram_hot_potato.un6_ram_dist_state_i_o2_0_m2  (
	.A(ram_valid[2]),
	.B(ram_valid[0]),
	.C(o_comp_ram_index[1]),
	.Y(N_741)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_i_o2_0_m2 .INIT=8'hAC;
// @39:433
  CFG3 tf_comp_ram_ready_0_m2_0 (
	.A(ram_valid[0]),
	.B(tf_comp_ram_index_1[1]),
	.C(ram_valid[2]),
	.Y(N_781)
);
defparam tf_comp_ram_ready_0_m2_0.INIT=8'hE2;
// @39:433
  CFG3 tf_comp_ram_ready_0_m2_1 (
	.A(ram_valid[0]),
	.B(tf_comp_ram_index_0[1]),
	.C(ram_valid[2]),
	.Y(N_782)
);
defparam tf_comp_ram_ready_0_m2_1.INIT=8'hE2;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[0]  (
	.A(core_regs_2[0]),
	.B(core_regs_0[0]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_255)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[0] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[0]  (
	.A(core_regs_7[0]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[0]),
	.Y(N_273)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[0] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[8]  (
	.A(core_regs_7[8]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[8]),
	.Y(N_281)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[8] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[6]  (
	.A(core_regs_7[6]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[6]),
	.Y(N_279)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[6] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[3]  (
	.A(core_regs_7[3]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[3]),
	.Y(N_276)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[3] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[2]  (
	.A(core_regs_7[2]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[2]),
	.Y(N_275)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[2] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[1]  (
	.A(core_regs_7[1]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[1]),
	.Y(N_274)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[1] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[8]  (
	.A(core_regs_2[8]),
	.B(HADDR_S_sig_3[1]),
	.C(core_regs_0[8]),
	.Y(N_263)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[8] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[6]  (
	.A(core_regs_2[6]),
	.B(HADDR_S_sig_3[1]),
	.C(core_regs_0[6]),
	.Y(N_261)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[6] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[3]  (
	.A(core_regs_2[3]),
	.B(core_regs_0[3]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_258)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[3] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[2]  (
	.A(core_regs_2[2]),
	.B(core_regs_0[2]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_257)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[2] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[1]  (
	.A(core_regs_2[1]),
	.B(core_regs_0[1]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_256)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[1] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2_i_m2[4]  (
	.A(core_regs_2[4]),
	.B(HADDR_S_sig_3[1]),
	.C(core_regs_0[4]),
	.Y(N_543)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2_i_m2[4] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2_i_m2[7]  (
	.A(core_regs_2[7]),
	.B(HADDR_S_sig_3[1]),
	.C(core_regs_0[7]),
	.Y(N_542)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2_i_m2[7] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3_i_m2[4]  (
	.A(core_regs_7[4]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[4]),
	.Y(N_541)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3_i_m2[4] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3_i_m2[7]  (
	.A(core_regs_7[7]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[7]),
	.Y(N_540)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3_i_m2[7] .INIT=8'hB8;
// @39:382
  CFG3 ram_valid_8s2_i_a2 (
	.A(i_comp_ram_index[0]),
	.B(ram_dist_state[0]),
	.C(i_comp_ram_index[1]),
	.Y(N_573)
);
defparam ram_valid_8s2_i_a2.INIT=8'h40;
// @39:349
  CFG3 ram_dist_state_0_sqmuxa (
	.A(N_515_i),
	.B(rotate_done_Z),
	.C(hot_potato_state[0]),
	.Y(ram_dist_state_0_sqmuxa_Z)
);
defparam ram_dist_state_0_sqmuxa.INIT=8'h02;
// @39:470
  CFG3 \DPSRAM_1_assoc_5_0_1[0]  (
	.A(un1_ram_valid[1]),
	.B(o_comp_ram_ready[1]),
	.C(un7_ram_valid[1]),
	.Y(DPSRAM_1_assoc_5[0])
);
defparam \DPSRAM_1_assoc_5_0_1[0] .INIT=8'hCE;
// @39:382
  CFG4 ram_valid_8s2_i_a2_0 (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_index_0[0]),
	.C(tf_comp_ram_returned_i),
	.D(tf_comp_ram_index_0[1]),
	.Y(N_574)
);
defparam ram_valid_8s2_i_a2_0.INIT=16'h1000;
// @39:382
  CFG3 ram_valid_8s2_1_i_a2_0 (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_returned_i),
	.C(N_296),
	.Y(N_577)
);
defparam ram_valid_8s2_1_i_a2_0.INIT=8'h04;
// @39:470
  CFG3 DPSRAM_0_assoc_7s2_0_o2 (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.C(N_291),
	.Y(DPSRAM_0_assoc_7_sm0)
);
defparam DPSRAM_0_assoc_7s2_0_o2.INIT=8'h1F;
// @39:382
  CFG3 ram_valid_8s2_1_i_a2 (
	.A(i_comp_ram_index[0]),
	.B(ram_dist_state[0]),
	.C(i_comp_ram_index[1]),
	.Y(N_576)
);
defparam ram_valid_8s2_1_i_a2.INIT=8'h04;
// @42:342
  CFG3 smpl_read_0_sqmuxa_i (
	.A(HADDR_S_sig_3[1]),
	.B(un8_hwrite_sig_use),
	.C(HADDR_S_sig_3[2]),
	.Y(smpl_read_0_sqmuxa_i_1z)
);
defparam smpl_read_0_sqmuxa_i.INIT=8'h73;
// @39:330
  CFG2 rotate_done_0_sqmuxa_i (
	.A(N_515_i),
	.B(hot_potato_state[0]),
	.Y(rotate_done_0_sqmuxa_i_Z)
);
defparam rotate_done_0_sqmuxa_i.INIT=4'hD;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_6_0[8]  (
	.A(core_regs_4[8]),
	.B(core_regs_5[8]),
	.C(HADDR_S_sig_3[1]),
	.D(HADDR_S_sig_3[0]),
	.Y(HRDATA_sig_11_6_0[8])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_6_0[8] .INIT=16'h0C0A;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[14]  (
	.A(B_DOUT_1[14]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[14]),
	.Y(N_481)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[14] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[13]  (
	.A(B_DOUT_1[13]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[13]),
	.Y(N_482)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[13] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[9]  (
	.A(B_DOUT_1[9]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[9]),
	.Y(N_483)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[9] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[7]  (
	.A(B_DOUT_1[7]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[7]),
	.Y(ram_dat_r_1_i_1[25])
);
defparam \tf_comp_ram_dat_r_1_1_i_0[7] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[5]  (
	.A(B_DOUT_1[5]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[5]),
	.Y(N_41)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[5] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[3]  (
	.A(B_DOUT_1[3]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[3]),
	.Y(N_43)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[3] .INIT=16'hDCDF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[14]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[14]),
	.D(A_DOUT_0[14]),
	.Y(N_51)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[14] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[13]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[13]),
	.D(A_DOUT_0[13]),
	.Y(N_53)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[13] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[10]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[10]),
	.D(A_DOUT_0[10]),
	.Y(N_55)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[10] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[7]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[7]),
	.D(A_DOUT_0[7]),
	.Y(N_485)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[7] .INIT=16'hAEBF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[14]  (
	.A(B_DOUT_1[14]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[14]),
	.Y(N_65)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[14] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[13]  (
	.A(B_DOUT_1[13]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[13]),
	.Y(N_67)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[13] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[9]  (
	.A(B_DOUT_1[9]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[9]),
	.Y(N_71)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[9] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[8]  (
	.A(B_DOUT_1[8]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[8]),
	.Y(N_73)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[8] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[5]  (
	.A(B_DOUT_1[5]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[5]),
	.Y(N_75)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[5] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[3]  (
	.A(B_DOUT_1[3]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[3]),
	.Y(N_77)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[3] .INIT=16'hDCDF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[14]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[14]),
	.D(A_DOUT_0[14]),
	.Y(N_81)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[14] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[13]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[13]),
	.D(A_DOUT_0[13]),
	.Y(N_83)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[13] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[10]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[10]),
	.D(A_DOUT_0[10]),
	.Y(N_85)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[10] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[7]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[7]),
	.D(A_DOUT_0[7]),
	.Y(N_89)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[7] .INIT=16'hAEBF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[17]  (
	.A(B_DOUT_1[17]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[17]),
	.Y(N_493)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[17] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[6]  (
	.A(B_DOUT_1[6]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[6]),
	.Y(ram_dat_r_1_i_1[24])
);
defparam \tf_comp_ram_dat_r_1_1_i_0[6] .INIT=16'hDCDF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[16]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[16]),
	.D(A_DOUT_0[16]),
	.Y(N_499)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[16] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[6]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[6]),
	.D(A_DOUT_0[6]),
	.Y(N_501)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[6] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[4]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[4]),
	.D(A_DOUT_0[4]),
	.Y(N_503)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[4] .INIT=16'hAEBF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[17]  (
	.A(B_DOUT_1[17]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[17]),
	.Y(N_504)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[17] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[7]  (
	.A(B_DOUT_1[7]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[7]),
	.Y(ram_dat_r_0_i_1[25])
);
defparam \tf_comp_ram_dat_r_0_1_i_0[7] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[6]  (
	.A(B_DOUT_1[6]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[6]),
	.Y(ram_dat_r_0_i_1[24])
);
defparam \tf_comp_ram_dat_r_0_1_i_0[6] .INIT=16'hDCDF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[16]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[16]),
	.D(A_DOUT_0[16]),
	.Y(N_511)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[16] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[6]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[6]),
	.D(A_DOUT_0[6]),
	.Y(N_513)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[6] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[4]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[4]),
	.D(A_DOUT_0[4]),
	.Y(N_207)
);
defparam \tf_comp_ram_dat_r_0_0_i[4] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[0]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[0]),
	.D(A_DOUT_0[0]),
	.Y(N_245)
);
defparam \tf_comp_ram_dat_r_0_0_i[0] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[2]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[2]),
	.D(A_DOUT_0[2]),
	.Y(N_691)
);
defparam \tf_comp_ram_dat_r_0_0_i[2] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[3]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[3]),
	.D(A_DOUT_0[3]),
	.Y(N_251)
);
defparam \tf_comp_ram_dat_r_0_0_i[3] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[12]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[12]),
	.D(A_DOUT_0[12]),
	.Y(N_253)
);
defparam \tf_comp_ram_dat_r_0_0_i[12] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[15]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[15]),
	.D(A_DOUT_0[15]),
	.Y(N_692)
);
defparam \tf_comp_ram_dat_r_0_0_i[15] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[17]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[17]),
	.D(A_DOUT_0[17]),
	.Y(N_693)
);
defparam \tf_comp_ram_dat_r_0_0_i[17] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[0]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[0]),
	.D(A_DOUT_0[0]),
	.Y(N_694)
);
defparam \tf_comp_ram_dat_r_1_0_i[0] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[2]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[2]),
	.D(A_DOUT_0[2]),
	.Y(N_265)
);
defparam \tf_comp_ram_dat_r_1_0_i[2] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[3]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[3]),
	.D(A_DOUT_0[3]),
	.Y(N_267)
);
defparam \tf_comp_ram_dat_r_1_0_i[3] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[12]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[12]),
	.D(A_DOUT_0[12]),
	.Y(N_269)
);
defparam \tf_comp_ram_dat_r_1_0_i[12] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[15]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[15]),
	.D(A_DOUT_0[15]),
	.Y(N_271)
);
defparam \tf_comp_ram_dat_r_1_0_i[15] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[17]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[17]),
	.D(A_DOUT_0[17]),
	.Y(N_696)
);
defparam \tf_comp_ram_dat_r_1_0_i[17] .INIT=16'hAEBF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i[8]  (
	.A(B_DOUT_1[8]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[8]),
	.Y(ram_dat_r_1_i_1[26])
);
defparam \tf_comp_ram_dat_r_1_1_i[8] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i[2]  (
	.A(B_DOUT_1[2]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[2]),
	.Y(N_259)
);
defparam \tf_comp_ram_dat_r_0_1_i[2] .INIT=16'hDCDF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[9]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[9]),
	.D(A_DOUT_0[9]),
	.Y(N_512)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[9] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[9]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[9]),
	.D(A_DOUT_0[9]),
	.Y(N_500)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[9] .INIT=16'hAEBF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[10]  (
	.A(B_DOUT_1[10]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[10]),
	.Y(N_496)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[10] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[0]  (
	.A(B_DOUT_1[0]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[0]),
	.Y(N_79)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[0] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[10]  (
	.A(B_DOUT_1[10]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[10]),
	.Y(N_69)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[10] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[0]  (
	.A(B_DOUT_1[0]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[0]),
	.Y(N_49)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[0] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[2]  (
	.A(B_DOUT_1[2]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[2]),
	.Y(N_45)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[2] .INIT=16'hDCDF;
// @39:382
  CFG4 ram_valid_8s2_0_i_a2 (
	.A(tf_comp_ram_returned_i),
	.B(ram_dist_state[0]),
	.C(un1_ram_valid[1]),
	.D(un7_ram_valid[1]),
	.Y(N_582)
);
defparam ram_valid_8s2_0_i_a2.INIT=16'h3120;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[8]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[8]),
	.D(A_DOUT_0[8]),
	.Y(N_57)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[8] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[8]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[8]),
	.D(A_DOUT_0[8]),
	.Y(N_87)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[8] .INIT=16'hAEBF;
// @39:382
  CFG4 \p_ram_hot_potato.i_comp_ram_index_4_1[1]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_index_1[1]),
	.C(tf_comp_ram_index_0[1]),
	.D(tf_comp_ram_returned_i),
	.Y(i_comp_ram_index_4[1])
);
defparam \p_ram_hot_potato.i_comp_ram_index_4_1[1] .INIT=16'hFAEE;
// @39:347
  CFG4 \p_ram_hot_potato.tf_comp_ram_index_1_4_1[1]  (
	.A(i_comp_ram_index[1]),
	.B(o_comp_ram_index[1]),
	.C(tf_comp_ram_returned_i),
	.D(ram_dist_state[0]),
	.Y(tf_comp_ram_index_1_4[1])
);
defparam \p_ram_hot_potato.tf_comp_ram_index_1_4_1[1] .INIT=16'hACFF;
// @39:347
  CFG4 \p_ram_hot_potato.tf_comp_ram_index_0_5_1[1]  (
	.A(i_comp_ram_index[1]),
	.B(o_comp_ram_index[1]),
	.C(tf_comp_ram_returned_i),
	.D(ram_dist_state[0]),
	.Y(tf_comp_ram_index_0_5[1])
);
defparam \p_ram_hot_potato.tf_comp_ram_index_0_5_1[1] .INIT=16'hCAFF;
// @39:347
  CFG4 \p_ram_hot_potato.o_comp_ram_index_5_1[1]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_index_1[1]),
	.C(tf_comp_ram_index_0[1]),
	.D(tf_comp_ram_returned_i),
	.Y(o_comp_ram_index_5[1])
);
defparam \p_ram_hot_potato.o_comp_ram_index_5_1[1] .INIT=16'hEEFA;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[1]  (
	.A(B_DOUT_1[1]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[1]),
	.Y(N_510)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[1] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[4]  (
	.A(B_DOUT_1[4]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[4]),
	.Y(ram_dat_r_0_i_1[22])
);
defparam \tf_comp_ram_dat_r_0_1_i_0[4] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[4]  (
	.A(B_DOUT_1[4]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[4]),
	.Y(ram_dat_r_1_i_1[22])
);
defparam \tf_comp_ram_dat_r_1_1_i_0[4] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[1]  (
	.A(B_DOUT_1[1]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[1]),
	.Y(N_47)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[1] .INIT=16'hDCDF;
// @39:433
  CFG4 tf_comp_ram_ready_0_a2_1 (
	.A(tf_comp_ram_assigned_Z),
	.B(ram_valid[1]),
	.C(un1_ram_valid[1]),
	.D(un7_ram_valid[1]),
	.Y(N_569)
);
defparam tf_comp_ram_ready_0_a2_1.INIT=16'hC840;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[1]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[1]),
	.D(A_DOUT_0[1]),
	.Y(N_695)
);
defparam \tf_comp_ram_dat_r_1_0_i[1] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[1]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[1]),
	.D(A_DOUT_0[1]),
	.Y(N_690)
);
defparam \tf_comp_ram_dat_r_0_0_i[1] .INIT=16'hAEBF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i[11]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[11]),
	.D(A_DOUT_0[11]),
	.Y(N_211)
);
defparam \tf_comp_ram_dat_r_1_0_i[11] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i[11]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[11]),
	.D(A_DOUT_0[11]),
	.Y(N_209)
);
defparam \tf_comp_ram_dat_r_0_0_i[11] .INIT=16'hAEBF;
// @39:554
  CFG4 \tf_comp_ram_dat_r_0_0_i_0[5]  (
	.A(tf_comp_ram_index_0[1]),
	.B(un1_ram_valid[1]),
	.C(A_DOUT_1[5]),
	.D(A_DOUT_0[5]),
	.Y(N_514)
);
defparam \tf_comp_ram_dat_r_0_0_i_0[5] .INIT=16'hAEBF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[11]  (
	.A(B_DOUT_1[11]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[11]),
	.Y(N_506)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[11] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[12]  (
	.A(B_DOUT_1[12]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[12]),
	.Y(N_505)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[12] .INIT=16'hDCDF;
// @39:561
  CFG4 \tf_comp_ram_dat_r_1_0_i_0[5]  (
	.A(tf_comp_ram_index_1[1]),
	.B(un7_ram_valid[1]),
	.C(A_DOUT_1[5]),
	.D(A_DOUT_0[5]),
	.Y(N_502)
);
defparam \tf_comp_ram_dat_r_1_0_i_0[5] .INIT=16'hAEBF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[11]  (
	.A(B_DOUT_1[11]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[11]),
	.Y(N_495)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[11] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[12]  (
	.A(B_DOUT_1[12]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[12]),
	.Y(N_494)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[12] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[15]  (
	.A(B_DOUT_1[15]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[15]),
	.Y(N_63)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[15] .INIT=16'hDCDF;
// @39:557
  CFG4 \tf_comp_ram_dat_r_0_1_i_0[16]  (
	.A(B_DOUT_1[16]),
	.B(tf_comp_ram_index_0[1]),
	.C(un1_ram_valid[1]),
	.D(B_DOUT_0[16]),
	.Y(N_61)
);
defparam \tf_comp_ram_dat_r_0_1_i_0[16] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[15]  (
	.A(B_DOUT_1[15]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[15]),
	.Y(N_480)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[15] .INIT=16'hDCDF;
// @39:564
  CFG4 \tf_comp_ram_dat_r_1_1_i_0[16]  (
	.A(B_DOUT_1[16]),
	.B(tf_comp_ram_index_1[1]),
	.C(un7_ram_valid[1]),
	.D(B_DOUT_0[16]),
	.Y(N_479)
);
defparam \tf_comp_ram_dat_r_1_1_i_0[16] .INIT=16'hDCDF;
// @39:513
  CFG4 \A_ADDR_1_temp_3_i_0[7]  (
	.A(i_comp_ram_adr_0[7]),
	.B(core_regs_7[7]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_ADDR_1_temp_3_i_0[7])
);
defparam \A_ADDR_1_temp_3_i_0[7] .INIT=16'h3005;
// @39:484
  CFG4 \A_ADDR_0_temp_3_i_0[7]  (
	.A(i_comp_ram_adr_0[7]),
	.B(core_regs_7[7]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_ADDR_0_temp_3_i_0[7])
);
defparam \A_ADDR_0_temp_3_i_0[7] .INIT=16'h3005;
// @39:513
  CFG4 \A_ADDR_1_temp_3_i_0[4]  (
	.A(i_comp_ram_adr_0[4]),
	.B(core_regs_7[4]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_ADDR_1_temp_3_i_0[4])
);
defparam \A_ADDR_1_temp_3_i_0[4] .INIT=16'h3005;
// @39:484
  CFG4 \A_ADDR_0_temp_3_i_0[4]  (
	.A(i_comp_ram_adr_0[4]),
	.B(core_regs_7[4]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_ADDR_0_temp_3_i_0[4])
);
defparam \A_ADDR_0_temp_3_i_0[4] .INIT=16'h3005;
// @39:513
  CFG4 \A_ADDR_1_temp_3_i_0[2]  (
	.A(i_comp_ram_adr_0[2]),
	.B(core_regs_7[2]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_ADDR_1_temp_3_i_0[2])
);
defparam \A_ADDR_1_temp_3_i_0[2] .INIT=16'h3005;
// @39:484
  CFG4 \A_ADDR_0_temp_3_i_0[2]  (
	.A(i_comp_ram_adr_0[2]),
	.B(core_regs_7[2]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_ADDR_0_temp_3_i_0[2])
);
defparam \A_ADDR_0_temp_3_i_0[2] .INIT=16'h3005;
// @39:434
  CFG4 DPSRAM_0_assoc_3_sqmuxa_i_0 (
	.A(N_296),
	.B(DPSRAM_0_assoc_7_sm0),
	.C(i_comp_ram_index[1]),
	.D(i_comp_ram_index[0]),
	.Y(N_237)
);
defparam DPSRAM_0_assoc_3_sqmuxa_i_0.INIT=16'hDDDF;
// @39:434
  CFG4 DPSRAM_1_assoc_0_sqmuxa_0_a2_i (
	.A(un7_ram_valid[1]),
	.B(un1_ram_valid[1]),
	.C(N_856),
	.D(o_comp_ram_ready[1]),
	.Y(DPSRAM_1_assoc_0_sqmuxa_i)
);
defparam DPSRAM_1_assoc_0_sqmuxa_0_a2_i.INIT=16'hFFFE;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0[4]  (
	.A(HRDATA_sig_11_i_m2_0_d[4]),
	.B(N_450),
	.C(HADDR_S_sig_3[2]),
	.D(HADDR_S_sig_3[1]),
	.Y(N_516)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0[4] .INIT=16'hAACA;
// @39:503
  CFG3 \B_DIN_0_0_iv[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[0])
);
defparam \B_DIN_0_0_iv[0] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[1])
);
defparam \B_DIN_0_0_iv[1] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[2])
);
defparam \B_DIN_0_0_iv[2] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[3])
);
defparam \B_DIN_0_0_iv[3] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[4])
);
defparam \B_DIN_0_0_iv[4] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[5])
);
defparam \B_DIN_0_0_iv[5] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[6])
);
defparam \B_DIN_0_0_iv[6] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[7])
);
defparam \B_DIN_0_0_iv[7] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[8]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[8])
);
defparam \B_DIN_0_0_iv[8] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[9]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[9])
);
defparam \B_DIN_0_0_iv[9] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[10]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[10])
);
defparam \B_DIN_0_0_iv[10] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[11]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[11])
);
defparam \B_DIN_0_0_iv[11] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[12]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[12])
);
defparam \B_DIN_0_0_iv[12] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[13]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[13])
);
defparam \B_DIN_0_0_iv[13] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[14]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[14])
);
defparam \B_DIN_0_0_iv[14] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[15]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[15])
);
defparam \B_DIN_0_0_iv[15] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[16]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[16])
);
defparam \B_DIN_0_0_iv[16] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[0]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[0])
);
defparam \B_DIN_1_0_iv[0] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[1]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[1])
);
defparam \B_DIN_1_0_iv[1] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[2]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[2])
);
defparam \B_DIN_1_0_iv[2] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[3]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[3])
);
defparam \B_DIN_1_0_iv[3] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[4]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[4])
);
defparam \B_DIN_1_0_iv[4] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[5]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[5])
);
defparam \B_DIN_1_0_iv[5] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[6]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[6])
);
defparam \B_DIN_1_0_iv[6] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[7]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[7])
);
defparam \B_DIN_1_0_iv[7] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[8]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[8]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[8])
);
defparam \B_DIN_1_0_iv[8] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[9]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[9]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[9])
);
defparam \B_DIN_1_0_iv[9] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[10]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[10]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[10])
);
defparam \B_DIN_1_0_iv[10] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[11]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[11]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[11])
);
defparam \B_DIN_1_0_iv[11] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[12]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[12]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[12])
);
defparam \B_DIN_1_0_iv[12] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[13]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[13]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[13])
);
defparam \B_DIN_1_0_iv[13] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[14]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[14]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[14])
);
defparam \B_DIN_1_0_iv[14] .INIT=8'h48;
// @39:503
  CFG3 \B_DIN_0_0_iv[17]  (
	.A(DPSRAM_0_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_0_assoc[0]),
	.Y(B_DIN_0[17])
);
defparam \B_DIN_0_0_iv[17] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[15]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[15]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[15])
);
defparam \B_DIN_1_0_iv[15] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[16]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[16]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[16])
);
defparam \B_DIN_1_0_iv[16] .INIT=8'h48;
// @39:532
  CFG3 \B_DIN_1_0_iv[17]  (
	.A(DPSRAM_1_assoc[1]),
	.B(tf_comp_ram_dat_w_0_1[17]),
	.C(DPSRAM_1_assoc[0]),
	.Y(B_DIN_1[17])
);
defparam \B_DIN_1_0_iv[17] .INIT=8'h48;
// @39:330
  CFG4 \ram_dist_state_0[0]  (
	.A(ram_dist_state[0]),
	.B(N_515_i),
	.C(rotate_done_Z),
	.D(hot_potato_state[0]),
	.Y(ram_dist_state_0[0])
);
defparam \ram_dist_state_0[0] .INIT=16'hAAA6;
// @39:523
  CFG4 B_WEN_1_0_iv (
	.A(DPSRAM_1_assoc[0]),
	.B(bf0_calc_done),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_1_assoc[1]),
	.Y(B_WEN_1)
);
defparam B_WEN_1_0_iv.INIT=16'h4008;
// @39:494
  CFG4 B_WEN_0_0_iv (
	.A(DPSRAM_0_assoc[0]),
	.B(bf0_calc_done),
	.C(tf_comp_ram_returned_i),
	.D(DPSRAM_0_assoc[1]),
	.Y(B_WEN_0)
);
defparam B_WEN_0_0_iv.INIT=16'h4008;
// @39:382
  CFG4 ram_valid_8_ss0_i_0_a2 (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_index_0[0]),
	.C(N_699),
	.D(tf_comp_ram_index_0[1]),
	.Y(N_855)
);
defparam ram_valid_8_ss0_i_0_a2.INIT=16'h1505;
// @39:470
  CFG4 DPSRAM_0_assoc_7_ss0_0 (
	.A(o_comp_ram_index[0]),
	.B(o_comp_ram_index[1]),
	.C(N_291),
	.D(N_296),
	.Y(DPSRAM_0_assoc_7[0])
);
defparam DPSRAM_0_assoc_7_ss0_0.INIT=16'h11F1;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_5[0]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_273),
	.C(N_255),
	.Y(N_300)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_5[0] .INIT=8'hD8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_5[8]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_281),
	.C(N_263),
	.Y(N_308)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_5[8] .INIT=8'hD8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_5[6]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_279),
	.C(N_261),
	.Y(N_306)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_5[6] .INIT=8'hD8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_5[3]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_276),
	.C(N_258),
	.Y(N_303)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_5[3] .INIT=8'hD8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_5[2]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_275),
	.C(N_257),
	.Y(N_302)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_5[2] .INIT=8'hD8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_5[1]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_274),
	.C(N_256),
	.Y(N_301)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_5[1] .INIT=8'hD8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_1[4]  (
	.A(N_543),
	.B(HADDR_S_sig_3[0]),
	.C(N_541),
	.Y(N_549)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_1[4] .INIT=8'hE2;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0[7]  (
	.A(N_542),
	.B(HADDR_S_sig_3[0]),
	.C(N_540),
	.Y(N_548)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0[7] .INIT=8'hE2;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[1]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_0_temp[1])
);
defparam \B_ADDR_0_temp_0_iv[1] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[2]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_0_temp[2])
);
defparam \B_ADDR_0_temp_0_iv[2] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[3]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_0_temp[3])
);
defparam \B_ADDR_0_temp_0_iv[3] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[4]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_0_temp[4])
);
defparam \B_ADDR_0_temp_0_iv[4] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[5]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_0_temp[5])
);
defparam \B_ADDR_0_temp_0_iv[5] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[6]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_0_temp[6])
);
defparam \B_ADDR_0_temp_0_iv[6] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[7]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_0_temp[7])
);
defparam \B_ADDR_0_temp_0_iv[7] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[8]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[8]),
	.D(tf_comp_ram_adr_1_1[8]),
	.Y(B_ADDR_0_temp[8])
);
defparam \B_ADDR_0_temp_0_iv[8] .INIT=16'h6240;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[9]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[9]),
	.D(tf_comp_ram_adr_1_1[9]),
	.Y(B_ADDR_0_temp[9])
);
defparam \B_ADDR_0_temp_0_iv[9] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[1]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[1]),
	.D(tf_comp_ram_adr_1_1[1]),
	.Y(B_ADDR_1_temp[1])
);
defparam \B_ADDR_1_temp_0_iv[1] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[2]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[2]),
	.D(tf_comp_ram_adr_1_1[2]),
	.Y(B_ADDR_1_temp[2])
);
defparam \B_ADDR_1_temp_0_iv[2] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[3]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[3]),
	.D(tf_comp_ram_adr_1_1[3]),
	.Y(B_ADDR_1_temp[3])
);
defparam \B_ADDR_1_temp_0_iv[3] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[4]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[4]),
	.D(tf_comp_ram_adr_1_1[4]),
	.Y(B_ADDR_1_temp[4])
);
defparam \B_ADDR_1_temp_0_iv[4] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[5]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[5]),
	.D(tf_comp_ram_adr_1_1[5]),
	.Y(B_ADDR_1_temp[5])
);
defparam \B_ADDR_1_temp_0_iv[5] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[6]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[6]),
	.D(tf_comp_ram_adr_1_1[6]),
	.Y(B_ADDR_1_temp[6])
);
defparam \B_ADDR_1_temp_0_iv[6] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[7]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[7]),
	.D(tf_comp_ram_adr_1_1[7]),
	.Y(B_ADDR_1_temp[7])
);
defparam \B_ADDR_1_temp_0_iv[7] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[8]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[8]),
	.D(tf_comp_ram_adr_1_1[8]),
	.Y(B_ADDR_1_temp[8])
);
defparam \B_ADDR_1_temp_0_iv[8] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[9]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[9]),
	.D(tf_comp_ram_adr_1_1[9]),
	.Y(B_ADDR_1_temp[9])
);
defparam \B_ADDR_1_temp_0_iv[9] .INIT=16'h6240;
// @39:349
  CFG4 \p_ram_hot_potato.un6_ram_dist_state_i_o2_0  (
	.A(ram_valid[1]),
	.B(o_comp_ram_index[0]),
	.C(N_741),
	.D(o_comp_ram_ready[1]),
	.Y(N_103)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_i_o2_0 .INIT=16'hBA30;
// @39:349
  CFG4 \p_ram_hot_potato.tf_comp_ram_stable_3_iv  (
	.A(tf_comp_ram_stable_Z),
	.B(N_515_i),
	.C(rotate_done_Z),
	.D(ram_dist_state[0]),
	.Y(tf_comp_ram_stable_3)
);
defparam \p_ram_hot_potato.tf_comp_ram_stable_3_iv .INIT=16'hB3A2;
// @39:349
  CFG4 \p_ram_hot_potato.i_comp_ram_stable_5_iv  (
	.A(ram_dist_state[0]),
	.B(N_515_i),
	.C(rotate_done_Z),
	.D(i_comp_ram_stable_1z),
	.Y(i_comp_ram_stable_5)
);
defparam \p_ram_hot_potato.i_comp_ram_stable_5_iv .INIT=16'hF311;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_6[0]  (
	.A(un8_hwrite_sig_use),
	.B(FFT_in_w_ready),
	.C(N_679),
	.D(HADDR_S_sig_3[2]),
	.Y(N_318)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_6[0] .INIT=16'hA088;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_6[3]  (
	.A(un8_hwrite_sig_use),
	.B(FFT_out_valid),
	.C(N_676),
	.D(HADDR_S_sig_3[2]),
	.Y(N_321)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_6[3] .INIT=16'hA088;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_6[1]  (
	.A(un8_hwrite_sig_use),
	.B(FFT_in_full),
	.C(N_678),
	.D(HADDR_S_sig_3[2]),
	.Y(N_319)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_6[1] .INIT=16'hA088;
// @39:330
  CFG4 \tf_comp_ram_index_1_RNO[0]  (
	.A(i_comp_ram_index[0]),
	.B(o_comp_ram_index[0]),
	.C(tf_comp_ram_returned_i),
	.D(ram_dist_state[0]),
	.Y(N_217_i)
);
defparam \tf_comp_ram_index_1_RNO[0] .INIT=16'hAC00;
// @39:330
  CFG4 \tf_comp_ram_index_0_RNO[0]  (
	.A(i_comp_ram_index[0]),
	.B(o_comp_ram_index[0]),
	.C(tf_comp_ram_returned_i),
	.D(ram_dist_state[0]),
	.Y(N_215_i)
);
defparam \tf_comp_ram_index_0_RNO[0] .INIT=16'hCA00;
// @39:330
  CFG4 \o_comp_ram_index_RNO[0]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_index_1[0]),
	.D(tf_comp_ram_index_0[0]),
	.Y(N_213_i)
);
defparam \o_comp_ram_index_RNO[0] .INIT=16'h5140;
// @39:330
  CFG4 \i_comp_ram_index_RNO[0]  (
	.A(ram_dist_state[0]),
	.B(tf_comp_ram_returned_i),
	.C(tf_comp_ram_index_1[0]),
	.D(tf_comp_ram_index_0[0]),
	.Y(N_219_i)
);
defparam \i_comp_ram_index_RNO[0] .INIT=16'h5410;
// @39:513
  CFG4 \A_ADDR_1_temp_3_i_1[7]  (
	.A(A_ADDR_1_temp_3_i_0[7]),
	.B(tf_comp_ram_adr_1_0[7]),
	.C(DPSRAM_1_assoc[0]),
	.D(DPSRAM_1_assoc[1]),
	.Y(A_ADDR_1_temp_3_i_1[7])
);
defparam \A_ADDR_1_temp_3_i_1[7] .INIT=16'hABAA;
// @39:484
  CFG4 \A_ADDR_0_temp_3_i_1[7]  (
	.A(A_ADDR_0_temp_3_i_0[7]),
	.B(tf_comp_ram_adr_1_0[7]),
	.C(DPSRAM_0_assoc[0]),
	.D(DPSRAM_0_assoc[1]),
	.Y(A_ADDR_0_temp_3_i_1[7])
);
defparam \A_ADDR_0_temp_3_i_1[7] .INIT=16'hABAA;
// @39:513
  CFG4 \A_ADDR_1_temp_3_i_1[4]  (
	.A(A_ADDR_1_temp_3_i_0[4]),
	.B(tf_comp_ram_adr_1_0[4]),
	.C(DPSRAM_1_assoc[0]),
	.D(DPSRAM_1_assoc[1]),
	.Y(A_ADDR_1_temp_3_i_1[4])
);
defparam \A_ADDR_1_temp_3_i_1[4] .INIT=16'hABAA;
// @39:484
  CFG4 \A_ADDR_0_temp_3_i_1[4]  (
	.A(A_ADDR_0_temp_3_i_0[4]),
	.B(tf_comp_ram_adr_1_0[4]),
	.C(DPSRAM_0_assoc[0]),
	.D(DPSRAM_0_assoc[1]),
	.Y(A_ADDR_0_temp_3_i_1[4])
);
defparam \A_ADDR_0_temp_3_i_1[4] .INIT=16'hABAA;
// @39:513
  CFG4 \A_ADDR_1_temp_3_i_1[2]  (
	.A(A_ADDR_1_temp_3_i_0[2]),
	.B(tf_comp_ram_adr_1_0[2]),
	.C(DPSRAM_1_assoc[0]),
	.D(DPSRAM_1_assoc[1]),
	.Y(A_ADDR_1_temp_3_i_1[2])
);
defparam \A_ADDR_1_temp_3_i_1[2] .INIT=16'hABAA;
// @39:484
  CFG4 \A_ADDR_0_temp_3_i_1[2]  (
	.A(A_ADDR_0_temp_3_i_0[2]),
	.B(tf_comp_ram_adr_1_0[2]),
	.C(DPSRAM_0_assoc[0]),
	.D(DPSRAM_0_assoc[1]),
	.Y(A_ADDR_0_temp_3_i_1[2])
);
defparam \A_ADDR_0_temp_3_i_1[2] .INIT=16'hABAA;
// @39:382
  CFG4 ram_valid_8s2_1_i (
	.A(N_576),
	.B(N_291),
	.C(N_578_1),
	.D(N_577),
	.Y(N_201)
);
defparam ram_valid_8s2_1_i.INIT=16'hFFBA;
// @39:382
  CFG4 ram_valid_8s2_i (
	.A(N_574),
	.B(N_578_1),
	.C(N_573),
	.D(N_699),
	.Y(N_199)
);
defparam ram_valid_8s2_i.INIT=16'hFAFE;
// @39:518
  CFG4 \A_DIN_1_3_0[12]  (
	.A(i_comp_ram_dat_w_0[12]),
	.B(tf_comp_ram_dat_w_0_0[12]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[12])
);
defparam \A_DIN_1_3_0[12] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[12]  (
	.A(i_comp_ram_dat_w_0[12]),
	.B(tf_comp_ram_dat_w_0_0[12]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[12])
);
defparam \A_DIN_0_3_0[12] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[2]  (
	.A(i_comp_ram_dat_w_0[2]),
	.B(tf_comp_ram_dat_w_0_0[2]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[2])
);
defparam \A_DIN_1_3_0[2] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[16]  (
	.A(i_comp_ram_dat_w_0[16]),
	.B(tf_comp_ram_dat_w_0_0[16]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[16])
);
defparam \A_DIN_0_3_0[16] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[8]  (
	.A(i_comp_ram_dat_w_0[8]),
	.B(tf_comp_ram_dat_w_0_0[8]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[8])
);
defparam \A_DIN_0_3_0[8] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[5]  (
	.A(i_comp_ram_dat_w_0[5]),
	.B(tf_comp_ram_dat_w_0_0[5]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[5])
);
defparam \A_DIN_0_3_0[5] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[3]  (
	.A(i_comp_ram_dat_w_0[3]),
	.B(tf_comp_ram_dat_w_0_0[3]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[3])
);
defparam \A_DIN_0_3_0[3] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[4]  (
	.A(i_comp_ram_dat_w_0[4]),
	.B(tf_comp_ram_dat_w_0_0[4]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[4])
);
defparam \A_DIN_0_3_0[4] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[6]  (
	.A(i_comp_ram_dat_w_0[6]),
	.B(tf_comp_ram_dat_w_0_0[6]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[6])
);
defparam \A_DIN_1_3_0[6] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[1]  (
	.A(i_comp_ram_dat_w_0[1]),
	.B(tf_comp_ram_dat_w_0_0[1]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[1])
);
defparam \A_DIN_1_3_0[1] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[0]  (
	.A(i_comp_ram_dat_w_0[0]),
	.B(tf_comp_ram_dat_w_0_0[0]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[0])
);
defparam \A_DIN_1_3_0[0] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[6]  (
	.A(i_comp_ram_dat_w_0[6]),
	.B(tf_comp_ram_dat_w_0_0[6]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[6])
);
defparam \A_DIN_0_3_0[6] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[1]  (
	.A(i_comp_ram_dat_w_0[1]),
	.B(tf_comp_ram_dat_w_0_0[1]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[1])
);
defparam \A_DIN_0_3_0[1] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[0]  (
	.A(i_comp_ram_dat_w_0[0]),
	.B(tf_comp_ram_dat_w_0_0[0]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[0])
);
defparam \A_DIN_0_3_0[0] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[2]  (
	.A(i_comp_ram_dat_w_0[2]),
	.B(tf_comp_ram_dat_w_0_0[2]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[2])
);
defparam \A_DIN_0_3_0[2] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[14]  (
	.A(i_comp_ram_dat_w_0[14]),
	.B(tf_comp_ram_dat_w_0_0[14]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[14])
);
defparam \A_DIN_0_3_0[14] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[3]  (
	.A(i_comp_ram_dat_w_0[3]),
	.B(tf_comp_ram_dat_w_0_0[3]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[3])
);
defparam \A_DIN_1_3_0[3] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[4]  (
	.A(i_comp_ram_dat_w_0[4]),
	.B(tf_comp_ram_dat_w_0_0[4]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[4])
);
defparam \A_DIN_1_3_0[4] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[5]  (
	.A(i_comp_ram_dat_w_0[5]),
	.B(tf_comp_ram_dat_w_0_0[5]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[5])
);
defparam \A_DIN_1_3_0[5] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[8]  (
	.A(i_comp_ram_dat_w_0[8]),
	.B(tf_comp_ram_dat_w_0_0[8]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[8])
);
defparam \A_DIN_1_3_0[8] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[14]  (
	.A(i_comp_ram_dat_w_0[14]),
	.B(tf_comp_ram_dat_w_0_0[14]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[14])
);
defparam \A_DIN_1_3_0[14] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[16]  (
	.A(i_comp_ram_dat_w_0[16]),
	.B(tf_comp_ram_dat_w_0_0[16]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[16])
);
defparam \A_DIN_1_3_0[16] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[7]  (
	.A(i_comp_ram_dat_w_0[7]),
	.B(tf_comp_ram_dat_w_0_0[7]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[7])
);
defparam \A_DIN_0_3_0[7] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[9]  (
	.A(i_comp_ram_dat_w_0[9]),
	.B(tf_comp_ram_dat_w_0_0[9]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[9])
);
defparam \A_DIN_0_3_0[9] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[10]  (
	.A(i_comp_ram_dat_w_0[10]),
	.B(tf_comp_ram_dat_w_0_0[10]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[10])
);
defparam \A_DIN_0_3_0[10] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[11]  (
	.A(i_comp_ram_dat_w_0[11]),
	.B(tf_comp_ram_dat_w_0_0[11]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[11])
);
defparam \A_DIN_0_3_0[11] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[13]  (
	.A(i_comp_ram_dat_w_0[13]),
	.B(tf_comp_ram_dat_w_0_0[13]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[13])
);
defparam \A_DIN_0_3_0[13] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[15]  (
	.A(i_comp_ram_dat_w_0[15]),
	.B(tf_comp_ram_dat_w_0_0[15]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[15])
);
defparam \A_DIN_0_3_0[15] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[7]  (
	.A(i_comp_ram_dat_w_0[7]),
	.B(tf_comp_ram_dat_w_0_0[7]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[7])
);
defparam \A_DIN_1_3_0[7] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[9]  (
	.A(i_comp_ram_dat_w_0[9]),
	.B(tf_comp_ram_dat_w_0_0[9]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[9])
);
defparam \A_DIN_1_3_0[9] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[10]  (
	.A(i_comp_ram_dat_w_0[10]),
	.B(tf_comp_ram_dat_w_0_0[10]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[10])
);
defparam \A_DIN_1_3_0[10] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[11]  (
	.A(i_comp_ram_dat_w_0[11]),
	.B(tf_comp_ram_dat_w_0_0[11]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[11])
);
defparam \A_DIN_1_3_0[11] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[13]  (
	.A(i_comp_ram_dat_w_0[13]),
	.B(tf_comp_ram_dat_w_0_0[13]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[13])
);
defparam \A_DIN_1_3_0[13] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[15]  (
	.A(i_comp_ram_dat_w_0[15]),
	.B(tf_comp_ram_dat_w_0_0[15]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[15])
);
defparam \A_DIN_1_3_0[15] .INIT=16'h0CCA;
// @39:489
  CFG4 \A_DIN_0_3_0[17]  (
	.A(i_comp_ram_dat_w_0[17]),
	.B(tf_comp_ram_dat_w_0_0[17]),
	.C(DPSRAM_0_assoc[1]),
	.D(DPSRAM_0_assoc[0]),
	.Y(A_DIN_0[17])
);
defparam \A_DIN_0_3_0[17] .INIT=16'h0CCA;
// @39:518
  CFG4 \A_DIN_1_3_0[17]  (
	.A(i_comp_ram_dat_w_0[17]),
	.B(tf_comp_ram_dat_w_0_0[17]),
	.C(DPSRAM_1_assoc[1]),
	.D(DPSRAM_1_assoc[0]),
	.Y(A_DIN_1[17])
);
defparam \A_DIN_1_3_0[17] .INIT=16'h0CCA;
// @39:330
  CFG4 un1_i_comp_ram_ready_0_sqmuxa (
	.A(ram_dist_state[0]),
	.B(rotate_done_Z),
	.C(N_515_i),
	.D(i_comp_ram_ready_0_sqmuxa_Z),
	.Y(un1_i_comp_ram_ready_0_sqmuxa_Z)
);
defparam un1_i_comp_ram_ready_0_sqmuxa.INIT=16'h3500;
// @39:509
  CFG4 A_WEN_1_3_0 (
	.A(i_comp_ram_w_en[0]),
	.B(DPSRAM_1_assoc[0]),
	.C(DPSRAM_1_assoc[1]),
	.D(B_WEN_1),
	.Y(A_WEN_1)
);
defparam A_WEN_1_3_0.INIT=16'hFF02;
// @39:480
  CFG4 A_WEN_0_3_0 (
	.A(i_comp_ram_w_en[0]),
	.B(DPSRAM_0_assoc[0]),
	.C(DPSRAM_0_assoc[1]),
	.D(B_WEN_0),
	.Y(A_WEN_0)
);
defparam A_WEN_0_3_0.INIT=16'hFF02;
// @39:382
  CFG4 ram_valid_8_ss0_0_i_0_a2 (
	.A(tf_comp_ram_returned_i),
	.B(ram_dist_state[0]),
	.C(un1_ram_valid[1]),
	.D(un7_ram_valid[1]),
	.Y(N_627)
);
defparam ram_valid_8_ss0_0_i_0_a2.INIT=16'h0210;
// @39:382
  CFG3 ram_valid_8_ss0_1_i_0_a2 (
	.A(ram_dist_state[0]),
	.B(N_291),
	.C(N_296),
	.Y(N_629)
);
defparam ram_valid_8_ss0_1_i_0_a2.INIT=8'h15;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[14]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_671),
	.C(N_665),
	.D(N_486),
	.Y(HRDATA_sig_11[14])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[14] .INIT=16'h00D8;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[13]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_670),
	.C(N_664),
	.D(N_486),
	.Y(HRDATA_sig_11[13])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[13] .INIT=16'h00D8;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[12]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_669),
	.C(N_663),
	.D(N_486),
	.Y(HRDATA_sig_11[12])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[12] .INIT=16'h00D8;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[10]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_667),
	.C(N_661),
	.D(N_486),
	.Y(HRDATA_sig_11[10])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[10] .INIT=16'h00D8;
// @39:349
  CFG3 \p_ram_hot_potato.un6_ram_dist_state_i_a2  (
	.A(N_103),
	.B(core_regs_0[2]),
	.C(ram_dist_state[0]),
	.Y(N_147)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_i_a2 .INIT=8'h02;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[6]  (
	.A(N_306),
	.B(N_486),
	.C(N_20),
	.D(N_673),
	.Y(HRDATA_sig_11[6])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[6] .INIT=16'h2E22;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11[0]  (
	.A(N_300),
	.B(N_318),
	.C(N_486),
	.Y(HRDATA_sig_11[0])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[0] .INIT=8'hCA;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11[8]  (
	.A(HRDATA_sig_11_6_0[8]),
	.B(N_20),
	.C(N_308),
	.D(N_486),
	.Y(HRDATA_sig_11[8])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[8] .INIT=16'h22F0;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11[3]  (
	.A(N_303),
	.B(N_321),
	.C(N_486),
	.Y(HRDATA_sig_11[3])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[3] .INIT=8'hCA;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11[1]  (
	.A(N_301),
	.B(N_319),
	.C(N_486),
	.Y(HRDATA_sig_11[1])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[1] .INIT=8'hCA;
// @39:498
  CFG4 \B_ADDR_0_temp_0_iv[0]  (
	.A(DPSRAM_0_assoc[1]),
	.B(DPSRAM_0_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_0_temp[0])
);
defparam \B_ADDR_0_temp_0_iv[0] .INIT=16'h6240;
// @39:527
  CFG4 \B_ADDR_1_temp_0_iv[0]  (
	.A(DPSRAM_1_assoc[1]),
	.B(DPSRAM_1_assoc[0]),
	.C(tf_comp_ram_adr_0_1[0]),
	.D(tf_comp_ram_adr_1_1[0]),
	.Y(B_ADDR_1_temp[0])
);
defparam \B_ADDR_1_temp_0_iv[0] .INIT=16'h6240;
// @42:335
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0_RNIRTFDH[4]  (
	.A(HRDATA_sig_11_sn_N_7),
	.B(un8_hwrite_sig_use),
	.C(N_549),
	.D(N_516),
	.Y(N_489_i)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_i_m2_0_RNIRTFDH[4] .INIT=16'hC840;
// @39:349
  CFG4 \p_ram_hot_potato.un6_ram_dist_state_i_a2_RNI06OT  (
	.A(ram_dist_state[0]),
	.B(i_comp_ram_done),
	.C(tf_comp_ram_done),
	.D(N_147),
	.Y(N_515_i)
);
defparam \p_ram_hot_potato.un6_ram_dist_state_i_a2_RNI06OT .INIT=16'h00E4;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_6[2]  (
	.A(un8_hwrite_sig_use),
	.B(FFT_out_data_ready),
	.C(N_677),
	.D(HADDR_S_sig_3[2]),
	.Y(N_320)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_6[2] .INIT=16'hA088;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11[2]  (
	.A(N_302),
	.B(N_320),
	.C(N_486),
	.Y(HRDATA_sig_11[2])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[2] .INIT=8'hCA;
// @39:592
  FFT_Sample_Loader FFT_Sample_Loader_0 (
	.M0GATEDHADDR(M0GATEDHADDR[3:2]),
	.HRDATA_sig_11_6(HRDATA_sig_11[15]),
	.HRDATA_sig_11_2(HRDATA_sig_11[11]),
	.HRDATA_sig_11_0(HRDATA_sig_11[9]),
	.ahb_state(ahb_state[1:0]),
	.HADDR_S_sig(HADDR_S_sig[2:0]),
	.regHADDR_0(regHADDR_0),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.core_regs_0(core_regs_0[1:0]),
	.HADDR_S_sig_3(HADDR_S_sig_3[2:0]),
	.masterAddrInProg(masterAddrInProg[3:1]),
	.i_comp_ram_adr_0(i_comp_ram_adr_0[9:0]),
	.i_comp_ram_adr_start(i_comp_ram_adr_start[9:0]),
	.i_comp_ram_w_en_0(i_comp_ram_w_en[0]),
	.core_regs_2(core_regs_2[8:0]),
	.i_comp_ram_dat_w_0(i_comp_ram_dat_w_0[17:0]),
	.core_regs_3(core_regs_3[8:0]),
	.d_N_3_mux(d_N_3_mux),
	.CoreAHBLite_C0_0_AHBmslave0_HWRITE(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.N_218_i_1z(N_218_i),
	.N_220_i_1z(N_220_i),
	.N_282(N_282),
	.N_660(N_660),
	.N_662(N_662),
	.N_668(N_668),
	.N_666(N_666),
	.N_672(N_672),
	.un48_hsel_sig(un48_hsel_sig),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i_1z(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.un55_hsel_sig(un55_hsel_sig),
	.un41_hsel_sig(un41_hsel_sig),
	.un34_hsel_sig(un34_hsel_sig),
	.masterRegAddrSel(masterRegAddrSel),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.abs_val_read(abs_val_read),
	.smpl_read(smpl_read),
	.smpl_data_stable(smpl_data_stable),
	.smpl_data_stable_6(smpl_data_stable_6),
	.un17_smpl_data_stable(un17_smpl_data_stable),
	.abs_val_stable_6(abs_val_stable_6),
	.un10_smpl_data_stable(un10_smpl_data_stable),
	.abs_val_stable(abs_val_stable),
	.N_20(N_20),
	.i_comp_ram_ready(i_comp_ram_ready_Z),
	.i_comp_ram_stable(i_comp_ram_stable_1z),
	.N_486(N_486),
	.HRDATA_sig_11_sn_N_7(HRDATA_sig_11_sn_N_7),
	.hsel3_0(hsel3_0),
	.M0GATEDHWRITE(M0GATEDHWRITE),
	.N_488_i_1(N_488_i_1),
	.HSEL_1_0_0_a0(HSEL_1_0_0_a0),
	.HSEL_sig(HSEL_sig),
	.HWRITE_sig(HWRITE_sig),
	.un8_hwrite_sig_use(un8_hwrite_sig_use),
	.N_99_i(N_99_i),
	.un21_ahb_state(un21_ahb_state),
	.FFT_in_w_ready(FFT_in_w_ready),
	.FFT_in_full(FFT_in_full),
	.i_comp_ram_done(i_comp_ram_done),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @39:624
  FFT_Sample_Outputer FFT_Sample_Outputer_0 (
	.A_DOUT_1(A_DOUT_1[17:0]),
	.A_DOUT_0(A_DOUT_0[17:0]),
	.o_comp_ram_ready_0(o_comp_ram_ready[1]),
	.o_comp_ram_index_0(o_comp_ram_index[1]),
	.FFT_out_data_ready(FFT_out_data_ready),
	.i_comp_ram_stable(i_comp_ram_stable_1z),
	.N_103(N_103),
	.N_227_i(N_227_i),
	.N_229_i(N_229_i),
	.N_231_i(N_231_i),
	.N_233_i(N_233_i),
	.N_698_i(N_698_i),
	.N_235_i(N_235_i),
	.N_491_i(N_491_i),
	.N_490_i(N_490_i),
	.N_27_i(N_27_i),
	.N_25_i(N_25_i),
	.N_277_i(N_277_i),
	.N_23_i(N_23_i),
	.N_225_i(N_225_i),
	.N_21_i(N_21_i),
	.N_478_i(N_478_i),
	.N_477_i(N_477_i),
	.N_476_i(N_476_i),
	.N_492_i(N_492_i),
	.FFT_out_valid(FFT_out_valid)
);
// @39:655
  FFT_Transformer FFT_Transformer_0 (
	.tf_comp_ram_dat_w_0_1(tf_comp_ram_dat_w_0_1[17:0]),
	.tf_comp_ram_dat_w_0_0(tf_comp_ram_dat_w_0_0[17:0]),
	.ram_dat_r_1_i_1({ram_dat_r_1_i_1[26:24], N_1606, ram_dat_r_1_i_1[22]}),
	.ram_dat_r_0_i_1_3(ram_dat_r_0_i_1[25]),
	.ram_dat_r_0_i_1_2(ram_dat_r_0_i_1[24]),
	.ram_dat_r_0_i_1_0(ram_dat_r_0_i_1[22]),
	.tf_comp_ram_adr_1_0(tf_comp_ram_adr_1_0[9:0]),
	.tf_comp_ram_adr_0_0(tf_comp_ram_adr_0_0[9:0]),
	.tf_comp_ram_adr_1_1(tf_comp_ram_adr_1_1[9:0]),
	.tf_comp_ram_adr_0_1(tf_comp_ram_adr_0_1[9:0]),
	.ram_adr_start(ram_adr_start[9:0]),
	.N_87(N_87),
	.N_57(N_57),
	.N_79(N_79),
	.N_49(N_49),
	.N_510(N_510),
	.N_47(N_47),
	.N_259(N_259),
	.N_45(N_45),
	.N_77(N_77),
	.N_43(N_43),
	.N_75(N_75),
	.N_41(N_41),
	.N_73(N_73),
	.N_506(N_506),
	.N_495(N_495),
	.N_505(N_505),
	.N_494(N_494),
	.N_482(N_482),
	.N_67(N_67),
	.N_481(N_481),
	.N_65(N_65),
	.N_480(N_480),
	.N_63(N_63),
	.N_479(N_479),
	.N_61(N_61),
	.N_504(N_504),
	.N_493(N_493),
	.N_694(N_694),
	.N_245(N_245),
	.N_695(N_695),
	.N_690(N_690),
	.N_691(N_691),
	.N_265(N_265),
	.N_267(N_267),
	.N_251(N_251),
	.N_503(N_503),
	.N_207(N_207),
	.N_514(N_514),
	.N_502(N_502),
	.N_513(N_513),
	.N_501(N_501),
	.N_485(N_485),
	.N_89(N_89),
	.N_512(N_512),
	.N_500_0(N_500),
	.N_85(N_85),
	.N_55(N_55),
	.N_211(N_211),
	.N_209(N_209),
	.N_269(N_269),
	.N_253(N_253),
	.N_83(N_83),
	.N_53(N_53),
	.N_81(N_81),
	.N_51(N_51),
	.N_692(N_692),
	.N_271(N_271),
	.N_511(N_511),
	.N_499(N_499),
	.N_696(N_696),
	.N_693(N_693),
	.N_483(N_483),
	.N_71(N_71),
	.N_496(N_496),
	.N_69(N_69),
	.tf_comp_ram_done(tf_comp_ram_done),
	.tf_comp_ram_assigned(tf_comp_ram_assigned_Z),
	.bf0_calc_done(bf0_calc_done),
	.tf_comp_ram_ready(tf_comp_ram_ready),
	.ram_valid_sig_1z(ram_valid_sig),
	.tf_comp_ram_returned_i(tf_comp_ram_returned_i),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c),
	.tf_comp_ram_stable(tf_comp_ram_stable_Z)
);
// @39:678
  DPSRAM_C0 DPSRAM_0 (
	.DPSRAM_0_assoc(DPSRAM_0_assoc[1:0]),
	.tf_comp_ram_adr_0_0_5(tf_comp_ram_adr_0_0[7]),
	.tf_comp_ram_adr_0_0_2(tf_comp_ram_adr_0_0[4]),
	.tf_comp_ram_adr_0_0_0(tf_comp_ram_adr_0_0[2]),
	.A_ADDR_0_temp_3_i_1_5(A_ADDR_0_temp_3_i_1[7]),
	.A_ADDR_0_temp_3_i_1_2(A_ADDR_0_temp_3_i_1[4]),
	.A_ADDR_0_temp_3_i_1_0(A_ADDR_0_temp_3_i_1[2]),
	.A_DOUT_0(A_DOUT_0[17:0]),
	.B_DOUT_0(B_DOUT_0[17:0]),
	.A_DIN_0(A_DIN_0[17:0]),
	.A_ADDR_0_temp_0(A_ADDR_0_temp[1]),
	.A_ADDR_0_temp_4(A_ADDR_0_temp[5]),
	.A_ADDR_0_temp_5(A_ADDR_0_temp[6]),
	.A_ADDR_0_temp_7(A_ADDR_0_temp[8]),
	.A_ADDR_0_temp_8(A_ADDR_0_temp[9]),
	.B_DIN_0(B_DIN_0[17:0]),
	.B_ADDR_0_temp(B_ADDR_0_temp[9:0]),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.N_596_i_0(N_596_i_0),
	.N_594_i(N_594_i),
	.A_WEN_0(A_WEN_0),
	.B_WEN_0(B_WEN_0)
);
// @39:691
  DPSRAM_C0_0 DPSRAM_1 (
	.DPSRAM_1_assoc(DPSRAM_1_assoc[1:0]),
	.tf_comp_ram_adr_0_0_5(tf_comp_ram_adr_0_0[7]),
	.tf_comp_ram_adr_0_0_2(tf_comp_ram_adr_0_0[4]),
	.tf_comp_ram_adr_0_0_0(tf_comp_ram_adr_0_0[2]),
	.A_ADDR_1_temp_3_i_1_5(A_ADDR_1_temp_3_i_1[7]),
	.A_ADDR_1_temp_3_i_1_2(A_ADDR_1_temp_3_i_1[4]),
	.A_ADDR_1_temp_3_i_1_0(A_ADDR_1_temp_3_i_1[2]),
	.A_DOUT_1(A_DOUT_1[17:0]),
	.B_DOUT_1(B_DOUT_1[17:0]),
	.A_DIN_1(A_DIN_1[17:0]),
	.A_ADDR_1_temp_0(A_ADDR_1_temp[0]),
	.A_ADDR_1_temp_1(A_ADDR_1_temp[1]),
	.A_ADDR_1_temp_3(A_ADDR_1_temp[3]),
	.A_ADDR_1_temp_6(A_ADDR_1_temp[6]),
	.A_ADDR_1_temp_8(A_ADDR_1_temp[8]),
	.A_ADDR_1_temp_9(A_ADDR_1_temp[9]),
	.B_DIN_1(B_DIN_1[17:0]),
	.B_ADDR_1_temp(B_ADDR_1_temp[9:0]),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.N_590_i(N_590_i),
	.A_WEN_1(A_WEN_1),
	.B_WEN_1(B_WEN_1)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT */

module HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB (
  val_min,
  val_max,
  mult_result,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
input [8:0] val_min ;
input [8:0] val_max ;
output [15:0] mult_result ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [43:0] CDOUT;
wire [8:0] U0_P_1;
wire [34:16] mult_result_Z;
wire [33:18] P;
wire U0_OVFL_CARRYOUT_1 ;
wire GND ;
wire VCC ;
// @20:107
  MACC U0 (
	.CDOUT(CDOUT[43:0]),
	.OVFL_CARRYOUT(U0_OVFL_CARRYOUT_1),
	.P({mult_result_Z[34], P[33:18], mult_result_Z[17:16], mult_result[15:0], U0_P_1[8:0]}),
	.CDIN({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.A({val_min[8:0], val_max[8:0]}),
	.B({GND, VCC, VCC, VCC, VCC, GND, VCC, GND, VCC, GND, GND, VCC, VCC, GND, GND, VCC, GND, VCC}),
	.C({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.P_BYPASS({GND, GND}),
	.A_BYPASS({VCC, VCC}),
	.B_BYPASS({VCC, VCC}),
	.C_BYPASS({VCC, VCC}),
	.P_EN({VCC, VCC}),
	.A_EN({VCC, VCC}),
	.B_EN({VCC, VCC}),
	.C_EN({VCC, VCC}),
	.P_ARST_N({ETH_NRESET_c, ETH_NRESET_c}),
	.A_ARST_N({VCC, VCC}),
	.B_ARST_N({VCC, VCC}),
	.C_ARST_N({VCC, VCC}),
	.P_SRST_N({VCC, VCC}),
	.A_SRST_N({VCC, VCC}),
	.B_SRST_N({VCC, VCC}),
	.C_SRST_N({VCC, VCC}),
	.CLK({FFT_Accel_system_sb_0_FIC_0_CLK, FFT_Accel_system_sb_0_FIC_0_CLK}),
	.FDBKSEL(GND),
	.CDSEL(GND),
	.ARSHFT17(GND),
	.SUB(GND),
	.FDBKSEL_BYPASS(VCC),
	.CDSEL_BYPASS(VCC),
	.ARSHFT17_BYPASS(VCC),
	.SUB_BYPASS(VCC),
	.FDBKSEL_EN(VCC),
	.CDSEL_EN(VCC),
	.ARSHFT17_EN(VCC),
	.SUB_EN(VCC),
	.FDBKSEL_AL_N(VCC),
	.CDSEL_AL_N(VCC),
	.ARSHFT17_AL_N(VCC),
	.SUB_AL_N(VCC),
	.FDBKSEL_AD(GND),
	.CDSEL_AD(GND),
	.ARSHFT17_AD(GND),
	.SUB_AD(GND),
	.FDBKSEL_SL_N(VCC),
	.CDSEL_SL_N(VCC),
	.ARSHFT17_SL_N(VCC),
	.SUB_SL_N(VCC),
	.FDBKSEL_SD_N(VCC),
	.CDSEL_SD_N(VCC),
	.ARSHFT17_SD_N(VCC),
	.SUB_SD_N(VCC),
	.SIMD(GND),
	.DOTP(VCC),
	.CARRYIN(GND),
	.OVFL_CARRYOUT_SEL(GND)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB */

module HARD_MULT_ADDSUB_C1 (
  mult_result,
  val_max,
  val_min,
  ETH_NRESET_c,
  FFT_Accel_system_sb_0_FIC_0_CLK
)
;
output [15:0] mult_result ;
input [8:0] val_max ;
input [8:0] val_min ;
input ETH_NRESET_c ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire GND ;
wire VCC ;
// @40:91
  HARD_MULT_ADDSUB_C1_HARD_MULT_ADDSUB_C1_0_HARD_MULT_ADDSUB HARD_MULT_ADDSUB_C1_0 (
	.val_min(val_min[8:0]),
	.val_max(val_max[8:0]),
	.mult_result(mult_result[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* HARD_MULT_ADDSUB_C1 */

module Alpha_Max_plus_Beta_Min (
  AMpBM_0_result_sig,
  N_233_i,
  N_231_i,
  N_229_i,
  N_227_i,
  N_492_i,
  N_476_i,
  N_477_i,
  N_478_i,
  N_21_i,
  N_225_i,
  N_23_i,
  N_277_i,
  N_25_i,
  N_27_i,
  N_490_i,
  N_491_i,
  N_235_i,
  N_698_i,
  AMpBM_0_out_valid_sig,
  FFT_out_valid,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c
)
;
output [7:0] AMpBM_0_result_sig ;
input N_233_i ;
input N_231_i ;
input N_229_i ;
input N_227_i ;
input N_492_i ;
input N_476_i ;
input N_477_i ;
input N_478_i ;
input N_21_i ;
input N_225_i ;
input N_23_i ;
input N_277_i ;
input N_25_i ;
input N_27_i ;
input N_490_i ;
input N_491_i ;
input N_235_i ;
input N_698_i ;
output AMpBM_0_out_valid_sig ;
input FFT_out_valid ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
wire N_233_i ;
wire N_231_i ;
wire N_229_i ;
wire N_227_i ;
wire N_492_i ;
wire N_476_i ;
wire N_477_i ;
wire N_478_i ;
wire N_21_i ;
wire N_225_i ;
wire N_23_i ;
wire N_277_i ;
wire N_25_i ;
wire N_27_i ;
wire N_490_i ;
wire N_491_i ;
wire N_235_i ;
wire N_698_i ;
wire AMpBM_0_out_valid_sig ;
wire FFT_out_valid ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire [8:0] val_max;
wire [8:0] val_max_1_1_Z;
wire [8:0] val_min;
wire [8:0] val_min_1_1_Z;
wire [3:0] valid_pipe;
wire [8:0] val_A_sig;
wire [8:0] val_B_sig;
wire [8:1] val_B_pos_1;
wire [8:1] val_A_pos_1;
wire [15:0] mult_result;
wire VCC ;
wire GND ;
wire val_min_1_5 ;
wire val_min_1_6 ;
wire val_min_1_7 ;
wire val_min_1_8 ;
wire un2_mult_result_rnd_slice_bias_cry_8_S ;
wire un2_mult_result_rnd_slice_bias_cry_9_S ;
wire un2_mult_result_rnd_slice_bias_cry_10_S ;
wire un2_mult_result_rnd_slice_bias_cry_11_S ;
wire un2_mult_result_rnd_slice_bias_cry_12_S ;
wire un2_mult_result_rnd_slice_bias_cry_13_S ;
wire un2_mult_result_rnd_slice_bias_cry_14_S ;
wire un2_mult_result_rnd_slice_bias_s_15_S ;
wire val_max_1_0 ;
wire val_max_1_1 ;
wire val_max_1_2 ;
wire val_max_1_3 ;
wire val_max_1_4 ;
wire val_max_1_5 ;
wire val_max_1_6 ;
wire val_max_1_7 ;
wire val_max_1_8 ;
wire val_min_1_0 ;
wire val_min_1_1 ;
wire val_min_1_2 ;
wire val_min_1_3 ;
wire val_min_1_4 ;
wire un2_mult_result_rnd_slice_bias_cry_0_Z ;
wire un2_mult_result_rnd_slice_bias_cry_0_S ;
wire un2_mult_result_rnd_slice_bias_cry_0_Y ;
wire un2_mult_result_rnd_slice_bias_cry_1_Z ;
wire un2_mult_result_rnd_slice_bias_cry_1_S ;
wire un2_mult_result_rnd_slice_bias_cry_1_Y ;
wire un2_mult_result_rnd_slice_bias_cry_2_Z ;
wire un2_mult_result_rnd_slice_bias_cry_2_S ;
wire un2_mult_result_rnd_slice_bias_cry_2_Y ;
wire un2_mult_result_rnd_slice_bias_cry_3_Z ;
wire un2_mult_result_rnd_slice_bias_cry_3_S ;
wire un2_mult_result_rnd_slice_bias_cry_3_Y ;
wire un2_mult_result_rnd_slice_bias_cry_4_Z ;
wire un2_mult_result_rnd_slice_bias_cry_4_S ;
wire un2_mult_result_rnd_slice_bias_cry_4_Y ;
wire un2_mult_result_rnd_slice_bias_cry_5_Z ;
wire un2_mult_result_rnd_slice_bias_cry_5_S ;
wire un2_mult_result_rnd_slice_bias_cry_5_Y ;
wire un2_mult_result_rnd_slice_bias_cry_6_Z ;
wire un2_mult_result_rnd_slice_bias_cry_6_S ;
wire un2_mult_result_rnd_slice_bias_cry_6_Y ;
wire un2_mult_result_rnd_slice_bias_cry_7_Z ;
wire un2_mult_result_rnd_slice_bias_cry_7_S ;
wire un2_mult_result_rnd_slice_bias_cry_7_Y ;
wire un2_mult_result_rnd_slice_bias_cry_8_Z ;
wire un2_mult_result_rnd_slice_bias_cry_8_Y ;
wire un2_mult_result_rnd_slice_bias_cry_9_Z ;
wire un2_mult_result_rnd_slice_bias_cry_9_Y ;
wire un2_mult_result_rnd_slice_bias_cry_10_Z ;
wire un2_mult_result_rnd_slice_bias_cry_10_Y ;
wire un2_mult_result_rnd_slice_bias_cry_11_Z ;
wire un2_mult_result_rnd_slice_bias_cry_11_Y ;
wire un2_mult_result_rnd_slice_bias_cry_12_Z ;
wire un2_mult_result_rnd_slice_bias_cry_12_Y ;
wire un2_mult_result_rnd_slice_bias_cry_13_Z ;
wire un2_mult_result_rnd_slice_bias_cry_13_Y ;
wire un2_mult_result_rnd_slice_bias_s_15_FCO ;
wire un2_mult_result_rnd_slice_bias_s_15_Y ;
wire un2_mult_result_rnd_slice_bias_cry_14_Z ;
wire un2_mult_result_rnd_slice_bias_cry_14_Y ;
wire un7_val_b_pos_cry_0_Z ;
wire un7_val_b_pos_cry_0_S ;
wire un7_val_b_pos_cry_0_Y ;
wire un7_val_b_pos_cry_1_Z ;
wire un7_val_b_pos_cry_1_S ;
wire un7_val_b_pos_cry_1_Y ;
wire un7_val_b_pos_cry_2_Z ;
wire un7_val_b_pos_cry_2_S ;
wire un7_val_b_pos_cry_2_Y ;
wire un7_val_b_pos_cry_3_Z ;
wire un7_val_b_pos_cry_3_S ;
wire un7_val_b_pos_cry_3_Y ;
wire un7_val_b_pos_cry_4_Z ;
wire un7_val_b_pos_cry_4_S ;
wire un7_val_b_pos_cry_4_Y ;
wire un7_val_b_pos_cry_5_Z ;
wire un7_val_b_pos_cry_5_S ;
wire un7_val_b_pos_cry_5_Y ;
wire un7_val_b_pos_cry_6_Z ;
wire un7_val_b_pos_cry_6_S ;
wire un7_val_b_pos_cry_6_Y ;
wire un7_val_b_pos_s_8_FCO ;
wire un7_val_b_pos_s_8_S ;
wire un7_val_b_pos_s_8_Y ;
wire un7_val_b_pos_cry_7_Z ;
wire un7_val_b_pos_cry_7_S ;
wire un7_val_b_pos_cry_7_Y ;
wire un9_val_a_pos_cry_0_Z ;
wire un9_val_a_pos_cry_0_S ;
wire un9_val_a_pos_cry_0_Y ;
wire un9_val_a_pos_cry_1_Z ;
wire un9_val_a_pos_cry_1_S ;
wire un9_val_a_pos_cry_1_Y ;
wire un9_val_a_pos_cry_2_Z ;
wire un9_val_a_pos_cry_2_S ;
wire un9_val_a_pos_cry_2_Y ;
wire un9_val_a_pos_cry_3_Z ;
wire un9_val_a_pos_cry_3_S ;
wire un9_val_a_pos_cry_3_Y ;
wire un9_val_a_pos_cry_4_Z ;
wire un9_val_a_pos_cry_4_S ;
wire un9_val_a_pos_cry_4_Y ;
wire un9_val_a_pos_cry_5_Z ;
wire un9_val_a_pos_cry_5_S ;
wire un9_val_a_pos_cry_5_Y ;
wire un9_val_a_pos_cry_6_Z ;
wire un9_val_a_pos_cry_6_S ;
wire un9_val_a_pos_cry_6_Y ;
wire un9_val_a_pos_s_8_FCO ;
wire un9_val_a_pos_s_8_S ;
wire un9_val_a_pos_s_8_Y ;
wire un9_val_a_pos_cry_7_Z ;
wire un9_val_a_pos_cry_7_S ;
wire un9_val_a_pos_cry_7_Y ;
wire val_min_1_cry_0_Z ;
wire val_min_1_cry_0_S ;
wire val_min_1_cry_0_Y ;
wire val_min_1_cry_1_Z ;
wire val_min_1_cry_1_S ;
wire val_min_1_cry_1_Y ;
wire val_min_1_cry_2_Z ;
wire val_min_1_cry_2_S ;
wire val_min_1_cry_2_Y ;
wire val_min_1_cry_3_Z ;
wire val_min_1_cry_3_S ;
wire val_min_1_cry_3_Y ;
wire val_min_1_cry_4_Z ;
wire val_min_1_cry_4_S ;
wire val_min_1_cry_4_Y ;
wire val_min_1_cry_5_Z ;
wire val_min_1_cry_5_S ;
wire val_min_1_cry_5_Y ;
wire val_min_1_cry_6_Z ;
wire val_min_1_cry_6_S ;
wire val_min_1_cry_6_Y ;
wire val_min_1_cry_7_Z ;
wire val_min_1_cry_7_S ;
wire val_min_1_cry_7_Y ;
wire val_min_1 ;
wire val_min_1_cry_8_S ;
wire val_min_1_cry_8_Y ;
wire val_max_1_cry_0_Z ;
wire val_max_1_cry_0_S ;
wire val_max_1_cry_0_Y ;
wire val_max_1_cry_1_Z ;
wire val_max_1_cry_1_S ;
wire val_max_1_cry_1_Y ;
wire val_max_1_cry_2_Z ;
wire val_max_1_cry_2_S ;
wire val_max_1_cry_2_Y ;
wire val_max_1_cry_3_Z ;
wire val_max_1_cry_3_S ;
wire val_max_1_cry_3_Y ;
wire val_max_1_cry_4_Z ;
wire val_max_1_cry_4_S ;
wire val_max_1_cry_4_Y ;
wire val_max_1_cry_5_Z ;
wire val_max_1_cry_5_S ;
wire val_max_1_cry_5_Y ;
wire val_max_1_cry_6_Z ;
wire val_max_1_cry_6_S ;
wire val_max_1_cry_6_Y ;
wire val_max_1_cry_7_Z ;
wire val_max_1_cry_7_S ;
wire val_max_1_cry_7_Y ;
wire val_max_1 ;
wire val_max_1_cry_8_S ;
wire val_max_1_cry_8_Y ;
wire un2_val_b_pos ;
wire un4_val_a_pos ;
wire un2_val_b_poslto7_5 ;
wire un2_val_b_poslto7_4 ;
wire un4_val_a_poslto7_5 ;
wire un4_val_a_poslto7_4 ;
wire N_214 ;
wire N_64 ;
// @41:144
  SLE \val_max[7]  (
	.Q(val_max[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[8]  (
	.Q(val_max[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[0]  (
	.Q(val_min[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[1]  (
	.Q(val_min[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[2]  (
	.Q(val_min[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[3]  (
	.Q(val_min[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[4]  (
	.Q(val_min[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[5]  (
	.Q(val_min[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[6]  (
	.Q(val_min[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[7]  (
	.Q(val_min[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_min[8]  (
	.Q(val_min[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_min_1_1_Z[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[0]  (
	.Q(val_max[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[1]  (
	.Q(val_max[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[2]  (
	.Q(val_max[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[3]  (
	.Q(val_max[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[4]  (
	.Q(val_max[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[5]  (
	.Q(val_max[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_max[6]  (
	.Q(val_max[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_max_1_1_Z[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \valid_pipe[0]  (
	.Q(valid_pipe[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_valid),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \valid_pipe[1]  (
	.Q(valid_pipe[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \valid_pipe[2]  (
	.Q(valid_pipe[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \valid_pipe[3]  (
	.Q(valid_pipe[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \valid_pipe[4]  (
	.Q(AMpBM_0_out_valid_sig),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(valid_pipe[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[3]  (
	.Q(val_A_sig[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_698_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[4]  (
	.Q(val_A_sig[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_235_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[5]  (
	.Q(val_A_sig[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_491_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[6]  (
	.Q(val_A_sig[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_490_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[7]  (
	.Q(val_A_sig[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_27_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[8]  (
	.Q(val_A_sig[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_25_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[0]  (
	.Q(val_B_sig[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_277_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[1]  (
	.Q(val_B_sig[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_23_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[2]  (
	.Q(val_B_sig[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_225_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[3]  (
	.Q(val_B_sig[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_21_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[4]  (
	.Q(val_B_sig[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_478_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[5]  (
	.Q(val_B_sig[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_477_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[6]  (
	.Q(val_B_sig[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_476_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[7]  (
	.Q(val_B_sig[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_492_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_sig[8]  (
	.Q(val_B_sig[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_227_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[5]  (
	.Q(val_min_1_5),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[6]  (
	.Q(val_min_1_6),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[7]  (
	.Q(val_min_1_7),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[8]  (
	.Q(val_min_1_8),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[0]  (
	.Q(AMpBM_0_result_sig[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_8_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[1]  (
	.Q(AMpBM_0_result_sig[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_9_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[2]  (
	.Q(AMpBM_0_result_sig[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_10_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[3]  (
	.Q(AMpBM_0_result_sig[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_11_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[4]  (
	.Q(AMpBM_0_result_sig[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_12_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[5]  (
	.Q(AMpBM_0_result_sig[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_13_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[6]  (
	.Q(AMpBM_0_result_sig[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_cry_14_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \result[7]  (
	.Q(AMpBM_0_result_sig[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un2_mult_result_rnd_slice_bias_s_15_S),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[0]  (
	.Q(val_A_sig[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_229_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[1]  (
	.Q(val_A_sig[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_231_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_sig[2]  (
	.Q(val_A_sig[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_233_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[0]  (
	.Q(val_max_1_0),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_sig[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[1]  (
	.Q(val_max_1_1),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[2]  (
	.Q(val_max_1_2),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[3]  (
	.Q(val_max_1_3),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[4]  (
	.Q(val_max_1_4),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[5]  (
	.Q(val_max_1_5),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[6]  (
	.Q(val_max_1_6),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[7]  (
	.Q(val_max_1_7),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[7]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_A_pos[8]  (
	.Q(val_max_1_8),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_A_pos_1[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[0]  (
	.Q(val_min_1_0),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_sig[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[1]  (
	.Q(val_min_1_1),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[2]  (
	.Q(val_min_1_2),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[3]  (
	.Q(val_min_1_3),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:144
  SLE \val_B_pos[4]  (
	.Q(val_min_1_4),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(val_B_pos_1[4]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_0 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_0_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_0_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_0_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[0]),
	.FCI(GND)
);
defparam un2_mult_result_rnd_slice_bias_cry_0.INIT=20'h5AA55;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_1 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_1_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_1_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_1_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[1]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_0_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_1.INIT=20'h5AA55;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_2 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_2_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_2_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_2_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[2]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_1_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_2.INIT=20'h5AA55;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_3 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_3_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_3_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_3_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[3]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_2_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_3.INIT=20'h5AA55;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_4 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_4_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_4_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_4_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[4]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_3_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_4.INIT=20'h5AA55;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_5 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_5_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_5_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_5_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[5]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_4_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_5.INIT=20'h5AA55;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_6 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_6_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_6_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_6_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[6]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_5_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_6.INIT=20'h5AA55;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_7 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_7_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_7_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_7_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(mult_result[7]),
	.FCI(un2_mult_result_rnd_slice_bias_cry_6_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_7.INIT=20'h555AA;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_8 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_8_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_8_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_8_Y),
	.B(mult_result[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_7_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_8.INIT=20'h4AA00;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_9 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_9_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_9_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_9_Y),
	.B(mult_result[9]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_8_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_9.INIT=20'h4AA00;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_10 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_10_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_10_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_10_Y),
	.B(mult_result[10]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_9_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_10.INIT=20'h4AA00;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_11 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_11_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_11_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_11_Y),
	.B(mult_result[11]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_10_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_11.INIT=20'h4AA00;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_12 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_12_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_12_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_12_Y),
	.B(mult_result[12]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_11_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_12.INIT=20'h4AA00;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_13 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_13_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_13_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_13_Y),
	.B(mult_result[13]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_12_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_13.INIT=20'h4AA00;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_s_15 (
	.FCO(un2_mult_result_rnd_slice_bias_s_15_FCO),
	.S(un2_mult_result_rnd_slice_bias_s_15_S),
	.Y(un2_mult_result_rnd_slice_bias_s_15_Y),
	.B(mult_result[15]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_14_Z)
);
defparam un2_mult_result_rnd_slice_bias_s_15.INIT=20'h4AA00;
// @41:207
  ARI1 un2_mult_result_rnd_slice_bias_cry_14 (
	.FCO(un2_mult_result_rnd_slice_bias_cry_14_Z),
	.S(un2_mult_result_rnd_slice_bias_cry_14_S),
	.Y(un2_mult_result_rnd_slice_bias_cry_14_Y),
	.B(mult_result[14]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un2_mult_result_rnd_slice_bias_cry_13_Z)
);
defparam un2_mult_result_rnd_slice_bias_cry_14.INIT=20'h4AA00;
// @41:163
  ARI1 un7_val_b_pos_cry_0 (
	.FCO(un7_val_b_pos_cry_0_Z),
	.S(un7_val_b_pos_cry_0_S),
	.Y(un7_val_b_pos_cry_0_Y),
	.B(val_B_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un7_val_b_pos_cry_0.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_cry_1 (
	.FCO(un7_val_b_pos_cry_1_Z),
	.S(un7_val_b_pos_cry_1_S),
	.Y(un7_val_b_pos_cry_1_Y),
	.B(val_B_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_0_Z)
);
defparam un7_val_b_pos_cry_1.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_cry_2 (
	.FCO(un7_val_b_pos_cry_2_Z),
	.S(un7_val_b_pos_cry_2_S),
	.Y(un7_val_b_pos_cry_2_Y),
	.B(val_B_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_1_Z)
);
defparam un7_val_b_pos_cry_2.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_cry_3 (
	.FCO(un7_val_b_pos_cry_3_Z),
	.S(un7_val_b_pos_cry_3_S),
	.Y(un7_val_b_pos_cry_3_Y),
	.B(val_B_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_2_Z)
);
defparam un7_val_b_pos_cry_3.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_cry_4 (
	.FCO(un7_val_b_pos_cry_4_Z),
	.S(un7_val_b_pos_cry_4_S),
	.Y(un7_val_b_pos_cry_4_Y),
	.B(val_B_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_3_Z)
);
defparam un7_val_b_pos_cry_4.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_cry_5 (
	.FCO(un7_val_b_pos_cry_5_Z),
	.S(un7_val_b_pos_cry_5_S),
	.Y(un7_val_b_pos_cry_5_Y),
	.B(val_B_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_4_Z)
);
defparam un7_val_b_pos_cry_5.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_cry_6 (
	.FCO(un7_val_b_pos_cry_6_Z),
	.S(un7_val_b_pos_cry_6_S),
	.Y(un7_val_b_pos_cry_6_Y),
	.B(val_B_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_5_Z)
);
defparam un7_val_b_pos_cry_6.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_s_8 (
	.FCO(un7_val_b_pos_s_8_FCO),
	.S(un7_val_b_pos_s_8_S),
	.Y(un7_val_b_pos_s_8_Y),
	.B(val_B_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_7_Z)
);
defparam un7_val_b_pos_s_8.INIT=20'h45500;
// @41:163
  ARI1 un7_val_b_pos_cry_7 (
	.FCO(un7_val_b_pos_cry_7_Z),
	.S(un7_val_b_pos_cry_7_S),
	.Y(un7_val_b_pos_cry_7_Y),
	.B(val_B_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un7_val_b_pos_cry_6_Z)
);
defparam un7_val_b_pos_cry_7.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_0 (
	.FCO(un9_val_a_pos_cry_0_Z),
	.S(un9_val_a_pos_cry_0_S),
	.Y(un9_val_a_pos_cry_0_Y),
	.B(val_A_sig[0]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(VCC)
);
defparam un9_val_a_pos_cry_0.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_1 (
	.FCO(un9_val_a_pos_cry_1_Z),
	.S(un9_val_a_pos_cry_1_S),
	.Y(un9_val_a_pos_cry_1_Y),
	.B(val_A_sig[1]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_0_Z)
);
defparam un9_val_a_pos_cry_1.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_2 (
	.FCO(un9_val_a_pos_cry_2_Z),
	.S(un9_val_a_pos_cry_2_S),
	.Y(un9_val_a_pos_cry_2_Y),
	.B(val_A_sig[2]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_1_Z)
);
defparam un9_val_a_pos_cry_2.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_3 (
	.FCO(un9_val_a_pos_cry_3_Z),
	.S(un9_val_a_pos_cry_3_S),
	.Y(un9_val_a_pos_cry_3_Y),
	.B(val_A_sig[3]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_2_Z)
);
defparam un9_val_a_pos_cry_3.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_4 (
	.FCO(un9_val_a_pos_cry_4_Z),
	.S(un9_val_a_pos_cry_4_S),
	.Y(un9_val_a_pos_cry_4_Y),
	.B(val_A_sig[4]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_3_Z)
);
defparam un9_val_a_pos_cry_4.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_5 (
	.FCO(un9_val_a_pos_cry_5_Z),
	.S(un9_val_a_pos_cry_5_S),
	.Y(un9_val_a_pos_cry_5_Y),
	.B(val_A_sig[5]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_4_Z)
);
defparam un9_val_a_pos_cry_5.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_6 (
	.FCO(un9_val_a_pos_cry_6_Z),
	.S(un9_val_a_pos_cry_6_S),
	.Y(un9_val_a_pos_cry_6_Y),
	.B(val_A_sig[6]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_5_Z)
);
defparam un9_val_a_pos_cry_6.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_s_8 (
	.FCO(un9_val_a_pos_s_8_FCO),
	.S(un9_val_a_pos_s_8_S),
	.Y(un9_val_a_pos_s_8_Y),
	.B(val_A_sig[8]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_7_Z)
);
defparam un9_val_a_pos_s_8.INIT=20'h45500;
// @41:162
  ARI1 un9_val_a_pos_cry_7 (
	.FCO(un9_val_a_pos_cry_7_Z),
	.S(un9_val_a_pos_cry_7_S),
	.Y(un9_val_a_pos_cry_7_Y),
	.B(val_A_sig[7]),
	.C(GND),
	.D(GND),
	.A(VCC),
	.FCI(un9_val_a_pos_cry_6_Z)
);
defparam un9_val_a_pos_cry_7.INIT=20'h45500;
// @41:166
  ARI1 val_min_1_cry_0 (
	.FCO(val_min_1_cry_0_Z),
	.S(val_min_1_cry_0_S),
	.Y(val_min_1_cry_0_Y),
	.B(val_max_1_0),
	.C(GND),
	.D(GND),
	.A(val_min_1_0),
	.FCI(GND)
);
defparam val_min_1_cry_0.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_1 (
	.FCO(val_min_1_cry_1_Z),
	.S(val_min_1_cry_1_S),
	.Y(val_min_1_cry_1_Y),
	.B(val_max_1_1),
	.C(GND),
	.D(GND),
	.A(val_min_1_1),
	.FCI(val_min_1_cry_0_Z)
);
defparam val_min_1_cry_1.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_2 (
	.FCO(val_min_1_cry_2_Z),
	.S(val_min_1_cry_2_S),
	.Y(val_min_1_cry_2_Y),
	.B(val_max_1_2),
	.C(GND),
	.D(GND),
	.A(val_min_1_2),
	.FCI(val_min_1_cry_1_Z)
);
defparam val_min_1_cry_2.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_3 (
	.FCO(val_min_1_cry_3_Z),
	.S(val_min_1_cry_3_S),
	.Y(val_min_1_cry_3_Y),
	.B(val_max_1_3),
	.C(GND),
	.D(GND),
	.A(val_min_1_3),
	.FCI(val_min_1_cry_2_Z)
);
defparam val_min_1_cry_3.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_4 (
	.FCO(val_min_1_cry_4_Z),
	.S(val_min_1_cry_4_S),
	.Y(val_min_1_cry_4_Y),
	.B(val_max_1_4),
	.C(GND),
	.D(GND),
	.A(val_min_1_4),
	.FCI(val_min_1_cry_3_Z)
);
defparam val_min_1_cry_4.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_5 (
	.FCO(val_min_1_cry_5_Z),
	.S(val_min_1_cry_5_S),
	.Y(val_min_1_cry_5_Y),
	.B(val_max_1_5),
	.C(GND),
	.D(GND),
	.A(val_min_1_5),
	.FCI(val_min_1_cry_4_Z)
);
defparam val_min_1_cry_5.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_6 (
	.FCO(val_min_1_cry_6_Z),
	.S(val_min_1_cry_6_S),
	.Y(val_min_1_cry_6_Y),
	.B(val_max_1_6),
	.C(GND),
	.D(GND),
	.A(val_min_1_6),
	.FCI(val_min_1_cry_5_Z)
);
defparam val_min_1_cry_6.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_7 (
	.FCO(val_min_1_cry_7_Z),
	.S(val_min_1_cry_7_S),
	.Y(val_min_1_cry_7_Y),
	.B(val_max_1_7),
	.C(GND),
	.D(GND),
	.A(val_min_1_7),
	.FCI(val_min_1_cry_6_Z)
);
defparam val_min_1_cry_7.INIT=20'h5AA55;
// @41:166
  ARI1 val_min_1_cry_8 (
	.FCO(val_min_1),
	.S(val_min_1_cry_8_S),
	.Y(val_min_1_cry_8_Y),
	.B(val_max_1_8),
	.C(GND),
	.D(GND),
	.A(val_min_1_8),
	.FCI(val_min_1_cry_7_Z)
);
defparam val_min_1_cry_8.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_0 (
	.FCO(val_max_1_cry_0_Z),
	.S(val_max_1_cry_0_S),
	.Y(val_max_1_cry_0_Y),
	.B(val_min_1_0),
	.C(GND),
	.D(GND),
	.A(val_max_1_0),
	.FCI(GND)
);
defparam val_max_1_cry_0.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_1 (
	.FCO(val_max_1_cry_1_Z),
	.S(val_max_1_cry_1_S),
	.Y(val_max_1_cry_1_Y),
	.B(val_min_1_1),
	.C(GND),
	.D(GND),
	.A(val_max_1_1),
	.FCI(val_max_1_cry_0_Z)
);
defparam val_max_1_cry_1.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_2 (
	.FCO(val_max_1_cry_2_Z),
	.S(val_max_1_cry_2_S),
	.Y(val_max_1_cry_2_Y),
	.B(val_min_1_2),
	.C(GND),
	.D(GND),
	.A(val_max_1_2),
	.FCI(val_max_1_cry_1_Z)
);
defparam val_max_1_cry_2.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_3 (
	.FCO(val_max_1_cry_3_Z),
	.S(val_max_1_cry_3_S),
	.Y(val_max_1_cry_3_Y),
	.B(val_min_1_3),
	.C(GND),
	.D(GND),
	.A(val_max_1_3),
	.FCI(val_max_1_cry_2_Z)
);
defparam val_max_1_cry_3.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_4 (
	.FCO(val_max_1_cry_4_Z),
	.S(val_max_1_cry_4_S),
	.Y(val_max_1_cry_4_Y),
	.B(val_min_1_4),
	.C(GND),
	.D(GND),
	.A(val_max_1_4),
	.FCI(val_max_1_cry_3_Z)
);
defparam val_max_1_cry_4.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_5 (
	.FCO(val_max_1_cry_5_Z),
	.S(val_max_1_cry_5_S),
	.Y(val_max_1_cry_5_Y),
	.B(val_min_1_5),
	.C(GND),
	.D(GND),
	.A(val_max_1_5),
	.FCI(val_max_1_cry_4_Z)
);
defparam val_max_1_cry_5.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_6 (
	.FCO(val_max_1_cry_6_Z),
	.S(val_max_1_cry_6_S),
	.Y(val_max_1_cry_6_Y),
	.B(val_min_1_6),
	.C(GND),
	.D(GND),
	.A(val_max_1_6),
	.FCI(val_max_1_cry_5_Z)
);
defparam val_max_1_cry_6.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_7 (
	.FCO(val_max_1_cry_7_Z),
	.S(val_max_1_cry_7_S),
	.Y(val_max_1_cry_7_Y),
	.B(val_min_1_7),
	.C(GND),
	.D(GND),
	.A(val_max_1_7),
	.FCI(val_max_1_cry_6_Z)
);
defparam val_max_1_cry_7.INIT=20'h5AA55;
// @41:165
  ARI1 val_max_1_cry_8 (
	.FCO(val_max_1),
	.S(val_max_1_cry_8_S),
	.Y(val_max_1_cry_8_Y),
	.B(val_min_1_8),
	.C(GND),
	.D(GND),
	.A(val_max_1_8),
	.FCI(val_max_1_cry_7_Z)
);
defparam val_max_1_cry_8.INIT=20'h5AA55;
// @41:163
  CFG2 \val_B_pos_1[9]  (
	.A(un2_val_b_pos),
	.B(un7_val_b_pos_s_8_S),
	.Y(val_B_pos_1[8])
);
defparam \val_B_pos_1[9] .INIT=4'h4;
// @41:162
  CFG2 \val_A_pos_1[9]  (
	.A(un4_val_a_pos),
	.B(un9_val_a_pos_s_8_S),
	.Y(val_A_pos_1[8])
);
defparam \val_A_pos_1[9] .INIT=4'h4;
// @41:166
  CFG3 \val_min_1_1[8]  (
	.A(val_min_1),
	.B(val_min_1_8),
	.C(val_max_1_8),
	.Y(val_min_1_1_Z[8])
);
defparam \val_min_1_1[8] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[7]  (
	.A(val_min_1),
	.B(val_min_1_7),
	.C(val_max_1_7),
	.Y(val_min_1_1_Z[7])
);
defparam \val_min_1_1[7] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[6]  (
	.A(val_min_1),
	.B(val_min_1_6),
	.C(val_max_1_6),
	.Y(val_min_1_1_Z[6])
);
defparam \val_min_1_1[6] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[5]  (
	.A(val_min_1),
	.B(val_min_1_5),
	.C(val_max_1_5),
	.Y(val_min_1_1_Z[5])
);
defparam \val_min_1_1[5] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[4]  (
	.A(val_min_1),
	.B(val_min_1_4),
	.C(val_max_1_4),
	.Y(val_min_1_1_Z[4])
);
defparam \val_min_1_1[4] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[3]  (
	.A(val_min_1),
	.B(val_min_1_3),
	.C(val_max_1_3),
	.Y(val_min_1_1_Z[3])
);
defparam \val_min_1_1[3] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[2]  (
	.A(val_min_1),
	.B(val_min_1_2),
	.C(val_max_1_2),
	.Y(val_min_1_1_Z[2])
);
defparam \val_min_1_1[2] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[1]  (
	.A(val_min_1),
	.B(val_min_1_1),
	.C(val_max_1_1),
	.Y(val_min_1_1_Z[1])
);
defparam \val_min_1_1[1] .INIT=8'hE4;
// @41:166
  CFG3 \val_min_1_1[0]  (
	.A(val_min_1),
	.B(val_min_1_0),
	.C(val_max_1_0),
	.Y(val_min_1_1_Z[0])
);
defparam \val_min_1_1[0] .INIT=8'hE4;
// @41:165
  CFG3 \val_max_1_1[8]  (
	.A(val_min_1_8),
	.B(val_max_1_8),
	.C(val_max_1),
	.Y(val_max_1_1_Z[8])
);
defparam \val_max_1_1[8] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[7]  (
	.A(val_min_1_7),
	.B(val_max_1_7),
	.C(val_max_1),
	.Y(val_max_1_1_Z[7])
);
defparam \val_max_1_1[7] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[6]  (
	.A(val_min_1_6),
	.B(val_max_1_6),
	.C(val_max_1),
	.Y(val_max_1_1_Z[6])
);
defparam \val_max_1_1[6] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[5]  (
	.A(val_min_1_5),
	.B(val_max_1_5),
	.C(val_max_1),
	.Y(val_max_1_1_Z[5])
);
defparam \val_max_1_1[5] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[4]  (
	.A(val_min_1_4),
	.B(val_max_1_4),
	.C(val_max_1),
	.Y(val_max_1_1_Z[4])
);
defparam \val_max_1_1[4] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[3]  (
	.A(val_min_1_3),
	.B(val_max_1_3),
	.C(val_max_1),
	.Y(val_max_1_1_Z[3])
);
defparam \val_max_1_1[3] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[2]  (
	.A(val_min_1_2),
	.B(val_max_1_2),
	.C(val_max_1),
	.Y(val_max_1_1_Z[2])
);
defparam \val_max_1_1[2] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[1]  (
	.A(val_min_1_1),
	.B(val_max_1_1),
	.C(val_max_1),
	.Y(val_max_1_1_Z[1])
);
defparam \val_max_1_1[1] .INIT=8'hCA;
// @41:165
  CFG3 \val_max_1_1[0]  (
	.A(val_min_1_0),
	.B(val_max_1_0),
	.C(val_max_1),
	.Y(val_max_1_1_Z[0])
);
defparam \val_max_1_1[0] .INIT=8'hCA;
// @4:2131
  CFG4 \op_gt.un2_val_b_poslto7_5  (
	.A(val_B_sig[3]),
	.B(val_B_sig[2]),
	.C(val_B_sig[1]),
	.D(val_B_sig[0]),
	.Y(un2_val_b_poslto7_5)
);
defparam \op_gt.un2_val_b_poslto7_5 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un2_val_b_poslto7_4  (
	.A(val_B_sig[7]),
	.B(val_B_sig[6]),
	.C(val_B_sig[5]),
	.D(val_B_sig[4]),
	.Y(un2_val_b_poslto7_4)
);
defparam \op_gt.un2_val_b_poslto7_4 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un4_val_a_poslto7_5  (
	.A(val_A_sig[3]),
	.B(val_A_sig[2]),
	.C(val_A_sig[1]),
	.D(val_A_sig[0]),
	.Y(un4_val_a_poslto7_5)
);
defparam \op_gt.un4_val_a_poslto7_5 .INIT=16'hFFFE;
// @4:2131
  CFG4 \op_gt.un4_val_a_poslto7_4  (
	.A(val_A_sig[7]),
	.B(val_A_sig[6]),
	.C(val_A_sig[5]),
	.D(val_A_sig[4]),
	.Y(un4_val_a_poslto7_4)
);
defparam \op_gt.un4_val_a_poslto7_4 .INIT=16'hFFFE;
// @4:2131
  CFG3 \op_gt.un2_val_b_poslto8  (
	.A(val_B_sig[8]),
	.B(un2_val_b_poslto7_5),
	.C(un2_val_b_poslto7_4),
	.Y(un2_val_b_pos)
);
defparam \op_gt.un2_val_b_poslto8 .INIT=8'h54;
// @4:2131
  CFG3 \op_gt.un4_val_a_poslto8  (
	.A(val_A_sig[8]),
	.B(un4_val_a_poslto7_5),
	.C(un4_val_a_poslto7_4),
	.Y(un4_val_a_pos)
);
defparam \op_gt.un4_val_a_poslto8 .INIT=8'h54;
// @41:163
  CFG3 \val_B_pos_1[8]  (
	.A(un7_val_b_pos_cry_7_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[7]),
	.Y(val_B_pos_1[7])
);
defparam \val_B_pos_1[8] .INIT=8'hE2;
// @41:163
  CFG3 \val_B_pos_1[7]  (
	.A(un7_val_b_pos_cry_6_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[6]),
	.Y(val_B_pos_1[6])
);
defparam \val_B_pos_1[7] .INIT=8'hE2;
// @41:163
  CFG3 \val_B_pos_1[6]  (
	.A(un7_val_b_pos_cry_5_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[5]),
	.Y(val_B_pos_1[5])
);
defparam \val_B_pos_1[6] .INIT=8'hE2;
// @41:163
  CFG3 \val_B_pos_1[5]  (
	.A(un7_val_b_pos_cry_4_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[4]),
	.Y(val_B_pos_1[4])
);
defparam \val_B_pos_1[5] .INIT=8'hE2;
// @41:163
  CFG3 \val_B_pos_1[4]  (
	.A(un7_val_b_pos_cry_3_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[3]),
	.Y(val_B_pos_1[3])
);
defparam \val_B_pos_1[4] .INIT=8'hE2;
// @41:163
  CFG3 \val_B_pos_1[3]  (
	.A(un7_val_b_pos_cry_2_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[2]),
	.Y(val_B_pos_1[2])
);
defparam \val_B_pos_1[3] .INIT=8'hE2;
// @41:163
  CFG3 \val_B_pos_1[2]  (
	.A(un7_val_b_pos_cry_1_S),
	.B(un2_val_b_pos),
	.C(val_B_sig[1]),
	.Y(val_B_pos_1[1])
);
defparam \val_B_pos_1[2] .INIT=8'hE2;
// @41:162
  CFG3 \val_A_pos_1[8]  (
	.A(un9_val_a_pos_cry_7_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[7]),
	.Y(val_A_pos_1[7])
);
defparam \val_A_pos_1[8] .INIT=8'hE2;
// @41:162
  CFG3 \val_A_pos_1[7]  (
	.A(un9_val_a_pos_cry_6_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[6]),
	.Y(val_A_pos_1[6])
);
defparam \val_A_pos_1[7] .INIT=8'hE2;
// @41:162
  CFG3 \val_A_pos_1[6]  (
	.A(un9_val_a_pos_cry_5_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[5]),
	.Y(val_A_pos_1[5])
);
defparam \val_A_pos_1[6] .INIT=8'hE2;
// @41:162
  CFG3 \val_A_pos_1[5]  (
	.A(un9_val_a_pos_cry_4_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[4]),
	.Y(val_A_pos_1[4])
);
defparam \val_A_pos_1[5] .INIT=8'hE2;
// @41:162
  CFG3 \val_A_pos_1[4]  (
	.A(un9_val_a_pos_cry_3_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[3]),
	.Y(val_A_pos_1[3])
);
defparam \val_A_pos_1[4] .INIT=8'hE2;
// @41:162
  CFG3 \val_A_pos_1[3]  (
	.A(un9_val_a_pos_cry_2_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[2]),
	.Y(val_A_pos_1[2])
);
defparam \val_A_pos_1[3] .INIT=8'hE2;
// @41:162
  CFG3 \val_A_pos_1[2]  (
	.A(un9_val_a_pos_cry_1_S),
	.B(un4_val_a_pos),
	.C(val_A_sig[1]),
	.Y(val_A_pos_1[1])
);
defparam \val_A_pos_1[2] .INIT=8'hE2;
// @41:188
  HARD_MULT_ADDSUB_C1 HARD_MULT_ADDSUB_C1_0 (
	.mult_result(mult_result[15:0]),
	.val_max(val_max[8:0]),
	.val_min(val_min[8:0]),
	.ETH_NRESET_c(ETH_NRESET_c),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* Alpha_Max_plus_Beta_Min */

module FFT_AHB_Wrapper (
  M0GATEDHADDR,
  regHADDR_0,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0,
  masterAddrInProg,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_3,
  FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_0,
  CoreAHBLite_C0_0_AHBmslave0_HWDATA,
  CoreAHBLite_C0_0_AHBmslave0_HRDATA,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i,
  masterRegAddrSel,
  CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1,
  hsel3_0,
  M0GATEDHWRITE,
  HSEL_1_0_0_a0,
  N_99_i,
  hwdata10,
  CoreAHBLite_C0_0_AHBmslave0_HWRITE,
  CoreAHBLite_C0_0_AHBmslave0_HSELx,
  FFT_Accel_system_sb_0_FIC_0_CLK,
  ETH_NRESET_c,
  FFT_AHB_Wrapper_0_INT_i,
  FFT_AHB_Wrapper_0_INT
)
;
input [3:2] M0GATEDHADDR ;
input regHADDR_0 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
input [3:1] masterAddrInProg ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_3 ;
input FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_0 ;
input [15:0] CoreAHBLite_C0_0_AHBmslave0_HWDATA ;
output [15:0] CoreAHBLite_C0_0_AHBmslave0_HRDATA ;
output CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
input masterRegAddrSel ;
output CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
input hsel3_0 ;
input M0GATEDHWRITE ;
input HSEL_1_0_0_a0 ;
input N_99_i ;
input hwdata10 ;
input CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
input CoreAHBLite_C0_0_AHBmslave0_HSELx ;
input FFT_Accel_system_sb_0_FIC_0_CLK ;
input ETH_NRESET_c ;
output FFT_AHB_Wrapper_0_INT_i ;
output FFT_AHB_Wrapper_0_INT ;
wire regHADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_3 ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire masterRegAddrSel ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire hsel3_0 ;
wire M0GATEDHWRITE ;
wire HSEL_1_0_0_a0 ;
wire N_99_i ;
wire hwdata10 ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire CoreAHBLite_C0_0_AHBmslave0_HSELx ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire ETH_NRESET_c ;
wire FFT_AHB_Wrapper_0_INT_i ;
wire FFT_AHB_Wrapper_0_INT ;
wire [15:0] core_regs_0;
wire [3:0] core_regs_0_11;
wire [15:0] HRDATA_sig_11;
wire [2:0] HADDR_S_sig;
wire [2:0] HADDR_S_sig_3;
wire [3:0] delay_cnt;
wire [3:0] delay_cnt_5;
wire [8:0] core_regs_5;
wire [8:0] core_regs_4;
wire [15:0] core_regs_2;
wire [15:0] core_regs_3;
wire [15:0] core_regs_7;
wire [7:0] core_regs_6;
wire [7:0] mag_result_corrected;
wire [1:0] ahb_state;
wire [5:0] HRDATA_sig_11_4_1;
wire [6:6] HRDATA_sig_11_4_1_1;
wire [7:0] AMpBM_0_result_sig;
wire VCC ;
wire GND ;
wire un34_hsel_sig ;
wire N_489_i ;
wire N_488_i ;
wire N_227_i ;
wire FFT_out_valid ;
wire N_229_i ;
wire N_231_i ;
wire N_233_i ;
wire N_698_i ;
wire N_235_i ;
wire N_491_i ;
wire N_490_i ;
wire N_27_i ;
wire N_25_i ;
wire un41_hsel_sig ;
wire N_277_i ;
wire N_23_i ;
wire N_225_i ;
wire N_21_i ;
wire N_478_i ;
wire N_477_i ;
wire N_476_i ;
wire N_492_i ;
wire un48_hsel_sig ;
wire un55_hsel_sig ;
wire AMpBM_0_out_valid_sig ;
wire N_218_i ;
wire N_220_i ;
wire smpl_read_Z ;
wire un8_hwrite_sig_use ;
wire smpl_read_0_sqmuxa_i ;
wire abs_val_read_Z ;
wire abs_val_read_0_sqmuxa_i_Z ;
wire un3_fft_out_data_ready_last ;
wire un18_core_regs ;
wire FFT_out_r_en_Z ;
wire HSEL_sig_Z ;
wire un21_ahb_state ;
wire HWRITE_sig_Z ;
wire abs_val_stable_Z ;
wire abs_val_stable_6 ;
wire smpl_data_stable_Z ;
wire smpl_data_stable_6 ;
wire FFT_out_data_ready_last_Z ;
wire FFT_out_data_ready ;
wire i_comp_ram_stable ;
wire N_103 ;
wire N_473 ;
wire N_676 ;
wire N_677 ;
wire N_678 ;
wire N_679 ;
wire N_673 ;
wire un10_smpl_data_stable ;
wire abs_val_stable_1_sqmuxa_Z ;
wire un17_smpl_data_stable ;
wire N_660 ;
wire N_661 ;
wire N_662 ;
wire N_663 ;
wire N_664 ;
wire N_665 ;
wire N_666 ;
wire N_282 ;
wire N_667 ;
wire N_668 ;
wire N_669 ;
wire N_670 ;
wire N_671 ;
wire N_672 ;
wire N_278 ;
wire N_260 ;
wire N_450 ;
wire un2_mag_result_corrected_6_Z ;
wire un2_mag_result_corrected_5_Z ;
wire un1_delay_cnt_1_sqmuxa_Z ;
wire CO1 ;
wire N_305 ;
wire N_323 ;
wire un2_mag_result_corrected_Z ;
wire d_N_3_mux ;
wire FFT_in_w_ready ;
wire N_486 ;
wire N_40 ;
wire N_39 ;
wire N_38 ;
wire N_1607 ;
wire N_1608 ;
wire N_1609 ;
wire N_1610 ;
  CFG1 INT_sig_RNIKOS9 (
	.A(FFT_AHB_Wrapper_0_INT),
	.Y(FFT_AHB_Wrapper_0_INT_i)
);
defparam INT_sig_RNIKOS9.INIT=2'h1;
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[3]  (
	.Q(core_regs_0[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_0_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[4]  (
	.Q(core_regs_0[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[4]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[5]  (
	.Q(core_regs_0[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[5]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[6]  (
	.Q(core_regs_0[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[6]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[7]  (
	.Q(core_regs_0[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[7]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[8]  (
	.Q(core_regs_0[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[8]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[9]  (
	.Q(core_regs_0[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[9]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[10]  (
	.Q(core_regs_0[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[10]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[11]  (
	.Q(core_regs_0[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[11]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[12]  (
	.Q(core_regs_0[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[12]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[13]  (
	.Q(core_regs_0[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[13]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[14]  (
	.Q(core_regs_0[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[14]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[15]  (
	.Q(core_regs_0[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15]),
	.EN(un34_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[0]  (
	.Q(core_regs_0[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_0_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[1]  (
	.Q(core_regs_0[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_0_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:390
  SLE \p_FFT_CTRL_ADDR.core_regs_0[2]  (
	.Q(core_regs_0[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(core_regs_0_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[10]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[10]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[11]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[11]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[12]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[12]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[13]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[13]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[14]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[14]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[15]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[15]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:196
  SLE \HADDR_S_sig[2]  (
	.Q(HADDR_S_sig[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HADDR_S_sig_3[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \delay_cnt[0]  (
	.Q(delay_cnt[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(delay_cnt_5[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \delay_cnt[1]  (
	.Q(delay_cnt[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(delay_cnt_5[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \delay_cnt[2]  (
	.Q(delay_cnt[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(delay_cnt_5[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \delay_cnt[3]  (
	.Q(delay_cnt[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(delay_cnt_5[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[0]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[1]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[2]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[2]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[3]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[3]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[4]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_489_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[5]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[5]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[6]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[6]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[7]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_488_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[8]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[8]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE \HRDATA_sig[9]  (
	.Q(CoreAHBLite_C0_0_AHBmslave0_HRDATA[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HRDATA_sig_11[9]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:196
  SLE \HADDR_S_sig[0]  (
	.Q(HADDR_S_sig[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HADDR_S_sig_3[0]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:196
  SLE \HADDR_S_sig[1]  (
	.Q(HADDR_S_sig[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(HADDR_S_sig_3[1]),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[8]  (
	.Q(core_regs_5[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_227_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[0]  (
	.Q(core_regs_4[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_229_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[1]  (
	.Q(core_regs_4[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_231_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[2]  (
	.Q(core_regs_4[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_233_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[3]  (
	.Q(core_regs_4[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_698_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[4]  (
	.Q(core_regs_4[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_235_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[5]  (
	.Q(core_regs_4[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_491_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[6]  (
	.Q(core_regs_4[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_490_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[7]  (
	.Q(core_regs_4[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_27_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_4[8]  (
	.Q(core_regs_4[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_25_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[9]  (
	.Q(core_regs_2[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[9]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[10]  (
	.Q(core_regs_2[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[10]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[11]  (
	.Q(core_regs_2[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[11]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[12]  (
	.Q(core_regs_2[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[12]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[13]  (
	.Q(core_regs_2[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[13]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[14]  (
	.Q(core_regs_2[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[14]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[15]  (
	.Q(core_regs_2[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[0]  (
	.Q(core_regs_5[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_277_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[1]  (
	.Q(core_regs_5[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_23_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[2]  (
	.Q(core_regs_5[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_225_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[3]  (
	.Q(core_regs_5[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_21_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[4]  (
	.Q(core_regs_5[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_478_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[5]  (
	.Q(core_regs_5[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_477_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[6]  (
	.Q(core_regs_5[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_476_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_5[7]  (
	.Q(core_regs_5[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_492_i),
	.EN(FFT_out_valid),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[10]  (
	.Q(core_regs_3[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[10]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[11]  (
	.Q(core_regs_3[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[11]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[12]  (
	.Q(core_regs_3[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[12]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[13]  (
	.Q(core_regs_3[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[13]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[14]  (
	.Q(core_regs_3[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[14]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[15]  (
	.Q(core_regs_3[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[0]  (
	.Q(core_regs_2[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[0]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[1]  (
	.Q(core_regs_2[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[1]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[2]  (
	.Q(core_regs_2[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[2]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[3]  (
	.Q(core_regs_2[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[3]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[4]  (
	.Q(core_regs_2[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[4]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[5]  (
	.Q(core_regs_2[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[5]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[6]  (
	.Q(core_regs_2[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[6]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[7]  (
	.Q(core_regs_2[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[7]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:462
  SLE \p_FFT_CTRL_ADDR.core_regs_2[8]  (
	.Q(core_regs_2[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[8]),
	.EN(un41_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[11]  (
	.Q(core_regs_7[11]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[11]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[12]  (
	.Q(core_regs_7[12]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[12]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[13]  (
	.Q(core_regs_7[13]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[13]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[14]  (
	.Q(core_regs_7[14]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[14]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[15]  (
	.Q(core_regs_7[15]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[0]  (
	.Q(core_regs_3[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[0]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[1]  (
	.Q(core_regs_3[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[1]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[2]  (
	.Q(core_regs_3[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[2]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[3]  (
	.Q(core_regs_3[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[3]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[4]  (
	.Q(core_regs_3[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[4]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[5]  (
	.Q(core_regs_3[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[5]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[6]  (
	.Q(core_regs_3[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[6]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[7]  (
	.Q(core_regs_3[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[7]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[8]  (
	.Q(core_regs_3[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[8]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:479
  SLE \p_FFT_CTRL_ADDR.core_regs_3[9]  (
	.Q(core_regs_3[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[9]),
	.EN(un48_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[4]  (
	.Q(core_regs_6[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[4]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[5]  (
	.Q(core_regs_6[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[5]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[6]  (
	.Q(core_regs_6[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[6]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[7]  (
	.Q(core_regs_6[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[7]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[0]  (
	.Q(core_regs_7[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[0]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[1]  (
	.Q(core_regs_7[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[1]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[2]  (
	.Q(core_regs_7[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[2]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[3]  (
	.Q(core_regs_7[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[3]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[4]  (
	.Q(core_regs_7[4]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[4]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[5]  (
	.Q(core_regs_7[5]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[5]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[6]  (
	.Q(core_regs_7[6]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[6]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[7]  (
	.Q(core_regs_7[7]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[7]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[8]  (
	.Q(core_regs_7[8]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[8]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[9]  (
	.Q(core_regs_7[9]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[9]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE \p_FFT_CTRL_ADDR.core_regs_7[10]  (
	.Q(core_regs_7[10]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWDATA[10]),
	.EN(un55_hsel_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[0]  (
	.Q(core_regs_6[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[0]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[1]  (
	.Q(core_regs_6[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[1]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[2]  (
	.Q(core_regs_6[2]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[2]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:496
  SLE \core_regs_6[3]  (
	.Q(core_regs_6[3]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(mag_result_corrected[3]),
	.EN(AMpBM_0_out_valid_sig),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:196
  SLE \ahb_state[0]  (
	.Q(ahb_state[0]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_218_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:196
  SLE \ahb_state[1]  (
	.Q(ahb_state[1]),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(N_220_i),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE smpl_read (
	.Q(smpl_read_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un8_hwrite_sig_use),
	.EN(smpl_read_0_sqmuxa_i),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:335
  SLE abs_val_read (
	.Q(abs_val_read_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un8_hwrite_sig_use),
	.EN(abs_val_read_0_sqmuxa_i_Z),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:426
  SLE INT_sig (
	.Q(FFT_AHB_Wrapper_0_INT),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un3_fft_out_data_ready_last),
	.EN(un18_core_regs),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE FFT_out_r_en (
	.Q(FFT_out_r_en_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(un55_hsel_sig),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:196
  SLE HSEL_sig (
	.Q(HSEL_sig_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HSELx),
	.EN(un21_ahb_state),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:196
  SLE HWRITE_sig (
	.Q(HWRITE_sig_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.EN(un21_ahb_state),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE abs_val_stable (
	.Q(abs_val_stable_Z),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(abs_val_stable_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE smpl_data_stable (
	.Q(smpl_data_stable_Z),
	.ADn(GND),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(smpl_data_stable_6),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:426
  SLE FFT_out_data_ready_last (
	.Q(FFT_out_data_ready_last_Z),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_data_ready),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:516
  SLE FFT_out_r_en_d (
	.Q(FFT_out_valid),
	.ADn(VCC),
	.ALn(ETH_NRESET_c),
	.CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.D(FFT_out_r_en_Z),
	.EN(VCC),
	.LAT(GND),
	.SD(GND),
	.SLn(VCC)
);
// @42:433
  CFG4 \p_FFT_STAT_ADDR.un18_core_regs  (
	.A(i_comp_ram_stable),
	.B(N_103),
	.C(FFT_out_data_ready_last_Z),
	.D(core_regs_0[3]),
	.Y(un18_core_regs)
);
defparam \p_FFT_STAT_ADDR.un18_core_regs .INIT=16'hFF08;
// @42:431
  CFG3 \p_FFT_STAT_ADDR.un3_fft_out_data_ready_last  (
	.A(N_103),
	.B(FFT_out_data_ready_last_Z),
	.C(i_comp_ram_stable),
	.Y(un3_fft_out_data_ready_last)
);
defparam \p_FFT_STAT_ADDR.un3_fft_out_data_ready_last .INIT=8'h20;
// @42:393
  CFG3 \p_FFT_CTRL_ADDR.core_regs_0_11[3]  (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_3),
	.B(hwdata10),
	.C(un34_hsel_sig),
	.Y(core_regs_0_11[3])
);
defparam \p_FFT_CTRL_ADDR.core_regs_0_11[3] .INIT=8'h80;
// @42:393
  CFG3 \p_FFT_CTRL_ADDR.core_regs_0_11[0]  (
	.A(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_0),
	.B(hwdata10),
	.C(un34_hsel_sig),
	.Y(core_regs_0_11[0])
);
defparam \p_FFT_CTRL_ADDR.core_regs_0_11[0] .INIT=8'h80;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4[5]  (
	.A(HRDATA_sig_11_4_1[5]),
	.B(core_regs_6[5]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_473)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4[5] .INIT=8'hC5;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[5]  (
	.A(core_regs_4[5]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[5]),
	.Y(HRDATA_sig_11_4_1[5])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[5] .INIT=8'h1D;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4[3]  (
	.A(HRDATA_sig_11_4_1[3]),
	.B(core_regs_6[3]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_676)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4[3] .INIT=8'hC5;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[3]  (
	.A(core_regs_4[3]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[3]),
	.Y(HRDATA_sig_11_4_1[3])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[3] .INIT=8'h1D;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4[2]  (
	.A(HRDATA_sig_11_4_1[2]),
	.B(core_regs_6[2]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_677)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4[2] .INIT=8'hC5;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[2]  (
	.A(core_regs_4[2]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[2]),
	.Y(HRDATA_sig_11_4_1[2])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[2] .INIT=8'h1D;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4[1]  (
	.A(HRDATA_sig_11_4_1[1]),
	.B(core_regs_6[1]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_678)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4[1] .INIT=8'hC5;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[1]  (
	.A(core_regs_4[1]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[1]),
	.Y(HRDATA_sig_11_4_1[1])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[1] .INIT=8'h1D;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4[0]  (
	.A(HRDATA_sig_11_4_1[0]),
	.B(core_regs_6[0]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_679)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4[0] .INIT=8'hC5;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[0]  (
	.A(core_regs_4[0]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[0]),
	.Y(HRDATA_sig_11_4_1[0])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[0] .INIT=8'h1D;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4[6]  (
	.A(HRDATA_sig_11_4_1_1[6]),
	.B(core_regs_6[6]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_673)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4[6] .INIT=8'hC5;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[6]  (
	.A(core_regs_4[6]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[6]),
	.Y(HRDATA_sig_11_4_1_1[6])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_4_1_1[6] .INIT=8'h1D;
// @42:550
  CFG2 abs_val_stable_1_sqmuxa (
	.A(un10_smpl_data_stable),
	.B(abs_val_stable_Z),
	.Y(abs_val_stable_1_sqmuxa_Z)
);
defparam abs_val_stable_1_sqmuxa.INIT=4'h1;
// @42:557
  CFG2 \p_FFT_DOUT_ADR_ADDR.un17_smpl_data_stable_1.CO3  (
	.A(delay_cnt[2]),
	.B(delay_cnt[3]),
	.Y(un17_smpl_data_stable)
);
defparam \p_FFT_DOUT_ADR_ADDR.un17_smpl_data_stable_1.CO3 .INIT=4'h1;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[9]  (
	.A(core_regs_2[9]),
	.B(core_regs_0[9]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_660)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[9] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[10]  (
	.A(core_regs_2[10]),
	.B(core_regs_0[10]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_661)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[10] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[11]  (
	.A(core_regs_2[11]),
	.B(core_regs_0[11]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_662)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[11] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[12]  (
	.A(core_regs_2[12]),
	.B(core_regs_0[12]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_663)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[12] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[13]  (
	.A(core_regs_2[13]),
	.B(core_regs_0[13]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_664)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[13] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[14]  (
	.A(core_regs_2[14]),
	.B(core_regs_0[14]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_665)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[14] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[15]  (
	.A(core_regs_2[15]),
	.B(core_regs_0[15]),
	.C(HADDR_S_sig_3[1]),
	.Y(N_666)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[15] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[9]  (
	.A(core_regs_7[9]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[9]),
	.Y(N_282)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[9] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[10]  (
	.A(core_regs_7[10]),
	.B(core_regs_3[10]),
	.C(HADDR_S_sig_3[2]),
	.Y(N_667)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[10] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[11]  (
	.A(core_regs_7[11]),
	.B(core_regs_3[11]),
	.C(HADDR_S_sig_3[2]),
	.Y(N_668)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[11] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[12]  (
	.A(core_regs_7[12]),
	.B(core_regs_3[12]),
	.C(HADDR_S_sig_3[2]),
	.Y(N_669)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[12] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[13]  (
	.A(core_regs_7[13]),
	.B(core_regs_3[13]),
	.C(HADDR_S_sig_3[2]),
	.Y(N_670)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[13] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[14]  (
	.A(core_regs_7[14]),
	.B(core_regs_3[14]),
	.C(HADDR_S_sig_3[2]),
	.Y(N_671)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[14] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[15]  (
	.A(core_regs_7[15]),
	.B(core_regs_3[15]),
	.C(HADDR_S_sig_3[2]),
	.Y(N_672)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[15] .INIT=8'hAC;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_3[5]  (
	.A(core_regs_7[5]),
	.B(HADDR_S_sig_3[2]),
	.C(core_regs_3[5]),
	.Y(N_278)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_3[5] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_2[5]  (
	.A(core_regs_2[5]),
	.B(HADDR_S_sig_3[1]),
	.C(core_regs_0[5]),
	.Y(N_260)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_2[5] .INIT=8'hB8;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_0[4]  (
	.A(core_regs_4[4]),
	.B(HADDR_S_sig_3[0]),
	.C(core_regs_5[4]),
	.Y(N_450)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_0[4] .INIT=8'hE2;
// @42:626
  CFG4 un2_mag_result_corrected_6 (
	.A(core_regs_7[6]),
	.B(core_regs_7[3]),
	.C(core_regs_7[1]),
	.D(core_regs_7[0]),
	.Y(un2_mag_result_corrected_6_Z)
);
defparam un2_mag_result_corrected_6.INIT=16'h0001;
// @42:626
  CFG4 un2_mag_result_corrected_5 (
	.A(core_regs_7[7]),
	.B(core_regs_7[5]),
	.C(core_regs_7[4]),
	.D(core_regs_7[2]),
	.Y(un2_mag_result_corrected_5_Z)
);
defparam un2_mag_result_corrected_5.INIT=16'h0001;
// @42:550
  CFG4 \p_FFT_DOUT_ADR_ADDR.un10_smpl_data_stable  (
	.A(delay_cnt[3]),
	.B(delay_cnt[1]),
	.C(delay_cnt[2]),
	.D(delay_cnt[0]),
	.Y(un10_smpl_data_stable)
);
defparam \p_FFT_DOUT_ADR_ADDR.un10_smpl_data_stable .INIT=16'h0002;
// @42:549
  CFG3 \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[0]  (
	.A(delay_cnt[0]),
	.B(abs_val_stable_1_sqmuxa_Z),
	.C(un1_delay_cnt_1_sqmuxa_Z),
	.Y(delay_cnt_5[0])
);
defparam \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[0] .INIT=8'h60;
// @42:551
  CFG3 \un1_delay_cnt_1.CO1  (
	.A(delay_cnt[1]),
	.B(delay_cnt[0]),
	.C(abs_val_stable_1_sqmuxa_Z),
	.Y(CO1)
);
defparam \un1_delay_cnt_1.CO1 .INIT=8'h80;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11_5[5]  (
	.A(HADDR_S_sig_3[0]),
	.B(N_278),
	.C(N_260),
	.Y(N_305)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_5[5] .INIT=8'hD8;
// @42:341
  CFG4 \p_AHB_Reg_Read.HRDATA_sig_11_6[5]  (
	.A(FFT_AHB_Wrapper_0_INT),
	.B(un8_hwrite_sig_use),
	.C(HADDR_S_sig_3[2]),
	.D(N_473),
	.Y(N_323)
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11_6[5] .INIT=16'hC808;
// @42:626
  CFG4 un2_mag_result_corrected (
	.A(core_regs_7[9]),
	.B(core_regs_7[8]),
	.C(un2_mag_result_corrected_6_Z),
	.D(un2_mag_result_corrected_5_Z),
	.Y(un2_mag_result_corrected_Z)
);
defparam un2_mag_result_corrected.INIT=16'h1000;
// @42:281
  CFG2 \HADDR_S_sig_RNIRUER1[1]  (
	.A(un21_ahb_state),
	.B(HADDR_S_sig[1]),
	.Y(d_N_3_mux)
);
defparam \HADDR_S_sig_RNIRUER1[1] .INIT=4'h4;
// @42:549
  CFG4 \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[1]  (
	.A(delay_cnt[1]),
	.B(delay_cnt[0]),
	.C(abs_val_stable_1_sqmuxa_Z),
	.D(un1_delay_cnt_1_sqmuxa_Z),
	.Y(delay_cnt_5[1])
);
defparam \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[1] .INIT=16'h6A00;
// @42:335
  CFG4 abs_val_read_0_sqmuxa_i (
	.A(HADDR_S_sig_3[0]),
	.B(HADDR_S_sig_3[1]),
	.C(un8_hwrite_sig_use),
	.D(HADDR_S_sig_3[2]),
	.Y(abs_val_read_0_sqmuxa_i_Z)
);
defparam abs_val_read_0_sqmuxa_i.INIT=16'h4F0F;
// @42:393
  CFG4 \p_FFT_CTRL_ADDR.core_regs_0_11[1]  (
	.A(un34_hsel_sig),
	.B(CoreAHBLite_C0_0_AHBmslave0_HWDATA[1]),
	.C(FFT_in_w_ready),
	.D(core_regs_0[1]),
	.Y(core_regs_0_11[1])
);
defparam \p_FFT_CTRL_ADDR.core_regs_0_11[1] .INIT=16'hD888;
// @42:625
  CFG2 \mag_result_corrected[0]  (
	.A(un2_mag_result_corrected_Z),
	.B(AMpBM_0_result_sig[0]),
	.Y(mag_result_corrected[0])
);
defparam \mag_result_corrected[0] .INIT=4'h8;
// @42:549
  CFG3 un1_delay_cnt_1_sqmuxa (
	.A(abs_val_stable_Z),
	.B(abs_val_stable_1_sqmuxa_Z),
	.C(un55_hsel_sig),
	.Y(un1_delay_cnt_1_sqmuxa_Z)
);
defparam un1_delay_cnt_1_sqmuxa.INIT=8'hCE;
// @42:549
  CFG3 \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[2]  (
	.A(CO1),
	.B(un1_delay_cnt_1_sqmuxa_Z),
	.C(delay_cnt[2]),
	.Y(delay_cnt_5[2])
);
defparam \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[2] .INIT=8'h48;
// @42:341
  CFG3 \p_AHB_Reg_Read.HRDATA_sig_11[5]  (
	.A(N_305),
	.B(N_323),
	.C(N_486),
	.Y(HRDATA_sig_11[5])
);
defparam \p_AHB_Reg_Read.HRDATA_sig_11[5] .INIT=8'hCA;
// @42:625
  CFG3 \mag_result_corrected[1]  (
	.A(AMpBM_0_result_sig[0]),
	.B(un2_mag_result_corrected_Z),
	.C(AMpBM_0_result_sig[1]),
	.Y(mag_result_corrected[1])
);
defparam \mag_result_corrected[1] .INIT=8'hE2;
// @42:625
  CFG3 \mag_result_corrected[2]  (
	.A(AMpBM_0_result_sig[1]),
	.B(un2_mag_result_corrected_Z),
	.C(AMpBM_0_result_sig[2]),
	.Y(mag_result_corrected[2])
);
defparam \mag_result_corrected[2] .INIT=8'hE2;
// @42:625
  CFG3 \mag_result_corrected[3]  (
	.A(AMpBM_0_result_sig[2]),
	.B(un2_mag_result_corrected_Z),
	.C(AMpBM_0_result_sig[3]),
	.Y(mag_result_corrected[3])
);
defparam \mag_result_corrected[3] .INIT=8'hE2;
// @42:625
  CFG3 \mag_result_corrected[4]  (
	.A(AMpBM_0_result_sig[3]),
	.B(un2_mag_result_corrected_Z),
	.C(AMpBM_0_result_sig[4]),
	.Y(mag_result_corrected[4])
);
defparam \mag_result_corrected[4] .INIT=8'hE2;
// @42:625
  CFG3 \mag_result_corrected[5]  (
	.A(AMpBM_0_result_sig[4]),
	.B(un2_mag_result_corrected_Z),
	.C(AMpBM_0_result_sig[5]),
	.Y(mag_result_corrected[5])
);
defparam \mag_result_corrected[5] .INIT=8'hE2;
// @42:625
  CFG3 \mag_result_corrected[6]  (
	.A(AMpBM_0_result_sig[5]),
	.B(un2_mag_result_corrected_Z),
	.C(AMpBM_0_result_sig[6]),
	.Y(mag_result_corrected[6])
);
defparam \mag_result_corrected[6] .INIT=8'hE2;
// @42:625
  CFG3 \mag_result_corrected[7]  (
	.A(AMpBM_0_result_sig[6]),
	.B(un2_mag_result_corrected_Z),
	.C(AMpBM_0_result_sig[7]),
	.Y(mag_result_corrected[7])
);
defparam \mag_result_corrected[7] .INIT=8'hE2;
// @42:549
  CFG4 \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[3]  (
	.A(CO1),
	.B(un1_delay_cnt_1_sqmuxa_Z),
	.C(delay_cnt[3]),
	.D(delay_cnt[2]),
	.Y(delay_cnt_5[3])
);
defparam \p_FFT_DOUT_ADR_ADDR.delay_cnt_5[3] .INIT=16'h48C0;
// @42:393
  CFG4 \p_FFT_CTRL_ADDR.core_regs_0_11[2]  (
	.A(un34_hsel_sig),
	.B(core_regs_0[2]),
	.C(CoreAHBLite_C0_0_AHBmslave0_HWDATA[2]),
	.D(FFT_out_data_ready),
	.Y(core_regs_0_11[2])
);
defparam \p_FFT_CTRL_ADDR.core_regs_0_11[2] .INIT=16'hE4A0;
// @42:573
  FFT FFT_Core (
	.core_regs_3(core_regs_3[8:0]),
	.core_regs_2(core_regs_2[8:0]),
	.masterAddrInProg(masterAddrInProg[3:1]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0),
	.regHADDR_0(regHADDR_0),
	.HADDR_S_sig(HADDR_S_sig[2:0]),
	.ahb_state(ahb_state[1:0]),
	.HRDATA_sig_11({HRDATA_sig_11[15:8], N_1609, HRDATA_sig_11[6], N_1608, N_1607, HRDATA_sig_11[3:0]}),
	.M0GATEDHADDR(M0GATEDHADDR[3:2]),
	.core_regs_5(core_regs_5[8:7]),
	.core_regs_4(core_regs_4[8:7]),
	.core_regs_7(core_regs_7[9:0]),
	.core_regs_0({core_regs_0[8:6], N_1610, core_regs_0[4:0]}),
	.core_regs_6_3(core_regs_6[7]),
	.core_regs_6_0(core_regs_6[4]),
	.HADDR_S_sig_3(HADDR_S_sig_3[2:0]),
	.N_492_i(N_492_i),
	.N_476_i(N_476_i),
	.N_477_i(N_477_i),
	.N_478_i(N_478_i),
	.N_21_i(N_21_i),
	.N_225_i(N_225_i),
	.N_23_i(N_23_i),
	.N_277_i(N_277_i),
	.N_25_i(N_25_i),
	.N_27_i(N_27_i),
	.N_490_i(N_490_i),
	.N_491_i(N_491_i),
	.N_235_i(N_235_i),
	.N_698_i(N_698_i),
	.N_233_i(N_233_i),
	.N_231_i(N_231_i),
	.N_229_i(N_229_i),
	.N_227_i(N_227_i),
	.un21_ahb_state(un21_ahb_state),
	.N_99_i(N_99_i),
	.HWRITE_sig(HWRITE_sig_Z),
	.HSEL_sig(HSEL_sig_Z),
	.HSEL_1_0_0_a0(HSEL_1_0_0_a0),
	.M0GATEDHWRITE(M0GATEDHWRITE),
	.hsel3_0(hsel3_0),
	.abs_val_stable(abs_val_stable_Z),
	.un10_smpl_data_stable(un10_smpl_data_stable),
	.abs_val_stable_6(abs_val_stable_6),
	.un17_smpl_data_stable(un17_smpl_data_stable),
	.smpl_data_stable_6(smpl_data_stable_6),
	.smpl_data_stable(smpl_data_stable_Z),
	.smpl_read(smpl_read_Z),
	.abs_val_read(abs_val_read_Z),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.masterRegAddrSel(masterRegAddrSel),
	.un34_hsel_sig(un34_hsel_sig),
	.un41_hsel_sig(un41_hsel_sig),
	.un55_hsel_sig(un55_hsel_sig),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.un48_hsel_sig(un48_hsel_sig),
	.N_672(N_672),
	.N_666(N_666),
	.N_668(N_668),
	.N_662(N_662),
	.N_660(N_660),
	.N_282(N_282),
	.N_220_i(N_220_i),
	.N_218_i(N_218_i),
	.CoreAHBLite_C0_0_AHBmslave0_HWRITE(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.d_N_3_mux(d_N_3_mux),
	.N_677(N_677),
	.FFT_out_data_ready(FFT_out_data_ready),
	.N_489_i(N_489_i),
	.N_673(N_673),
	.N_661(N_661),
	.N_667(N_667),
	.N_663(N_663),
	.N_669(N_669),
	.N_664(N_664),
	.N_670(N_670),
	.N_486(N_486),
	.N_665(N_665),
	.N_671(N_671),
	.N_678(N_678),
	.N_676(N_676),
	.FFT_out_valid(FFT_out_valid),
	.N_679(N_679),
	.FFT_in_w_ready(FFT_in_w_ready),
	.N_103(N_103),
	.N_450(N_450),
	.smpl_read_0_sqmuxa_i_1z(smpl_read_0_sqmuxa_i),
	.un8_hwrite_sig_use(un8_hwrite_sig_use),
	.AMpBM_0_out_valid_sig(AMpBM_0_out_valid_sig),
	.N_488_i(N_488_i),
	.i_comp_ram_stable_1z(i_comp_ram_stable),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
// @42:600
  Alpha_Max_plus_Beta_Min Alpha_Max_plus_Beta_Min_0 (
	.AMpBM_0_result_sig(AMpBM_0_result_sig[7:0]),
	.N_233_i(N_233_i),
	.N_231_i(N_231_i),
	.N_229_i(N_229_i),
	.N_227_i(N_227_i),
	.N_492_i(N_492_i),
	.N_476_i(N_476_i),
	.N_477_i(N_477_i),
	.N_478_i(N_478_i),
	.N_21_i(N_21_i),
	.N_225_i(N_225_i),
	.N_23_i(N_23_i),
	.N_277_i(N_277_i),
	.N_25_i(N_25_i),
	.N_27_i(N_27_i),
	.N_490_i(N_490_i),
	.N_491_i(N_491_i),
	.N_235_i(N_235_i),
	.N_698_i(N_698_i),
	.AMpBM_0_out_valid_sig(AMpBM_0_out_valid_sig),
	.FFT_out_valid(FFT_out_valid),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_AHB_Wrapper */

module FFT_Accel_system (
  Board_Buttons,
  DEVRST_N,
  GMII_COL,
  GMII_CRS,
  GMII_RXD,
  GMII_RX_CLK,
  GMII_RX_DV,
  GMII_RX_ER,
  GMII_TX_CLK,
  MDINT,
  USB_UART_TXD,
  Board_LEDs,
  ETH_NRESET,
  GMII_GTX_CLK,
  GMII_MDC,
  GMII_TXD,
  GMII_TX_EN,
  GMII_TX_ER,
  REFCLK_SEL,
  USB_UART_RXD,
  COMA_MODE,
  GMII_MDIO
)
;
input [1:0] Board_Buttons ;
input DEVRST_N ;
input GMII_COL ;
input GMII_CRS ;
input [7:0] GMII_RXD ;
input GMII_RX_CLK ;
input GMII_RX_DV ;
input GMII_RX_ER ;
input GMII_TX_CLK ;
input MDINT ;
input USB_UART_TXD ;
output [7:0] Board_LEDs ;
output ETH_NRESET ;
output GMII_GTX_CLK ;
output GMII_MDC ;
output [7:0] GMII_TXD ;
output GMII_TX_EN ;
output GMII_TX_ER ;
output [1:0] REFCLK_SEL ;
output USB_UART_RXD ;
output COMA_MODE ;
inout GMII_MDIO /* synthesis syn_tristate = 1 */ ;
wire DEVRST_N ;
wire GMII_COL ;
wire GMII_CRS ;
wire GMII_RX_CLK ;
wire GMII_RX_DV ;
wire GMII_RX_ER ;
wire GMII_TX_CLK ;
wire MDINT ;
wire USB_UART_TXD ;
wire ETH_NRESET ;
wire GMII_GTX_CLK ;
wire GMII_MDC ;
wire GMII_TX_EN ;
wire GMII_TX_ER ;
wire USB_UART_RXD ;
wire COMA_MODE ;
wire GMII_MDIO ;
wire [11:2] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR;
wire [15:0] CoreAHBLite_C0_0_AHBmslave0_HRDATA;
wire [1:1] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS;
wire [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA;
wire [15:0] FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA;
wire [15:0] CoreAHBLite_C0_0_AHBmslave0_HWDATA;
wire [3:1] \CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.masterAddrInProg ;
wire [4:4] \CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR ;
wire [1:0] Board_Buttons_c;
wire [7:0] GMII_RXD_c;
wire [7:0] GMII_TXD_c;
wire [3:2] \CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.M0GATEDHADDR ;
wire GND ;
wire FFT_Accel_system_sb_0_FIC_0_CLK ;
wire FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE ;
wire VCC ;
wire FFT_AHB_Wrapper_0_INT ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO ;
wire \CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.masterRegAddrSel  ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1 ;
wire GMII_COL_c ;
wire GMII_CRS_c ;
wire GMII_RX_CLK_c ;
wire GMII_RX_DV_c ;
wire GMII_RX_ER_c ;
wire GMII_TX_CLK_c ;
wire MDINT_c ;
wire USB_UART_TXD_c ;
wire GMII_MDIO_in ;
wire ETH_NRESET_c ;
wire GMII_GTX_CLK_c ;
wire GMII_MDC_c ;
wire GMII_TX_EN_c ;
wire GMII_TX_ER_c ;
wire USB_UART_RXD_c ;
wire CoreAHBLite_C0_0_AHBmslave0_HSELx ;
wire CoreAHBLite_C0_0_AHBmslave0_HWRITE ;
wire \CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.hwdata10  ;
wire \CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.M0GATEDHWRITE  ;
wire \CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.hsel3_0  ;
wire HSEL_1_0_0_a0 ;
wire CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i ;
wire FFT_AHB_Wrapper_0_INT_i ;
wire N_99_i ;
wire N_41_i ;
wire N_12_i ;
wire FFT_Accel_system_sb_0_MAC_GMII_MDO_EN ;
// @47:21
  INBUF \Board_Buttons_ibuf[0]  (
	.Y(Board_Buttons_c[0]),
	.PAD(Board_Buttons[0])
);
// @47:21
  INBUF \Board_Buttons_ibuf[1]  (
	.Y(Board_Buttons_c[1]),
	.PAD(Board_Buttons[1])
);
// @47:23
  INBUF GMII_COL_ibuf (
	.Y(GMII_COL_c),
	.PAD(GMII_COL)
);
// @47:24
  INBUF GMII_CRS_ibuf (
	.Y(GMII_CRS_c),
	.PAD(GMII_CRS)
);
// @47:25
  INBUF \GMII_RXD_ibuf[0]  (
	.Y(GMII_RXD_c[0]),
	.PAD(GMII_RXD[0])
);
// @47:25
  INBUF \GMII_RXD_ibuf[1]  (
	.Y(GMII_RXD_c[1]),
	.PAD(GMII_RXD[1])
);
// @47:25
  INBUF \GMII_RXD_ibuf[2]  (
	.Y(GMII_RXD_c[2]),
	.PAD(GMII_RXD[2])
);
// @47:25
  INBUF \GMII_RXD_ibuf[3]  (
	.Y(GMII_RXD_c[3]),
	.PAD(GMII_RXD[3])
);
// @47:25
  INBUF \GMII_RXD_ibuf[4]  (
	.Y(GMII_RXD_c[4]),
	.PAD(GMII_RXD[4])
);
// @47:25
  INBUF \GMII_RXD_ibuf[5]  (
	.Y(GMII_RXD_c[5]),
	.PAD(GMII_RXD[5])
);
// @47:25
  INBUF \GMII_RXD_ibuf[6]  (
	.Y(GMII_RXD_c[6]),
	.PAD(GMII_RXD[6])
);
// @47:25
  INBUF \GMII_RXD_ibuf[7]  (
	.Y(GMII_RXD_c[7]),
	.PAD(GMII_RXD[7])
);
// @47:26
  INBUF GMII_RX_CLK_ibuf (
	.Y(GMII_RX_CLK_c),
	.PAD(GMII_RX_CLK)
);
// @47:27
  INBUF GMII_RX_DV_ibuf (
	.Y(GMII_RX_DV_c),
	.PAD(GMII_RX_DV)
);
// @47:28
  INBUF GMII_RX_ER_ibuf (
	.Y(GMII_RX_ER_c),
	.PAD(GMII_RX_ER)
);
// @47:29
  INBUF GMII_TX_CLK_ibuf (
	.Y(GMII_TX_CLK_c),
	.PAD(GMII_TX_CLK)
);
// @47:30
  INBUF MDINT_ibuf (
	.Y(MDINT_c),
	.PAD(MDINT)
);
// @47:31
  INBUF USB_UART_TXD_ibuf (
	.Y(USB_UART_TXD_c),
	.PAD(USB_UART_TXD)
);
// @47:44
  BIBUF GMII_MDIO_iobuf (
	.Y(GMII_MDIO_in),
	.PAD(GMII_MDIO),
	.D(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.E(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[0]  (
	.PAD(Board_LEDs[0]),
	.D(MDINT_c)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[1]  (
	.PAD(Board_LEDs[1]),
	.D(FFT_AHB_Wrapper_0_INT_i)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[2]  (
	.PAD(Board_LEDs[2]),
	.D(VCC)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[3]  (
	.PAD(Board_LEDs[3]),
	.D(VCC)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[4]  (
	.PAD(Board_LEDs[4]),
	.D(VCC)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[5]  (
	.PAD(Board_LEDs[5]),
	.D(VCC)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[6]  (
	.PAD(Board_LEDs[6]),
	.D(VCC)
);
// @47:33
  OUTBUF \Board_LEDs_obuf[7]  (
	.PAD(Board_LEDs[7]),
	.D(VCC)
);
// @47:34
  OUTBUF ETH_NRESET_obuf (
	.PAD(ETH_NRESET),
	.D(ETH_NRESET_c)
);
// @47:35
  OUTBUF GMII_GTX_CLK_obuf (
	.PAD(GMII_GTX_CLK),
	.D(GMII_GTX_CLK_c)
);
// @47:36
  OUTBUF GMII_MDC_obuf (
	.PAD(GMII_MDC),
	.D(GMII_MDC_c)
);
// @47:37
  OUTBUF \GMII_TXD_obuf[0]  (
	.PAD(GMII_TXD[0]),
	.D(GMII_TXD_c[0])
);
// @47:37
  OUTBUF \GMII_TXD_obuf[1]  (
	.PAD(GMII_TXD[1]),
	.D(GMII_TXD_c[1])
);
// @47:37
  OUTBUF \GMII_TXD_obuf[2]  (
	.PAD(GMII_TXD[2]),
	.D(GMII_TXD_c[2])
);
// @47:37
  OUTBUF \GMII_TXD_obuf[3]  (
	.PAD(GMII_TXD[3]),
	.D(GMII_TXD_c[3])
);
// @47:37
  OUTBUF \GMII_TXD_obuf[4]  (
	.PAD(GMII_TXD[4]),
	.D(GMII_TXD_c[4])
);
// @47:37
  OUTBUF \GMII_TXD_obuf[5]  (
	.PAD(GMII_TXD[5]),
	.D(GMII_TXD_c[5])
);
// @47:37
  OUTBUF \GMII_TXD_obuf[6]  (
	.PAD(GMII_TXD[6]),
	.D(GMII_TXD_c[6])
);
// @47:37
  OUTBUF \GMII_TXD_obuf[7]  (
	.PAD(GMII_TXD[7]),
	.D(GMII_TXD_c[7])
);
// @47:38
  OUTBUF GMII_TX_EN_obuf (
	.PAD(GMII_TX_EN),
	.D(GMII_TX_EN_c)
);
// @47:39
  OUTBUF GMII_TX_ER_obuf (
	.PAD(GMII_TX_ER),
	.D(GMII_TX_ER_c)
);
// @47:40
  OUTBUF \REFCLK_SEL_obuf[0]  (
	.PAD(REFCLK_SEL[0]),
	.D(GND)
);
// @47:40
  OUTBUF \REFCLK_SEL_obuf[1]  (
	.PAD(REFCLK_SEL[1]),
	.D(VCC)
);
// @47:41
  OUTBUF USB_UART_RXD_obuf (
	.PAD(USB_UART_RXD),
	.D(USB_UART_RXD_c)
);
// @47:43
  OUTBUF COMA_MODE_obuf (
	.PAD(COMA_MODE),
	.D(GND)
);
// @47:386
  CoreAHBLite_C0 CoreAHBLite_C0_0 (
	.masterAddrInProg(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.masterAddrInProg [3:1]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15:0]),
	.CoreAHBLite_C0_0_AHBmslave0_HWDATA(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15:0]),
	.regHADDR_0(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR [4]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[2]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[3]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[4]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[8]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[9]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[10]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[11]),
	.CoreAHBLite_C0_0_AHBmslave0_HRDATA(CoreAHBLite_C0_0_AHBmslave0_HRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS[1]),
	.M0GATEDHADDR(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.M0GATEDHADDR [3:2]),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.hwdata10(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.hwdata10 ),
	.hsel3_0(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.hsel3_0 ),
	.HSEL_1_0_0_a0(HSEL_1_0_0_a0),
	.CoreAHBLite_C0_0_AHBmslave0_HWRITE(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.CoreAHBLite_C0_0_AHBmslave0_HSELx(CoreAHBLite_C0_0_AHBmslave0_HSELx),
	.ETH_NRESET_c(ETH_NRESET_c),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.masterRegAddrSel(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.masterRegAddrSel ),
	.M0GATEDHWRITE(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.M0GATEDHWRITE ),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.N_99_i(N_99_i),
	.N_41_i(N_41_i),
	.N_12_i(N_12_i)
);
// @47:419
  FFT_Accel_system_sb FFT_Accel_system_sb_0 (
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[2]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_1(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[3]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_2(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[4]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_6(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[8]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_7(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[9]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_8(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[10]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_9(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[11]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HTRANS[1]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[15:0]),
	.GMII_TXD_c(GMII_TXD_c[7:0]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HRDATA[15:0]),
	.Board_Buttons_c(Board_Buttons_c[1:0]),
	.GMII_RXD_c(GMII_RXD_c[7:0]),
	.MDINT_c(MDINT_c),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWRITE),
	.GMII_MDC_c(GMII_MDC_c),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO_EN(FFT_Accel_system_sb_0_MAC_GMII_MDO_EN),
	.FFT_Accel_system_sb_0_MAC_GMII_MDO(FFT_Accel_system_sb_0_MAC_GMII_MDO),
	.USB_UART_RXD_c(USB_UART_RXD_c),
	.GMII_TX_EN_c(GMII_TX_EN_c),
	.GMII_TX_ER_c(GMII_TX_ER_c),
	.GMII_COL_c(GMII_COL_c),
	.GMII_CRS_c(GMII_CRS_c),
	.FFT_AHB_Wrapper_0_INT(FFT_AHB_Wrapper_0_INT),
	.N_41_i(N_41_i),
	.N_12_i(N_12_i),
	.GMII_MDIO_in(GMII_MDIO_in),
	.USB_UART_TXD_c(USB_UART_TXD_c),
	.GMII_RX_CLK_c(GMII_RX_CLK_c),
	.GMII_RX_DV_c(GMII_RX_DV_c),
	.GMII_RX_ER_c(GMII_RX_ER_c),
	.GMII_TX_CLK_c(GMII_TX_CLK_c),
	.ETH_NRESET_c(ETH_NRESET_c),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.GMII_GTX_CLK_c(GMII_GTX_CLK_c),
	.DEVRST_N(DEVRST_N)
);
// @47:476
  FFT_AHB_Wrapper FFT_AHB_Wrapper_0 (
	.M0GATEDHADDR(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.M0GATEDHADDR [3:2]),
	.regHADDR_0(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.regHADDR [4]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HADDR[4]),
	.masterAddrInProg(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.masterAddrInProg [3:1]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_3(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[3]),
	.FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA_0(FFT_Accel_system_sb_0_FIC_0_AMBA_MASTER_0_HWDATA[0]),
	.CoreAHBLite_C0_0_AHBmslave0_HWDATA(CoreAHBLite_C0_0_AHBmslave0_HWDATA[15:0]),
	.CoreAHBLite_C0_0_AHBmslave0_HRDATA(CoreAHBLite_C0_0_AHBmslave0_HRDATA[15:0]),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1_i),
	.masterRegAddrSel(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.masterstage_0.masterRegAddrSel ),
	.CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1(CoreAHBLite_C0_0_AHBmslave0_HREADY_i_1),
	.hsel3_0(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.hsel3_0 ),
	.M0GATEDHWRITE(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.M0GATEDHWRITE ),
	.HSEL_1_0_0_a0(HSEL_1_0_0_a0),
	.N_99_i(N_99_i),
	.hwdata10(\CoreAHBLite_C0_0.CoreAHBLite_C0_0.matrix4x16.slavestage_0.hwdata10 ),
	.CoreAHBLite_C0_0_AHBmslave0_HWRITE(CoreAHBLite_C0_0_AHBmslave0_HWRITE),
	.CoreAHBLite_C0_0_AHBmslave0_HSELx(CoreAHBLite_C0_0_AHBmslave0_HSELx),
	.FFT_Accel_system_sb_0_FIC_0_CLK(FFT_Accel_system_sb_0_FIC_0_CLK),
	.ETH_NRESET_c(ETH_NRESET_c),
	.FFT_AHB_Wrapper_0_INT_i(FFT_AHB_Wrapper_0_INT_i),
	.FFT_AHB_Wrapper_0_INT(FFT_AHB_Wrapper_0_INT)
);
  GND GND_Z (
	.Y(GND)
);
  VCC VCC_Z (
	.Y(VCC)
);
endmodule /* FFT_Accel_system */

