#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Nov 27 17:37:22 2024
# Process ID: 6944
# Current directory: C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.runs/synth_1
# Command line: vivado.exe -log IMain.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source IMain.tcl
# Log file: C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.runs/synth_1/IMain.vds
# Journal file: C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.runs/synth_1\vivado.jou
# Running On        :DELLINS15
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 5700U with Radeon Graphics         
# CPU Frequency     :1797 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16483 MB
# Swap memory       :1073 MB
# Total Virtual     :17557 MB
# Available Virtual :6784 MB
#-----------------------------------------------------------
source IMain.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 507.305 ; gain = 198.633
Command: read_checkpoint -auto_incremental -incremental C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/utils_1/imports/synth_1/IMain.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/utils_1/imports/synth_1/IMain.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top IMain -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1379.844 ; gain = 448.504
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'IMain' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/IMain.vhd:51]
INFO: [Synth 8-638] synthesizing module 'UaRx' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaRx.vhd:46]
	Parameter RxDIV bound to: 10417 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudRateGen' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/BaudRateGen.vhd:39]
	Parameter NBits bound to: 14 - type: integer 
	Parameter Max bound to: 10417 - type: integer 
	Parameter First bound to: 5208 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudRateGen' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/BaudRateGen.vhd:39]
WARNING: [Synth 8-614] signal 'latch' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaRx.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'UaRx' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaRx.vhd:46]
INFO: [Synth 8-638] synthesizing module 'CommProtRx' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:50]
	Parameter HEADER_CHAR bound to: 68 - type: integer 
	Parameter TRAILER_CHAR bound to: 90 - type: integer 
	Parameter TIMEOUT bound to: 1000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'TTrigger' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/TTrigger.vhd:37]
	Parameter NBits bound to: 20 - type: integer 
	Parameter Max bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'TTrigger' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/TTrigger.vhd:37]
WARNING: [Synth 8-614] signal 'cmd' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:85]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'CommProtRx' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:50]
INFO: [Synth 8-638] synthesizing module 'UaTx' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaTx.vhd:48]
	Parameter TxDIV bound to: 10417 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BaudRateGen__parameterized0' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/BaudRateGen.vhd:39]
	Parameter NBits bound to: 14 - type: integer 
	Parameter Max bound to: 10417 - type: integer 
	Parameter First bound to: 10417 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BaudRateGen__parameterized0' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/BaudRateGen.vhd:39]
WARNING: [Synth 8-614] signal 'piUaTxData' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaTx.vhd:74]
WARNING: [Synth 8-614] signal 'latch' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaTx.vhd:91]
INFO: [Synth 8-256] done synthesizing module 'UaTx' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaTx.vhd:48]
INFO: [Synth 8-638] synthesizing module 'DecodeCmd' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/DecodeCmd.vhd:54]
	Parameter POWER_SEL_WIDTH bound to: 7 - type: integer 
	Parameter CTRL_PERIOD bound to: 1000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ModuleCounter' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ModuleCounter.vhd:37]
	Parameter NBits bound to: 20 - type: integer 
	Parameter Max bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ModuleCounter' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ModuleCounter.vhd:37]
WARNING: [Synth 8-614] signal 'auto' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/DecodeCmd.vhd:81]
WARNING: [Synth 8-614] signal 'power' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/DecodeCmd.vhd:81]
INFO: [Synth 8-256] done synthesizing module 'DecodeCmd' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/DecodeCmd.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HBridgeCtrl' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/HBridgeCtrl.vhd:51]
	Parameter POWER_SEL_WIDTH bound to: 7 - type: integer 
	Parameter PWM_DIV bound to: 100 - type: integer 
	Parameter PWM_PERIOD bound to: 10000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ModuleCounter__parameterized0' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ModuleCounter.vhd:37]
	Parameter NBits bound to: 20 - type: integer 
	Parameter Max bound to: 10000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ModuleCounter__parameterized0' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ModuleCounter.vhd:37]
INFO: [Synth 8-638] synthesizing module 'PwmGen' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/PwmGen.vhd:47]
	Parameter PWM_WIDTH bound to: 7 - type: integer 
	Parameter ARR bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PwmGen' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/PwmGen.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'HBridgeCtrl' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/HBridgeCtrl.vhd:51]
INFO: [Synth 8-638] synthesizing module 'ToDisplay' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ToDisplay.vhd:49]
	Parameter POWER_SEL_WIDTH bound to: 7 - type: integer 
	Parameter Max bound to: 100000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/Counter.vhd:47]
	Parameter NBitsMax bound to: 28 - type: integer 
	Parameter NBitsVal bound to: 3 - type: integer 
	Parameter Max bound to: 100000000 - type: integer 
	Parameter NVal bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Counter' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/Counter.vhd:47]
WARNING: [Synth 8-614] signal 'cv' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ToDisplay.vhd:59]
WARNING: [Synth 8-614] signal 'piTDPowerMD' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ToDisplay.vhd:59]
WARNING: [Synth 8-614] signal 'piTDPowerMI' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ToDisplay.vhd:59]
WARNING: [Synth 8-614] signal 'piTDMode' is read in the process but is not in the sensitivity list [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ToDisplay.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'ToDisplay' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/ToDisplay.vhd:49]
INFO: [Synth 8-638] synthesizing module 'HexToSevSeg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/HexToSevSeg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'HexToSevSeg' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/HexToSevSeg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'IMain' (0#1) [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/IMain.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element poDCMDSetMI_reg was removed.  [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/DecodeCmd.vhd:85]
WARNING: [Synth 8-5787] Register poDCMDSetMD_reg in module DecodeCmd is clocked by two different clocks in the same process. This may cause simulation mismatches and synthesis errors. Consider using different process statements  [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/DecodeCmd.vhd:84]
WARNING: [Synth 8-7129] Port piDCMDEna in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[15] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[14] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[13] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[12] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[7] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[6] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[5] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[4] in module DecodeCmd is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1495.219 ; gain = 563.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1495.219 ; gain = 563.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1495.219 ; gain = 563.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1495.219 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/constrs_1/new/IMain.xdc]
Finished Parsing XDC File [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/constrs_1/new/IMain.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/constrs_1/new/IMain.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/IMain_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/IMain_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1539.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1539.500 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UaRx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'CommProtRx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'UaTx'
WARNING: [Synth 8-3936] Found unconnected internal register 'avg_power_reg' and it is trimmed from '8' to '7' bits. [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/DecodeCmd.vhd:102]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
                     s10 |                             1010 |                             1010
                     s11 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UaRx'
WARNING: [Synth 8-327] inferring latch for variable 'poUaRxData_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaRx.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'brgrst_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaRx.vhd:58]
WARNING: [Synth 8-327] inferring latch for variable 'latch_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaRx.vhd:107]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                            00001 |                              000
                      s1 |                            00010 |                              001
                      s2 |                            00100 |                              010
                      s3 |                            01000 |                              011
                      s4 |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'CommProtRx'
WARNING: [Synth 8-327] inferring latch for variable 'poCPRxCmd_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'poCPRxData_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:108]
WARNING: [Synth 8-327] inferring latch for variable 'cmd_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:96]
WARNING: [Synth 8-327] inferring latch for variable 'data_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/CommProtRx.vhd:99]
WARNING: [Synth 8-327] inferring latch for variable 'poUaTxTx_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaTx.vhd:95]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                             0000 |                             0000
                      s1 |                             0001 |                             0001
                      s2 |                             0010 |                             0010
                      s3 |                             0011 |                             0011
                      s4 |                             0100 |                             0100
                      s5 |                             0101 |                             0101
                      s6 |                             0110 |                             0110
                      s7 |                             0111 |                             0111
                      s8 |                             1000 |                             1000
                      s9 |                             1001 |                             1001
                     s10 |                             1010 |                             1010
                     s11 |                             1011 |                             1011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'UaTx'
WARNING: [Synth 8-327] inferring latch for variable 'poUaTxC_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaTx.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'latch_reg' [C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.srcs/sources_1/new/UaTx.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   28 Bit       Adders := 1     
	   2 Input   20 Bit       Adders := 3     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               28 Bit    Registers := 1     
	               20 Bit    Registers := 3     
	               14 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 7     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   5 Input   16 Bit        Muxes := 1     
	  12 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    7 Bit        Muxes := 2     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 26    
	   7 Input    4 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
	   5 Input    1 Bit        Muxes := 2     
	  12 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port piDCMDEna in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[15] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[14] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[13] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[12] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[7] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[6] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[5] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port piDCMDData[4] in module DecodeCmd is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[15]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[14]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[13]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[12]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[7]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[6]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[5]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/poCPRxData_reg[4]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[15]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[14]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[13]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[12]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[7]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[6]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[5]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instCommProtRx/data_reg[4]) is unused and will be removed from module IMain.
WARNING: [Synth 8-3332] Sequential element (instUaTx/poUaTxC_reg) is unused and will be removed from module IMain.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------+---------------+----------------+
|Module Name | RTL Object    | Depth x Width | Implemented As | 
+------------+---------------+---------------+----------------+
|HexToSevSeg | poHTSSSOutput | 32x7          | LUT            | 
+------------+---------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    37|
|3     |LUT1   |    35|
|4     |LUT2   |   117|
|5     |LUT3   |    35|
|6     |LUT4   |    90|
|7     |LUT5   |    39|
|8     |LUT6   |    75|
|9     |FDCE   |   154|
|10    |FDPE   |    16|
|11    |FDRE   |    55|
|12    |FDSE   |    15|
|13    |LD     |    58|
|14    |LDC    |     7|
|15    |IBUF   |     8|
|16    |OBUF   |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1539.500 ; gain = 608.160
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 1539.500 ; gain = 563.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 1539.500 ; gain = 608.160
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1539.500 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1539.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 65 instances were transformed.
  LD => LDCE: 58 instances
  LDC => LDCE: 7 instances

Synth Design complete | Checksum: 240da75e
INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 60 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 1539.500 ; gain = 1026.152
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1539.500 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/patri/OneDrive/Documentos/vhdl/Integrador/Artix/IMain/IMain.runs/synth_1/IMain.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file IMain_utilization_synth.rpt -pb IMain_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 17:38:14 2024...
