\hypertarget{struct_l_p_c___g_i_m_a___t}{}\section{Referencia de la Estructura L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}
\label{struct_l_p_c___g_i_m_a___t}\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}


Global Input Multiplexer Array (G\+I\+MA) register block structure.  




{\ttfamily \#include $<$gima\+\_\+18xx\+\_\+43xx.\+h$>$}

\subsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ac4bf5433d58f70d1e052a2280feb6b32}{C\+A\+P0\+\_\+\+IN} \mbox{[}4\mbox{]}\mbox{[}4\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ae01400d9b9f4cd89700413fe60c7c1d0}{C\+T\+I\+N\+\_\+\+IN} \mbox{[}8\mbox{]}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_a402df8694f8b3f4840c01a87aa8530b8}{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ae0a40fafbcc2634d80a4601c9f831a2d}{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_a45f362c92ddf24199bfaa0bfe0b3193b}{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_ae0528f872252b965ea76fb4315eea4e8}{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_a370eea1cefafc9d083c4794bc893d906}{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_l_p_c___g_i_m_a___t_a3b18edfdc46f7cda6d9e2f258cb1ef39}{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}
\end{DoxyCompactItemize}


\subsection{Descripción detallada}
Global Input Multiplexer Array (G\+I\+MA) register block structure. 

Definición en la línea 47 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.



\subsection{Documentación de los campos}
\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN@{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}}
\index{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN@{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}{ADCHS_TRIGGER_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+H\+S\+\_\+\+T\+R\+I\+G\+G\+E\+R\+\_\+\+IN}\hypertarget{struct_l_p_c___g_i_m_a___t_a402df8694f8b3f4840c01a87aa8530b8}{}\label{struct_l_p_c___g_i_m_a___t_a402df8694f8b3f4840c01a87aa8530b8}
A\+D\+C\+HS trigger input multiplexer (G\+I\+MA output 24) 

Definición en la línea 50 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}}
\index{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}{ADCSTART0_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+S\+T\+A\+R\+T0\+\_\+\+IN}\hypertarget{struct_l_p_c___g_i_m_a___t_a370eea1cefafc9d083c4794bc893d906}{}\label{struct_l_p_c___g_i_m_a___t_a370eea1cefafc9d083c4794bc893d906}
A\+DC start0 input multiplexer (G\+I\+MA output 28) 

Definición en la línea 54 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}}
\index{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN@{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}{ADCSTART1_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t A\+D\+C\+S\+T\+A\+R\+T1\+\_\+\+IN}\hypertarget{struct_l_p_c___g_i_m_a___t_a3b18edfdc46f7cda6d9e2f258cb1ef39}{}\label{struct_l_p_c___g_i_m_a___t_a3b18edfdc46f7cda6d9e2f258cb1ef39}
A\+DC start1 input multiplexer (G\+I\+MA output 29) 

Definición en la línea 55 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!C\+A\+P0\+\_\+\+IN@{C\+A\+P0\+\_\+\+IN}}
\index{C\+A\+P0\+\_\+\+IN@{C\+A\+P0\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+A\+P0\+\_\+\+IN}{CAP0_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+A\+P0\+\_\+\+IN\mbox{[}4\mbox{]}\mbox{[}4\mbox{]}}\hypertarget{struct_l_p_c___g_i_m_a___t_ac4bf5433d58f70d1e052a2280feb6b32}{}\label{struct_l_p_c___g_i_m_a___t_ac4bf5433d58f70d1e052a2280feb6b32}
$<$ G\+I\+MA Structure Timer x C\+A\+P0\+\_\+y capture input multiplexer (G\+I\+MA output ((x$\ast$4)+y)) 

Definición en la línea 48 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!C\+T\+I\+N\+\_\+\+IN@{C\+T\+I\+N\+\_\+\+IN}}
\index{C\+T\+I\+N\+\_\+\+IN@{C\+T\+I\+N\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{C\+T\+I\+N\+\_\+\+IN}{CTIN_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t C\+T\+I\+N\+\_\+\+IN\mbox{[}8\mbox{]}}\hypertarget{struct_l_p_c___g_i_m_a___t_ae01400d9b9f4cd89700413fe60c7c1d0}{}\label{struct_l_p_c___g_i_m_a___t_ae01400d9b9f4cd89700413fe60c7c1d0}
S\+CT C\+T\+I\+N\+\_\+x capture input multiplexer (G\+I\+MA output (16+x)) 

Definición en la línea 49 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}}
\index{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}{EVENTROUTER_13_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+13\+\_\+\+IN}\hypertarget{struct_l_p_c___g_i_m_a___t_ae0a40fafbcc2634d80a4601c9f831a2d}{}\label{struct_l_p_c___g_i_m_a___t_ae0a40fafbcc2634d80a4601c9f831a2d}
Event router input 13 multiplexer (G\+I\+MA output 25) 

Definición en la línea 51 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}}
\index{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}{EVENTROUTER_14_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+14\+\_\+\+IN}\hypertarget{struct_l_p_c___g_i_m_a___t_a45f362c92ddf24199bfaa0bfe0b3193b}{}\label{struct_l_p_c___g_i_m_a___t_a45f362c92ddf24199bfaa0bfe0b3193b}
Event router input 14 multiplexer (G\+I\+MA output 26) 

Definición en la línea 52 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.

\index{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}!E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}}
\index{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN@{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}!L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T@{L\+P\+C\+\_\+\+G\+I\+M\+A\+\_\+T}}
\subsubsection[{\texorpdfstring{E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}{EVENTROUTER_16_IN}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t E\+V\+E\+N\+T\+R\+O\+U\+T\+E\+R\+\_\+16\+\_\+\+IN}\hypertarget{struct_l_p_c___g_i_m_a___t_ae0528f872252b965ea76fb4315eea4e8}{}\label{struct_l_p_c___g_i_m_a___t_ae0528f872252b965ea76fb4315eea4e8}
Event router input 16 multiplexer (G\+I\+MA output 27) 

Definición en la línea 53 del archivo gima\+\_\+18xx\+\_\+43xx.\+h.



La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{gima__18xx__43xx_8h}{gima\+\_\+18xx\+\_\+43xx.\+h}\end{DoxyCompactItemize}
