Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 11 17:11:08 2022
| Host         : DESKTOP-2US6NA4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  102         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (102)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (392)
5. checking no_input_delay (3)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (102)
--------------------------
 There are 102 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (392)
--------------------------------------------------
 There are 392 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  411          inf        0.000                      0                  411           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           411 Endpoints
Min Delay           411 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.812ns  (logic 6.577ns (28.832%)  route 16.235ns (71.168%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          1.733     6.558    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRA1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.704 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.519     7.223    execution_unit/RD1[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686     7.909 r  execution_unit/p_2_out_carry/O[0]
                         net (fo=1, routed)           0.654     8.563    instr_fetch/data0[0]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.862 r  instr_fetch/RAM_reg_0_15_0_0_i_6/O
                         net (fo=3, routed)           0.975     9.836    instr_fetch/RAM_reg_0_15_0_0_i_6_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  instr_fetch/RAM_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.907    11.867    MEMORY/RAM_reg_0_15_14_14/A0
    SLICE_X6Y15          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.115    11.983 r  MEMORY/RAM_reg_0_15_14_14/SP/O
                         net (fo=2, routed)           1.259    13.242    instr_fetch/MemData[14]
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.124    13.366 r  instr_fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.366    instr_decode/reg/cat_OBUF[6]_inst_i_4_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I1_O)      0.214    13.580 r  instr_decode/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.659    14.239    instr_decode/reg/digits_temp[14]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.297    14.536 r  instr_decode/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.521    17.058    instr_decode/reg/seven_seg/mux_output__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.154    17.212 r  instr_decode/reg/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.886    19.098    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    22.812 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.812    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.654ns  (logic 6.599ns (29.129%)  route 16.055ns (70.871%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          1.733     6.558    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRA1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.704 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.519     7.223    execution_unit/RD1[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686     7.909 r  execution_unit/p_2_out_carry/O[0]
                         net (fo=1, routed)           0.654     8.563    instr_fetch/data0[0]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.862 r  instr_fetch/RAM_reg_0_15_0_0_i_6/O
                         net (fo=3, routed)           0.975     9.836    instr_fetch/RAM_reg_0_15_0_0_i_6_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  instr_fetch/RAM_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.907    11.867    MEMORY/RAM_reg_0_15_14_14/A0
    SLICE_X6Y15          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.115    11.983 r  MEMORY/RAM_reg_0_15_14_14/SP/O
                         net (fo=2, routed)           1.259    13.242    instr_fetch/MemData[14]
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.124    13.366 r  instr_fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.366    instr_decode/reg/cat_OBUF[6]_inst_i_4_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I1_O)      0.214    13.580 r  instr_decode/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.659    14.239    instr_decode/reg/digits_temp[14]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.297    14.536 r  instr_decode/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.511    17.048    instr_decode/reg/seven_seg/mux_output__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.152    17.200 r  instr_decode/reg/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.716    18.916    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    22.654 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    22.654    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.626ns  (logic 6.596ns (29.151%)  route 16.031ns (70.849%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          1.733     6.558    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRA1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.704 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.519     7.223    execution_unit/RD1[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686     7.909 r  execution_unit/p_2_out_carry/O[0]
                         net (fo=1, routed)           0.654     8.563    instr_fetch/data0[0]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.862 r  instr_fetch/RAM_reg_0_15_0_0_i_6/O
                         net (fo=3, routed)           0.975     9.836    instr_fetch/RAM_reg_0_15_0_0_i_6_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  instr_fetch/RAM_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.907    11.867    MEMORY/RAM_reg_0_15_15_15/A0
    SLICE_X6Y15          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    11.973 r  MEMORY/RAM_reg_0_15_15_15/SP/O
                         net (fo=2, routed)           0.726    12.699    instr_fetch/MemData[15]
    SLICE_X7Y18          LUT5 (Prop_lut5_I3_O)        0.124    12.823 r  instr_fetch/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    12.823    instr_decode/reg/cat_OBUF[6]_inst_i_2_2
    SLICE_X7Y18          MUXF7 (Prop_muxf7_I1_O)      0.217    13.040 r  instr_decode/reg/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.843    13.883    instr_decode/reg/digits_temp[15]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.299    14.182 r  instr_decode/reg/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.691    16.873    instr_decode/reg/seven_seg/mux_output__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.152    17.025 r  instr_decode/reg/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.862    18.887    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    22.626 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.626    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.561ns  (logic 6.362ns (28.201%)  route 16.198ns (71.799%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          1.733     6.558    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRA1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.704 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.519     7.223    execution_unit/RD1[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686     7.909 r  execution_unit/p_2_out_carry/O[0]
                         net (fo=1, routed)           0.654     8.563    instr_fetch/data0[0]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.862 r  instr_fetch/RAM_reg_0_15_0_0_i_6/O
                         net (fo=3, routed)           0.975     9.836    instr_fetch/RAM_reg_0_15_0_0_i_6_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  instr_fetch/RAM_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.907    11.867    MEMORY/RAM_reg_0_15_14_14/A0
    SLICE_X6Y15          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.115    11.983 r  MEMORY/RAM_reg_0_15_14_14/SP/O
                         net (fo=2, routed)           1.259    13.242    instr_fetch/MemData[14]
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.124    13.366 r  instr_fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.366    instr_decode/reg/cat_OBUF[6]_inst_i_4_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I1_O)      0.214    13.580 r  instr_decode/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.659    14.239    instr_decode/reg/digits_temp[14]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.297    14.536 r  instr_decode/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.511    17.048    instr_decode/reg/seven_seg/mux_output__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124    17.172 r  instr_decode/reg/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.860    19.032    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.561 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.561    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.347ns  (logic 6.338ns (28.361%)  route 16.009ns (71.639%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          1.733     6.558    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRA1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.704 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.519     7.223    execution_unit/RD1[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686     7.909 r  execution_unit/p_2_out_carry/O[0]
                         net (fo=1, routed)           0.654     8.563    instr_fetch/data0[0]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.862 r  instr_fetch/RAM_reg_0_15_0_0_i_6/O
                         net (fo=3, routed)           0.975     9.836    instr_fetch/RAM_reg_0_15_0_0_i_6_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  instr_fetch/RAM_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.907    11.867    MEMORY/RAM_reg_0_15_14_14/A0
    SLICE_X6Y15          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.115    11.983 r  MEMORY/RAM_reg_0_15_14_14/SP/O
                         net (fo=2, routed)           1.259    13.242    instr_fetch/MemData[14]
    SLICE_X8Y16          LUT5 (Prop_lut5_I3_O)        0.124    13.366 r  instr_fetch/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    13.366    instr_decode/reg/cat_OBUF[6]_inst_i_4_0
    SLICE_X8Y16          MUXF7 (Prop_muxf7_I1_O)      0.214    13.580 r  instr_decode/reg/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.659    14.239    instr_decode/reg/digits_temp[14]
    SLICE_X9Y16          LUT6 (Prop_lut6_I2_O)        0.297    14.536 r  instr_decode/reg/cat_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           2.521    17.058    instr_decode/reg/seven_seg/mux_output__31[2]
    SLICE_X65Y17         LUT4 (Prop_lut4_I1_O)        0.124    17.182 r  instr_decode/reg/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.661    18.842    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.347 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.347    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.246ns  (logic 6.363ns (28.606%)  route 15.882ns (71.394%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          1.733     6.558    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRA1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.704 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.519     7.223    execution_unit/RD1[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686     7.909 r  execution_unit/p_2_out_carry/O[0]
                         net (fo=1, routed)           0.654     8.563    instr_fetch/data0[0]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.862 r  instr_fetch/RAM_reg_0_15_0_0_i_6/O
                         net (fo=3, routed)           0.975     9.836    instr_fetch/RAM_reg_0_15_0_0_i_6_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  instr_fetch/RAM_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.907    11.867    MEMORY/RAM_reg_0_15_15_15/A0
    SLICE_X6Y15          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    11.973 r  MEMORY/RAM_reg_0_15_15_15/SP/O
                         net (fo=2, routed)           0.726    12.699    instr_fetch/MemData[15]
    SLICE_X7Y18          LUT5 (Prop_lut5_I3_O)        0.124    12.823 r  instr_fetch/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    12.823    instr_decode/reg/cat_OBUF[6]_inst_i_2_2
    SLICE_X7Y18          MUXF7 (Prop_muxf7_I1_O)      0.217    13.040 r  instr_decode/reg/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.843    13.883    instr_decode/reg/digits_temp[15]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.299    14.182 r  instr_decode/reg/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.691    16.873    instr_decode/reg/seven_seg/mux_output__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.997 r  instr_decode/reg/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.713    18.710    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    22.246 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.246    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.970ns  (logic 6.348ns (28.896%)  route 15.621ns (71.104%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=2 LUT5=2 LUT6=3 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          1.733     6.558    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRA1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     6.704 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMA/O
                         net (fo=6, routed)           0.519     7.223    execution_unit/RD1[0]
    SLICE_X11Y14         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.686     7.909 r  execution_unit/p_2_out_carry/O[0]
                         net (fo=1, routed)           0.654     8.563    instr_fetch/data0[0]
    SLICE_X11Y13         LUT6 (Prop_lut6_I5_O)        0.299     8.862 r  instr_fetch/RAM_reg_0_15_0_0_i_6/O
                         net (fo=3, routed)           0.975     9.836    instr_fetch/RAM_reg_0_15_0_0_i_6_n_0
    SLICE_X12Y14         LUT6 (Prop_lut6_I0_O)        0.124     9.960 r  instr_fetch/RAM_reg_0_15_0_0_i_2/O
                         net (fo=17, routed)          1.907    11.867    MEMORY/RAM_reg_0_15_15_15/A0
    SLICE_X6Y15          RAMS32 (Prop_rams32_ADR0_O)
                                                      0.105    11.973 f  MEMORY/RAM_reg_0_15_15_15/SP/O
                         net (fo=2, routed)           0.726    12.699    instr_fetch/MemData[15]
    SLICE_X7Y18          LUT5 (Prop_lut5_I3_O)        0.124    12.823 f  instr_fetch/cat_OBUF[6]_inst_i_27/O
                         net (fo=1, routed)           0.000    12.823    instr_decode/reg/cat_OBUF[6]_inst_i_2_2
    SLICE_X7Y18          MUXF7 (Prop_muxf7_I1_O)      0.217    13.040 f  instr_decode/reg/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.843    13.883    instr_decode/reg/digits_temp[15]
    SLICE_X8Y16          LUT6 (Prop_lut6_I2_O)        0.299    14.182 f  instr_decode/reg/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           2.481    16.663    instr_decode/reg/seven_seg/mux_output__31[3]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124    16.787 r  instr_decode/reg/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663    18.450    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    21.970 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    21.970    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_fetch/PC_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.365ns  (logic 3.805ns (24.764%)  route 11.560ns (75.237%))
  Logic Levels:           13  (CARRY4=2 FDRE=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          2.176     7.001    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRC1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.154 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMC/O
                         net (fo=7, routed)           0.509     7.664    instr_fetch/RD1[4]
    SLICE_X11Y15         LUT5 (Prop_lut5_I4_O)        0.331     7.995 r  instr_fetch/p_2_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.995    execution_unit/Rf_sig_reg_r1_0_7_0_5_i_23[0]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.542 r  execution_unit/p_2_out_carry__0/O[2]
                         net (fo=1, routed)           0.839     9.380    instr_fetch/data0[6]
    SLICE_X12Y15         LUT6 (Prop_lut6_I5_O)        0.302     9.682 r  instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_16/O
                         net (fo=1, routed)           0.000     9.682    instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_16_n_0
    SLICE_X12Y15         MUXF7 (Prop_muxf7_I1_O)      0.247     9.929 r  instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_8/O
                         net (fo=3, routed)           1.017    10.946    instr_fetch/PC_reg[3]_4
    SLICE_X9Y15          LUT4 (Prop_lut4_I1_O)        0.298    11.244 f  instr_fetch/plusOp_carry_i_12/O
                         net (fo=1, routed)           0.730    11.974    instr_fetch/plusOp_carry_i_12_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I4_O)        0.124    12.098 r  instr_fetch/plusOp_carry_i_6/O
                         net (fo=7, routed)           0.863    12.961    instr_fetch/plusOp_carry_i_6_n_0
    SLICE_X4Y14          LUT5 (Prop_lut5_I2_O)        0.124    13.085 r  instr_fetch/plusOp_carry_i_4/O
                         net (fo=1, routed)           0.000    13.085    execution_unit/S[1]
    SLICE_X4Y14          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.725 r  execution_unit/plusOp_carry/O[3]
                         net (fo=1, routed)           0.782    14.507    instr_fetch/Mux1[3]
    SLICE_X4Y19          LUT3 (Prop_lut3_I2_O)        0.335    14.842 r  instr_fetch/PC[3]_i_1/O
                         net (fo=1, routed)           0.524    15.365    instr_fetch/Mux2[3]
    SLICE_X4Y19          FDRE                                         r  instr_fetch/PC_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_fetch/PC_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.363ns  (logic 4.399ns (28.633%)  route 10.964ns (71.367%))
  Logic Levels:           16  (CARRY4=5 FDRE=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          2.176     7.001    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRC1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.154 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMC/O
                         net (fo=7, routed)           0.509     7.664    instr_fetch/RD1[4]
    SLICE_X11Y15         LUT5 (Prop_lut5_I4_O)        0.331     7.995 r  instr_fetch/p_2_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.995    execution_unit/Rf_sig_reg_r1_0_7_0_5_i_23[0]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.527 r  execution_unit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.527    execution_unit/p_2_out_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.840 f  execution_unit/p_2_out_carry__1/O[3]
                         net (fo=1, routed)           0.579     9.419    instr_fetch/data0[11]
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.306     9.725 f  instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_22/O
                         net (fo=1, routed)           0.000     9.725    instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_22_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     9.939 f  instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_11/O
                         net (fo=3, routed)           0.991    10.930    instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_11_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I2_O)        0.297    11.227 f  instr_fetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.665    11.892    instr_fetch/plusOp_carry_i_13_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.124    12.016 r  instr_fetch/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.127    13.143    instr_fetch/plusOp_carry_i_7_n_0
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.124    13.267 r  instr_fetch/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.267    execution_unit/PC_reg[7][1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.817 r  execution_unit/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.817    execution_unit/plusOp_carry__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  execution_unit/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.931    execution_unit/plusOp_carry__1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.265 r  execution_unit/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.795    15.060    instr_fetch/Mux1[13]
    SLICE_X4Y19          LUT3 (Prop_lut3_I2_O)        0.303    15.363 r  instr_fetch/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    15.363    instr_fetch/Mux2[13]
    SLICE_X4Y19          FDRE                                         r  instr_fetch/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_fetch/PC_reg[15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.357ns  (logic 4.381ns (28.527%)  route 10.976ns (71.473%))
  Logic Levels:           16  (CARRY4=5 FDRE=1 LUT3=1 LUT4=2 LUT5=4 LUT6=1 MUXF7=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[6]/C
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  instr_fetch/PC_reg[6]/Q
                         net (fo=6, routed)           0.985     1.441    instr_fetch/PC[6]
    SLICE_X7Y16          LUT4 (Prop_lut4_I1_O)        0.124     1.565 r  instr_fetch/led_OBUF[6]_inst_i_2/O
                         net (fo=56, routed)          3.137     4.702    instr_fetch/led_OBUF[6]_inst_i_2_n_0
    SLICE_X6Y18          LUT5 (Prop_lut5_I3_O)        0.124     4.826 r  instr_fetch/Rf_sig_reg_r1_0_7_0_5_i_10/O
                         net (fo=19, routed)          2.176     7.001    instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/ADDRC1
    SLICE_X8Y14          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     7.154 r  instr_decode/reg/Rf_sig_reg_r1_0_7_0_5/RAMC/O
                         net (fo=7, routed)           0.509     7.664    instr_fetch/RD1[4]
    SLICE_X11Y15         LUT5 (Prop_lut5_I4_O)        0.331     7.995 r  instr_fetch/p_2_out_carry__0_i_4/O
                         net (fo=1, routed)           0.000     7.995    execution_unit/Rf_sig_reg_r1_0_7_0_5_i_23[0]
    SLICE_X11Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.527 r  execution_unit/p_2_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.527    execution_unit/p_2_out_carry__0_n_0
    SLICE_X11Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.840 f  execution_unit/p_2_out_carry__1/O[3]
                         net (fo=1, routed)           0.579     9.419    instr_fetch/data0[11]
    SLICE_X12Y17         LUT6 (Prop_lut6_I5_O)        0.306     9.725 f  instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_22/O
                         net (fo=1, routed)           0.000     9.725    instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_22_n_0
    SLICE_X12Y17         MUXF7 (Prop_muxf7_I1_O)      0.214     9.939 f  instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_11/O
                         net (fo=3, routed)           0.991    10.930    instr_fetch/Rf_sig_reg_r1_0_7_6_11_i_11_n_0
    SLICE_X10Y18         LUT4 (Prop_lut4_I2_O)        0.297    11.227 f  instr_fetch/plusOp_carry_i_13/O
                         net (fo=1, routed)           0.665    11.892    instr_fetch/plusOp_carry_i_13_n_0
    SLICE_X8Y18          LUT5 (Prop_lut5_I4_O)        0.124    12.016 r  instr_fetch/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.127    13.143    instr_fetch/plusOp_carry_i_7_n_0
    SLICE_X4Y15          LUT5 (Prop_lut5_I3_O)        0.124    13.267 r  instr_fetch/plusOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    13.267    execution_unit/PC_reg[7][1]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.817 r  execution_unit/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.817    execution_unit/plusOp_carry__0_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.931 r  execution_unit/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.931    execution_unit/plusOp_carry__1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.244 r  execution_unit/plusOp_carry__2/O[3]
                         net (fo=1, routed)           0.807    15.051    instr_fetch/Mux1[15]
    SLICE_X4Y19          LUT3 (Prop_lut3_I2_O)        0.306    15.357 r  instr_fetch/PC[15]_i_3/O
                         net (fo=1, routed)           0.000    15.357    instr_fetch/Mux2[15]
    SLICE_X4Y19          FDRE                                         r  instr_fetch/PC_reg[15]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 monopuls_3/s_q1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_3/s_q2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE                         0.000     0.000 r  monopuls_3/s_q1_reg/C
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  monopuls_3/s_q1_reg/Q
                         net (fo=1, routed)           0.110     0.274    monopuls_3/s_q1_reg_n_0
    SLICE_X2Y12          FDRE                                         r  monopuls_3/s_q2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_1/s_q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_1/s_q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.622%)  route 0.182ns (56.378%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y13          FDRE                         0.000     0.000 r  monopuls_1/s_q2_reg/C
    SLICE_X7Y13          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopuls_1/s_q2_reg/Q
                         net (fo=3, routed)           0.182     0.323    monopuls_1/s_q2
    SLICE_X7Y16          FDRE                                         r  monopuls_1/s_q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_3/s_q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_3/s_q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.484%)  route 0.181ns (52.516%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE                         0.000     0.000 r  monopuls_3/s_q2_reg/C
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  monopuls_3/s_q2_reg/Q
                         net (fo=2, routed)           0.181     0.345    monopuls_3/s_q2
    SLICE_X2Y12          FDRE                                         r  monopuls_3/s_q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instr_fetch/PC_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            instr_fetch/PC_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDRE                         0.000     0.000 r  instr_fetch/PC_reg[1]/C
    SLICE_X5Y14          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  instr_fetch/PC_reg[1]/Q
                         net (fo=58, routed)          0.180     0.321    instr_fetch/PC[1]
    SLICE_X5Y14          LUT6 (Prop_lut6_I3_O)        0.045     0.366 r  instr_fetch/PC[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    instr_fetch/Mux2[1]
    SLICE_X5Y14          FDRE                                         r  instr_fetch/PC_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_1/s_counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_1/s_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  monopuls_1/s_counter_reg[11]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopuls_1/s_counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    monopuls_1/seven_seg/counter_reg[11]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  monopuls_1/s_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    monopuls_1/s_counter_reg[8]_i_1_n_4
    SLICE_X11Y11         FDRE                                         r  monopuls_1/s_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_1/s_counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_1/s_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y9          FDRE                         0.000     0.000 r  monopuls_1/s_counter_reg[3]/C
    SLICE_X11Y9          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopuls_1/s_counter_reg[3]/Q
                         net (fo=2, routed)           0.119     0.260    monopuls_1/seven_seg/counter_reg[3]
    SLICE_X11Y9          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  monopuls_1/s_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    monopuls_1/s_counter_reg[0]_i_1_n_4
    SLICE_X11Y9          FDRE                                         r  monopuls_1/s_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_1/s_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_1/s_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  monopuls_1/s_counter_reg[7]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopuls_1/s_counter_reg[7]/Q
                         net (fo=2, routed)           0.119     0.260    monopuls_1/seven_seg/counter_reg[7]
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  monopuls_1/s_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    monopuls_1/s_counter_reg[4]_i_1_n_4
    SLICE_X11Y10         FDRE                                         r  monopuls_1/s_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_1/s_counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_1/s_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE                         0.000     0.000 r  monopuls_1/s_counter_reg[12]/C
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopuls_1/s_counter_reg[12]/Q
                         net (fo=2, routed)           0.114     0.255    monopuls_1/seven_seg/counter_reg[12]
    SLICE_X11Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.370 r  monopuls_1/s_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.370    monopuls_1/s_counter_reg[12]_i_1_n_7
    SLICE_X11Y12         FDRE                                         r  monopuls_1/s_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_1/s_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_1/s_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y10         FDRE                         0.000     0.000 r  monopuls_1/s_counter_reg[4]/C
    SLICE_X11Y10         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopuls_1/s_counter_reg[4]/Q
                         net (fo=2, routed)           0.116     0.257    monopuls_1/seven_seg/counter_reg[4]
    SLICE_X11Y10         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  monopuls_1/s_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    monopuls_1/s_counter_reg[4]_i_1_n_7
    SLICE_X11Y10         FDRE                                         r  monopuls_1/s_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 monopuls_1/s_counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            monopuls_1/s_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y11         FDRE                         0.000     0.000 r  monopuls_1/s_counter_reg[8]/C
    SLICE_X11Y11         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  monopuls_1/s_counter_reg[8]/Q
                         net (fo=2, routed)           0.116     0.257    monopuls_1/seven_seg/counter_reg[8]
    SLICE_X11Y11         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.372 r  monopuls_1/s_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.372    monopuls_1/s_counter_reg[8]_i_1_n_7
    SLICE_X11Y11         FDRE                                         r  monopuls_1/s_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------





