{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580819259096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580819259096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 13:27:38 2020 " "Processing started: Tue Feb 04 13:27:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580819259096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580819259096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGprojekat -c FPGprojekat " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGprojekat -c FPGprojekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580819259097 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580819259505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgprojekat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fpgprojekat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGprojekat " "Found entity 1: FPGprojekat" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pozadina.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pozadina.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pozadina " "Found entity 1: Pozadina" {  } { { "Pozadina.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Pozadina.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kvadrat.bdf 1 1 " "Found 1 design units, including 1 entities, in source file kvadrat.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Kvadrat " "Found entity 1: Kvadrat" {  } { { "Kvadrat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Kvadrat.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259564 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/FallingEdge.bdf " "Can't analyze file -- file output_files/FallingEdge.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1580819259568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fallingedge.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fallingedge.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FallingEdge " "Found entity 1: FallingEdge" {  } { { "FallingEdge.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FallingEdge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259570 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/Tajmer.bdf " "Can't analyze file -- file output_files/Tajmer.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1580819259574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tajmer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tajmer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Tajmer " "Found entity 1: Tajmer" {  } { { "Tajmer.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Tajmer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "strelica.bdf 1 1 " "Found 1 design units, including 1 entities, in source file strelica.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Strelica " "Found entity 1: Strelica" {  } { { "Strelica.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rand1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAND1 " "Found entity 1: RAND1" {  } { { "RAND1.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/RAND1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259583 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/RAND2.bdf " "Can't analyze file -- file output_files/RAND2.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1580819259587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rand2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rand2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAND2 " "Found entity 1: RAND2" {  } { { "RAND2.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/RAND2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259589 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/SedmoSegmentniD.bdf " "Can't analyze file -- file output_files/SedmoSegmentniD.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1580819259593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sedmosegmentnid.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sedmosegmentnid.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SedmoSegmentniD " "Found entity 1: SedmoSegmentniD" {  } { { "SedmoSegmentniD.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ad.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ad " "Found entity 1: ad" {  } { { "ad.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bd " "Found entity 1: bd" {  } { { "bd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cd " "Found entity 1: cd" {  } { { "cd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dd " "Found entity 1: dd" {  } { { "dd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ed.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ed.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ed " "Found entity 1: ed" {  } { { "ed.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ed.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fd " "Found entity 1: fd" {  } { { "fd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gd " "Found entity 1: gd" {  } { { "gd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dotd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dotd " "Found entity 1: dotd" {  } { { "dotd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dotd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sedmosegmentnij.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sedmosegmentnij.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SedmoSegmentniJ " "Found entity 1: SedmoSegmentniJ" {  } { { "SedmoSegmentniJ.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aj " "Found entity 1: aj" {  } { { "aj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/aj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bj " "Found entity 1: bj" {  } { { "bj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cj " "Found entity 1: cj" {  } { { "cj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file dj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 dj " "Found entity 1: dj" {  } { { "dj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ej.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ej.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ej " "Found entity 1: ej" {  } { { "ej.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ej.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 fj " "Found entity 1: fj" {  } { { "fj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 gj " "Found entity 1: gj" {  } { { "gj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819259637 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGprojekat " "Elaborating entity \"FPGprojekat\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1580819259731 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst61 " "Block or symbol \"NOT\" of instance \"inst61\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 568 928 976 600 "inst61" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259750 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst63 " "Block or symbol \"NOT\" of instance \"inst63\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 600 928 976 632 "inst63" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259750 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst65 " "Block or symbol \"NOT\" of instance \"inst65\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 632 928 976 664 "inst65" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259750 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst67 " "Block or symbol \"NOT\" of instance \"inst67\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 664 928 976 696 "inst67" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259750 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst71 " "Block or symbol \"NOT\" of instance \"inst71\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 304 928 976 336 "inst71" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259750 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst73 " "Block or symbol \"NOT\" of instance \"inst73\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 336 928 976 368 "inst73" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259751 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst76 " "Block or symbol \"NOT\" of instance \"inst76\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 368 928 976 400 "inst76" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259751 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst78 " "Block or symbol \"NOT\" of instance \"inst78\" overlaps another block or symbol" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 400 928 976 432 "inst78" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1580819259751 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "a_jed " "Pin \"a_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -136 728 904 -120 "a_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "b_jed " "Pin \"b_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -120 728 904 -104 "b_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "c_jed " "Pin \"c_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -104 728 904 -88 "c_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "d_jed " "Pin \"d_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -88 728 904 -72 "d_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "e_jed " "Pin \"e_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -72 728 904 -56 "e_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "f_jed " "Pin \"f_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -56 728 904 -40 "f_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "g_jed " "Pin \"g_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -40 728 904 -24 "g_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dp_jed " "Pin \"dp_jed\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -24 728 904 -8 "dp_jed" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "a_des " "Pin \"a_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 40 728 904 56 "a_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "b_des " "Pin \"b_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 56 728 904 72 "b_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "c_des " "Pin \"c_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 72 728 904 88 "c_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "d_des " "Pin \"d_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 88 728 904 104 "d_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259752 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "e_des " "Pin \"e_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 104 728 904 120 "e_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259753 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "f_des " "Pin \"f_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 120 728 904 136 "f_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259753 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "g_des " "Pin \"g_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 136 728 904 152 "g_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259753 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dp_des " "Pin \"dp_des\" is missing source" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 152 728 904 168 "dp_des" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Quartus II" 0 -1 1580819259753 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vgacontroller.bdf 1 1 " "Using design file vgacontroller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 VGAController " "Found entity 1: VGAController" {  } { { "vgacontroller.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819259789 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819259789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGAController VGAController:inst123 " "Elaborating entity \"VGAController\" for hierarchy \"VGAController:inst123\"" {  } { { "FPGprojekat.bdf" "inst123" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -104 -376 -248 24 "inst123" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819259790 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cmpx.vhd 2 1 " "Using design file cmpx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CMPX-rtl " "Found design unit 1: CMPX-rtl" {  } { { "cmpx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/cmpx.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260141 ""} { "Info" "ISGN_ENTITY_NAME" "1 CMPX " "Found entity 1: CMPX" {  } { { "cmpx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/cmpx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260141 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst123\|CMPX:inst7 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst123\|CMPX:inst7\"" {  } { { "vgacontroller.bdf" "inst7" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 648 936 1096 720 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260146 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regx.vhd 2 1 " "Using design file regx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REGX-rtl " "Found design unit 1: REGX-rtl" {  } { { "regx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/regx.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260158 ""} { "Info" "ISGN_ENTITY_NAME" "1 REGX " "Found entity 1: REGX" {  } { { "regx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/regx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst123\|REGX:inst456 " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst123\|REGX:inst456\"" {  } { { "vgacontroller.bdf" "inst456" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 232 400 632 312 "inst456" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260159 ""}
{ "Warning" "WSGN_SEARCH_FILE" "constx.vhd 2 1 " "Using design file constx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTX-rtl " "Found design unit 1: CONSTX-rtl" {  } { { "constx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/constx.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260172 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONSTX " "Found entity 1: CONSTX" {  } { { "constx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/constx.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260172 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst4 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst4\"" {  } { { "vgacontroller.bdf" "inst4" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 328 544 600 384 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst9 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst9\"" {  } { { "vgacontroller.bdf" "inst9" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 592 1016 1072 648 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst8 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst8\"" {  } { { "vgacontroller.bdf" "inst8" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 592 552 608 648 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX VGAController:inst123\|CMPX:inst12 " "Elaborating entity \"CMPX\" for hierarchy \"VGAController:inst123\|CMPX:inst12\"" {  } { { "vgacontroller.bdf" "inst12" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 888 936 1096 960 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX VGAController:inst123\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"VGAController:inst123\|REGX:inst1\"" {  } { { "vgacontroller.bdf" "inst1" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 232 872 1104 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst5 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst5\"" {  } { { "vgacontroller.bdf" "inst5" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 328 1016 1072 384 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst14\"" {  } { { "vgacontroller.bdf" "inst14" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 832 1016 1072 888 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst13 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst13\"" {  } { { "vgacontroller.bdf" "inst13" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 832 552 608 888 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst18 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst18\"" {  } { { "vgacontroller.bdf" "inst18" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 1080 1016 1072 1136 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX VGAController:inst123\|CONSTX:inst17 " "Elaborating entity \"CONSTX\" for hierarchy \"VGAController:inst123\|CONSTX:inst17\"" {  } { { "vgacontroller.bdf" "inst17" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/vgacontroller.bdf" { { 1080 552 608 1136 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260188 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_segment_digit_interface.vhd 2 1 " "Using design file seven_segment_digit_interface.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_digit_interface-rtl " "Found design unit 1: seven_segment_digit_interface-rtl" {  } { { "seven_segment_digit_interface.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/seven_segment_digit_interface.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260200 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_digit_interface " "Found entity 1: seven_segment_digit_interface" {  } { { "seven_segment_digit_interface.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/seven_segment_digit_interface.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260200 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_digit_interface seven_segment_digit_interface:inst27 " "Elaborating entity \"seven_segment_digit_interface\" for hierarchy \"seven_segment_digit_interface:inst27\"" {  } { { "FPGprojekat.bdf" "inst27" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 760 776 896 936 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260201 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary2bcd.vhd 2 1 " "Using design file binary2bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Binary2BCD-rtl " "Found design unit 1: Binary2BCD-rtl" {  } { { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260214 ""} { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260214 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD Binary2BCD:inst24 " "Elaborating entity \"Binary2BCD\" for hierarchy \"Binary2BCD:inst24\"" {  } { { "FPGprojekat.bdf" "inst24" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 480 -512 -288 560 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX REGX:inst48 " "Elaborating entity \"REGX\" for hierarchy \"REGX:inst48\"" {  } { { "FPGprojekat.bdf" "inst48" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 384 -648 -416 464 "inst48" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Tajmer Tajmer:inst37 " "Elaborating entity \"Tajmer\" for hierarchy \"Tajmer:inst37\"" {  } { { "FPGprojekat.bdf" "inst37" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 216 -112 96 312 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Tajmer:inst37\|REGX:inst4 " "Elaborating entity \"REGX\" for hierarchy \"Tajmer:inst37\|REGX:inst4\"" {  } { { "Tajmer.bdf" "inst4" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Tajmer.bdf" { { 448 976 1208 528 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_divider.vhd 2 1 " "Using design file clk_divider.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLK_DIVIDER-rtl " "Found design unit 1: CLK_DIVIDER-rtl" {  } { { "clk_divider.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/clk_divider.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260233 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLK_DIVIDER " "Found entity 1: CLK_DIVIDER" {  } { { "clk_divider.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/clk_divider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260233 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_DIVIDER Tajmer:inst37\|CLK_DIVIDER:inst " "Elaborating entity \"CLK_DIVIDER\" for hierarchy \"Tajmer:inst37\|CLK_DIVIDER:inst\"" {  } { { "Tajmer.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Tajmer.bdf" { { 352 528 680 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Tajmer:inst37\|REGX:inst10 " "Elaborating entity \"REGX\" for hierarchy \"Tajmer:inst37\|REGX:inst10\"" {  } { { "Tajmer.bdf" "inst10" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Tajmer.bdf" { { 384 1352 1584 464 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260237 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mousecontroller.bdf 1 1 " "Using design file mousecontroller.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MouseController " "Found entity 1: MouseController" {  } { { "mousecontroller.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousecontroller.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260250 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseController MouseController:inst20 " "Elaborating entity \"MouseController\" for hierarchy \"MouseController:inst20\"" {  } { { "FPGprojekat.bdf" "inst20" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -312 -144 32 -88 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX MouseController:inst20\|REGX:inst22 " "Elaborating entity \"REGX\" for hierarchy \"MouseController:inst20\|REGX:inst22\"" {  } { { "mousecontroller.bdf" "inst22" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousecontroller.bdf" { { 528 1168 1400 608 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260253 ""}
{ "Warning" "WSGN_SEARCH_FILE" "risingedge.bdf 1 1 " "Using design file risingedge.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 RisingEdge " "Found entity 1: RisingEdge" {  } { { "risingedge.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/risingedge.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RisingEdge MouseController:inst20\|RisingEdge:inst3 " "Elaborating entity \"RisingEdge\" for hierarchy \"MouseController:inst20\|RisingEdge:inst3\"" {  } { { "mousecontroller.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousecontroller.bdf" { { 536 752 848 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260265 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mouseinterface.bdf 1 1 " "Using design file mouseinterface.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MouseInterface " "Found entity 1: MouseInterface" {  } { { "mouseinterface.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mouseinterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260276 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseInterface MouseController:inst20\|MouseInterface:inst9 " "Elaborating entity \"MouseInterface\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\"" {  } { { "mousecontroller.bdf" "inst9" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousecontroller.bdf" { { 272 616 800 400 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260277 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst30 " "Primitive \"NOT\" of instance \"inst30\" not used" {  } { { "mouseinterface.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mouseinterface.bdf" { { 792 320 368 824 "inst30" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580819260278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX MouseController:inst20\|MouseInterface:inst9\|REGX:inst17 " "Elaborating entity \"REGX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|REGX:inst17\"" {  } { { "mouseinterface.bdf" "inst17" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mouseinterface.bdf" { { 1104 216 448 1184 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX MouseController:inst20\|MouseInterface:inst9\|CMPX:inst66 " "Elaborating entity \"CMPX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|CMPX:inst66\"" {  } { { "mouseinterface.bdf" "inst66" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mouseinterface.bdf" { { 496 1288 1448 568 "inst66" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260281 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mousetransceiver.bdf 1 1 " "Using design file mousetransceiver.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MouseTransceiver " "Found entity 1: MouseTransceiver" {  } { { "mousetransceiver.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MouseTransceiver MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2 " "Elaborating entity \"MouseTransceiver\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\"" {  } { { "mouseinterface.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mouseinterface.bdf" { { 344 400 616 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260295 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "tx_cmd " "Pin \"tx_cmd\" not connected" {  } { { "mousetransceiver.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 552 -224 -56 568 "tx_cmd\[8..0\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580819260296 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst71 " "Primitive \"NOT\" of instance \"inst71\" not used" {  } { { "mousetransceiver.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 760 1264 1312 792 "inst71" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1580819260296 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dc8.bdf 1 1 " "Using design file dc8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DC8 " "Found entity 1: DC8" {  } { { "dc8.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dc8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260308 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DC8 MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|DC8:inst9 " "Elaborating entity \"DC8\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|DC8:inst9\"" {  } { { "mousetransceiver.bdf" "inst9" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 176 -8 184 272 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260308 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.bdf 1 1 " "Using design file debouncer.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "debouncer.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260320 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|Debouncer:inst3 " "Elaborating entity \"Debouncer\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|Debouncer:inst3\"" {  } { { "mousetransceiver.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 688 -480 -384 784 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260321 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg1_inc_cl.bdf 1 1 " "Using design file reg1_inc_cl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 REG1_INC_CL " "Found entity 1: REG1_INC_CL" {  } { { "reg1_inc_cl.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/reg1_inc_cl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG1_INC_CL MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|Debouncer:inst3\|REG1_INC_CL:inst2 " "Elaborating entity \"REG1_INC_CL\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|Debouncer:inst3\|REG1_INC_CL:inst2\"" {  } { { "debouncer.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/debouncer.bdf" { { 616 328 424 712 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CMPX:inst85 " "Elaborating entity \"CMPX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CMPX:inst85\"" {  } { { "mousetransceiver.bdf" "inst85" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 680 1480 1640 752 "inst85" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:bit_cnt " "Elaborating entity \"REGX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:bit_cnt\"" {  } { { "mousetransceiver.bdf" "bit_cnt" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 520 1072 1304 600 "bit_cnt" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst87 " "Elaborating entity \"CONSTX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst87\"" {  } { { "mousetransceiver.bdf" "inst87" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 624 1552 1608 680 "inst87" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CMPX:inst63 " "Elaborating entity \"CMPX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CMPX:inst63\"" {  } { { "mousetransceiver.bdf" "inst63" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 248 1432 1592 320 "inst63" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:Timer_reg " "Elaborating entity \"REGX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:Timer_reg\"" {  } { { "mousetransceiver.bdf" "Timer_reg" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 80 984 1216 160 "Timer_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst60 " "Elaborating entity \"CONSTX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst60\"" {  } { { "mousetransceiver.bdf" "inst60" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 192 1120 1176 248 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst69 " "Elaborating entity \"CONSTX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst69\"" {  } { { "mousetransceiver.bdf" "inst69" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 192 1504 1560 248 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst1\"" {  } { { "mousetransceiver.bdf" "inst1" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 928 1272 1504 1008 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst82123184 " "Elaborating entity \"CONSTX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|CONSTX:inst82123184\"" {  } { { "mousetransceiver.bdf" "inst82123184" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { 616 1208 1264 672 "inst82123184" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst31 " "Elaborating entity \"REGX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst31\"" {  } { { "mousetransceiver.bdf" "inst31" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousetransceiver.bdf" { { -144 976 1208 -64 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX MouseController:inst20\|MouseInterface:inst9\|REGX:inst9 " "Elaborating entity \"REGX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|REGX:inst9\"" {  } { { "mouseinterface.bdf" "inst9" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mouseinterface.bdf" { { 536 16 248 616 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMPX MouseController:inst20\|MouseInterface:inst9\|CMPX:inst18 " "Elaborating entity \"CMPX\" for hierarchy \"MouseController:inst20\|MouseInterface:inst9\|CMPX:inst18\"" {  } { { "mouseinterface.bdf" "inst18" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mouseinterface.bdf" { { 704 128 288 776 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX MouseController:inst20\|CONSTX:inst27 " "Elaborating entity \"CONSTX\" for hierarchy \"MouseController:inst20\|CONSTX:inst27\"" {  } { { "mousecontroller.bdf" "inst27" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/mousecontroller.bdf" { { 832 1232 1288 888 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Strelica Strelica:inst36 " "Elaborating entity \"Strelica\" for hierarchy \"Strelica:inst36\"" {  } { { "FPGprojekat.bdf" "inst36" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -32 288 448 192 "inst36" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Strelica:inst36\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"Strelica:inst36\|REGX:inst3\"" {  } { { "Strelica.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 264 1032 1264 344 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Strelica:inst36\|REGX:inst4 " "Elaborating entity \"REGX\" for hierarchy \"Strelica:inst36\|REGX:inst4\"" {  } { { "Strelica.bdf" "inst4" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 88 1032 1264 168 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Strelica:inst36\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"Strelica:inst36\|REGX:inst\"" {  } { { "Strelica.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 256 520 752 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Strelica:inst36\|CONSTX:inst31 " "Elaborating entity \"CONSTX\" for hierarchy \"Strelica:inst36\|CONSTX:inst31\"" {  } { { "Strelica.bdf" "inst31" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 536 1760 1816 592 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Strelica:inst36\|CONSTX:inst32 " "Elaborating entity \"CONSTX\" for hierarchy \"Strelica:inst36\|CONSTX:inst32\"" {  } { { "Strelica.bdf" "inst32" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 384 2088 2144 440 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Strelica:inst36\|CONSTX:inst33 " "Elaborating entity \"CONSTX\" for hierarchy \"Strelica:inst36\|CONSTX:inst33\"" {  } { { "Strelica.bdf" "inst33" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 560 2088 2144 616 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Strelica:inst36\|REGX:inst8 " "Elaborating entity \"REGX\" for hierarchy \"Strelica:inst36\|REGX:inst8\"" {  } { { "Strelica.bdf" "inst8" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 448 1032 1264 528 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Strelica:inst36\|REGX:inst7 " "Elaborating entity \"REGX\" for hierarchy \"Strelica:inst36\|REGX:inst7\"" {  } { { "Strelica.bdf" "inst7" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Strelica.bdf" { { 440 520 752 520 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Kvadrat Kvadrat:inst9 " "Elaborating entity \"Kvadrat\" for hierarchy \"Kvadrat:inst9\"" {  } { { "FPGprojekat.bdf" "inst9" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 64 -64 56 192 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Kvadrat:inst9\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"Kvadrat:inst9\|REGX:inst3\"" {  } { { "Kvadrat.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Kvadrat.bdf" { { 272 1048 1280 352 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Kvadrat:inst9\|CONSTX:inst16 " "Elaborating entity \"CONSTX\" for hierarchy \"Kvadrat:inst9\|CONSTX:inst16\"" {  } { { "Kvadrat.bdf" "inst16" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Kvadrat.bdf" { { 416 96 152 472 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Kvadrat:inst9\|REGX:inst8 " "Elaborating entity \"REGX\" for hierarchy \"Kvadrat:inst9\|REGX:inst8\"" {  } { { "Kvadrat.bdf" "inst8" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Kvadrat.bdf" { { 600 1048 1280 680 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260409 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu10.bdf 1 1 " "Using design file alu10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU10 " "Found entity 1: ALU10" {  } { { "alu10.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/alu10.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260421 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU10 Kvadrat:inst9\|ALU10:inst12 " "Elaborating entity \"ALU10\" for hierarchy \"Kvadrat:inst9\|ALU10:inst12\"" {  } { { "Kvadrat.bdf" "inst12" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Kvadrat.bdf" { { 96 1896 2032 192 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260422 ""}
{ "Warning" "WSGN_SEARCH_FILE" "alu1.vhd 2 1 " "Using design file alu1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU1-rtl " "Found design unit 1: ALU1-rtl" {  } { { "alu1.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/alu1.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260434 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU1 " "Found entity 1: ALU1" {  } { { "alu1.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/alu1.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU1 Kvadrat:inst9\|ALU10:inst12\|ALU1:inst2 " "Elaborating entity \"ALU1\" for hierarchy \"Kvadrat:inst9\|ALU10:inst12\|ALU1:inst2\"" {  } { { "alu10.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/alu10.bdf" { { 120 336 464 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX Kvadrat:inst9\|REGX:inst5 " "Elaborating entity \"REGX\" for hierarchy \"Kvadrat:inst9\|REGX:inst5\"" {  } { { "Kvadrat.bdf" "inst5" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Kvadrat.bdf" { { 328 1576 1808 408 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX Kvadrat:inst9\|CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"Kvadrat:inst9\|CONSTX:inst14\"" {  } { { "Kvadrat.bdf" "inst14" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/Kvadrat.bdf" { { 632 96 152 688 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260467 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mp2x.vhd 2 1 " "Using design file mp2x.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP2X-rtl " "Found design unit 1: MP2X-rtl" {  } { { "mp2x.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/mp2x.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260483 ""} { "Info" "ISGN_ENTITY_NAME" "1 MP2X " "Found entity 1: MP2X" {  } { { "mp2x.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/mp2x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260483 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MP2X MP2X:inst59 " "Elaborating entity \"MP2X\" for hierarchy \"MP2X:inst59\"" {  } { { "FPGprojekat.bdf" "inst59" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 1096 112 216 1192 "inst59" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SedmoSegmentniD SedmoSegmentniD:inst39 " "Elaborating entity \"SedmoSegmentniD\" for hierarchy \"SedmoSegmentniD:inst39\"" {  } { { "FPGprojekat.bdf" "inst39" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 520 976 1096 744 "inst39" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ad SedmoSegmentniD:inst39\|ad:inst " "Elaborating entity \"ad\" for hierarchy \"SedmoSegmentniD:inst39\|ad:inst\"" {  } { { "SedmoSegmentniD.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 64 592 712 160 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260490 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "ad.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 392 888 1120 472 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260491 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "ad.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 208 888 1120 288 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260491 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "ad.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 392 416 648 472 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260491 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "ad.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 208 416 648 288 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|ad:inst\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|ad:inst\|REGX:inst3\"" {  } { { "ad.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 392 888 1120 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|ad:inst\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|ad:inst\|REGX:inst1\"" {  } { { "ad.bdf" "inst1" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 208 888 1120 288 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|ad:inst\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|ad:inst\|REGX:inst2\"" {  } { { "ad.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 392 416 648 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|ad:inst\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|ad:inst\|REGX:inst\"" {  } { { "ad.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ad.bdf" { { 208 416 648 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cd SedmoSegmentniD:inst39\|cd:inst11 " "Elaborating entity \"cd\" for hierarchy \"SedmoSegmentniD:inst39\|cd:inst11\"" {  } { { "SedmoSegmentniD.bdf" "inst11" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 288 592 712 384 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260503 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "cd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { { 328 960 1192 408 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260504 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "cd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { { 144 960 1192 224 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260504 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "cd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { { 328 488 720 408 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260504 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "cd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { { 144 488 720 224 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|cd:inst11\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|cd:inst11\|REGX:inst3\"" {  } { { "cd.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { { 328 960 1192 408 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|cd:inst11\|REGX:inst1 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|cd:inst11\|REGX:inst1\"" {  } { { "cd.bdf" "inst1" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { { 144 960 1192 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|cd:inst11\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|cd:inst11\|REGX:inst2\"" {  } { { "cd.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd.bdf" { { 328 488 720 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bd SedmoSegmentniD:inst39\|bd:inst6 " "Elaborating entity \"bd\" for hierarchy \"SedmoSegmentniD:inst39\|bd:inst6\"" {  } { { "SedmoSegmentniD.bdf" "inst6" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 176 592 712 272 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260515 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "bd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bd.bdf" { { 480 1112 1344 560 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260516 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "bd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bd.bdf" { { 296 1112 1344 376 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260516 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "bd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bd.bdf" { { 480 640 872 560 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260516 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "bd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bd.bdf" { { 296 640 872 376 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|bd:inst6\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|bd:inst6\|REGX:inst3\"" {  } { { "bd.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bd.bdf" { { 480 1112 1344 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dd SedmoSegmentniD:inst39\|dd:inst13 " "Elaborating entity \"dd\" for hierarchy \"SedmoSegmentniD:inst39\|dd:inst13\"" {  } { { "SedmoSegmentniD.bdf" "inst13" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 400 592 712 496 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260525 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "dd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dd.bdf" { { 352 912 1144 432 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260525 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "dd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dd.bdf" { { 168 912 1144 248 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260525 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "dd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dd.bdf" { { 352 440 672 432 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260525 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "dd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dd.bdf" { { 168 440 672 248 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|dd:inst13\|REGX:inst3 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|dd:inst13\|REGX:inst3\"" {  } { { "dd.bdf" "inst3" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dd.bdf" { { 352 912 1144 432 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fd SedmoSegmentniD:inst39\|fd:inst17 " "Elaborating entity \"fd\" for hierarchy \"SedmoSegmentniD:inst39\|fd:inst17\"" {  } { { "SedmoSegmentniD.bdf" "inst17" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 624 592 712 720 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260534 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "fd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fd.bdf" { { 360 904 1136 440 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260535 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "fd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fd.bdf" { { 176 904 1136 256 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260535 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "fd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fd.bdf" { { 360 432 664 440 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260535 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "fd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fd.bdf" { { 176 432 664 256 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|fd:inst17\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|fd:inst17\|REGX:inst\"" {  } { { "fd.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fd.bdf" { { 176 432 664 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ed SedmoSegmentniD:inst39\|ed:inst15 " "Elaborating entity \"ed\" for hierarchy \"SedmoSegmentniD:inst39\|ed:inst15\"" {  } { { "SedmoSegmentniD.bdf" "inst15" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 512 592 712 608 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260543 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "ed.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ed.bdf" { { 360 912 1144 440 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260544 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "ed.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ed.bdf" { { 176 912 1144 256 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260544 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "ed.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ed.bdf" { { 360 440 672 440 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260544 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "ed.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ed.bdf" { { 176 440 672 256 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gd SedmoSegmentniD:inst39\|gd:inst19 " "Elaborating entity \"gd\" for hierarchy \"SedmoSegmentniD:inst39\|gd:inst19\"" {  } { { "SedmoSegmentniD.bdf" "inst19" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 736 592 712 832 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260552 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "gd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gd.bdf" { { 376 912 1144 456 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260552 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "gd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gd.bdf" { { 192 912 1144 272 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260552 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "gd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gd.bdf" { { 376 440 672 456 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260552 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "gd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gd.bdf" { { 192 440 672 272 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotd SedmoSegmentniD:inst39\|dotd:inst21 " "Elaborating entity \"dotd\" for hierarchy \"SedmoSegmentniD:inst39\|dotd:inst21\"" {  } { { "SedmoSegmentniD.bdf" "inst21" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniD.bdf" { { 848 592 712 944 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260560 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "dotd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dotd.bdf" { { 384 928 1160 464 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260561 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "dotd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dotd.bdf" { { 200 928 1160 280 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260561 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "dotd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dotd.bdf" { { 384 456 688 464 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260561 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "dotd.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dotd.bdf" { { 200 456 688 280 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|dotd:inst21\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|dotd:inst21\|REGX:inst2\"" {  } { { "dotd.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dotd.bdf" { { 384 456 688 464 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniD:inst39\|dotd:inst21\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniD:inst39\|dotd:inst21\|REGX:inst\"" {  } { { "dotd.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dotd.bdf" { { 200 456 688 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SedmoSegmentniJ SedmoSegmentniJ:inst69 " "Elaborating entity \"SedmoSegmentniJ\" for hierarchy \"SedmoSegmentniJ:inst69\"" {  } { { "FPGprojekat.bdf" "inst69" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 256 976 1096 480 "inst69" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260573 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "dot " "Pin \"dot\" not connected" {  } { { "SedmoSegmentniJ.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 408 256 424 424 "dot" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580819260573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aj SedmoSegmentniJ:inst69\|aj:inst " "Elaborating entity \"aj\" for hierarchy \"SedmoSegmentniJ:inst69\|aj:inst\"" {  } { { "SedmoSegmentniJ.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 112 712 832 208 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260574 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "aj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/aj.bdf" { { 328 920 1152 408 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260575 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "aj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/aj.bdf" { { 144 920 1152 224 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260575 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "aj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/aj.bdf" { { 328 448 680 408 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260575 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "aj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/aj.bdf" { { 144 448 680 224 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniJ:inst69\|aj:inst\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniJ:inst69\|aj:inst\|REGX:inst2\"" {  } { { "aj.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/aj.bdf" { { 328 448 680 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniJ:inst69\|aj:inst\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniJ:inst69\|aj:inst\|REGX:inst\"" {  } { { "aj.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/aj.bdf" { { 144 448 680 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cj SedmoSegmentniJ:inst69\|cj:inst4 " "Elaborating entity \"cj\" for hierarchy \"SedmoSegmentniJ:inst69\|cj:inst4\"" {  } { { "SedmoSegmentniJ.bdf" "inst4" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 336 712 832 432 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260586 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "cj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cj.bdf" { { 360 928 1160 440 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260587 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "cj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cj.bdf" { { 176 928 1160 256 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260587 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "cj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cj.bdf" { { 360 456 688 440 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260587 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "cj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cj.bdf" { { 176 456 688 256 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniJ:inst69\|cj:inst4\|REGX:inst2 " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniJ:inst69\|cj:inst4\|REGX:inst2\"" {  } { { "cj.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cj.bdf" { { 360 456 688 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bj SedmoSegmentniJ:inst69\|bj:inst2 " "Elaborating entity \"bj\" for hierarchy \"SedmoSegmentniJ:inst69\|bj:inst2\"" {  } { { "SedmoSegmentniJ.bdf" "inst2" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 224 712 832 320 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260596 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "bj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bj.bdf" { { 352 936 1168 432 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260596 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "bj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bj.bdf" { { 168 936 1168 248 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260596 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "bj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bj.bdf" { { 352 464 696 432 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260597 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "bj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/bj.bdf" { { 168 464 696 248 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dj SedmoSegmentniJ:inst69\|dj:inst6 " "Elaborating entity \"dj\" for hierarchy \"SedmoSegmentniJ:inst69\|dj:inst6\"" {  } { { "SedmoSegmentniJ.bdf" "inst6" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 448 712 832 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260604 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "dj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dj.bdf" { { 400 992 1224 480 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260605 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "dj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dj.bdf" { { 216 992 1224 296 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260605 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "dj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dj.bdf" { { 400 520 752 480 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260605 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "dj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/dj.bdf" { { 216 520 752 296 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fj SedmoSegmentniJ:inst69\|fj:inst10 " "Elaborating entity \"fj\" for hierarchy \"SedmoSegmentniJ:inst69\|fj:inst10\"" {  } { { "SedmoSegmentniJ.bdf" "inst10" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 672 712 832 768 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260612 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "fj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fj.bdf" { { 360 920 1152 440 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260613 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "fj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fj.bdf" { { 176 920 1152 256 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260613 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "fj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fj.bdf" { { 360 448 680 440 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260613 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "fj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fj.bdf" { { 176 448 680 256 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGX SedmoSegmentniJ:inst69\|fj:inst10\|REGX:inst " "Elaborating entity \"REGX\" for hierarchy \"SedmoSegmentniJ:inst69\|fj:inst10\|REGX:inst\"" {  } { { "fj.bdf" "inst" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/fj.bdf" { { 176 448 680 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ej SedmoSegmentniJ:inst69\|ej:inst8 " "Elaborating entity \"ej\" for hierarchy \"SedmoSegmentniJ:inst69\|ej:inst8\"" {  } { { "SedmoSegmentniJ.bdf" "inst8" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 560 712 832 656 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260622 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "ej.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ej.bdf" { { 376 952 1184 456 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260622 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "ej.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ej.bdf" { { 192 952 1184 272 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260622 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "ej.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ej.bdf" { { 376 480 712 456 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260622 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "ej.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/ej.bdf" { { 192 480 712 272 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gj SedmoSegmentniJ:inst69\|gj:inst12 " "Elaborating entity \"gj\" for hierarchy \"SedmoSegmentniJ:inst69\|gj:inst12\"" {  } { { "SedmoSegmentniJ.bdf" "inst12" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/SedmoSegmentniJ.bdf" { { 784 712 832 880 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260630 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst3 " "Port \"clk\" of type REGX and instance \"inst3\" is missing source signal" {  } { { "gj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gj.bdf" { { 344 896 1128 424 "inst3" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260631 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst1 " "Port \"clk\" of type REGX and instance \"inst1\" is missing source signal" {  } { { "gj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gj.bdf" { { 160 896 1128 240 "inst1" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260631 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst2 " "Port \"clk\" of type REGX and instance \"inst2\" is missing source signal" {  } { { "gj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gj.bdf" { { 344 424 656 424 "inst2" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260631 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk REGX inst " "Port \"clk\" of type REGX and instance \"inst\" is missing source signal" {  } { { "gj.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/gj.bdf" { { 160 424 656 240 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1580819260631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX CONSTX:inst14 " "Elaborating entity \"CONSTX\" for hierarchy \"CONSTX:inst14\"" {  } { { "FPGprojekat.bdf" "inst14" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 824 -776 -720 880 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAND2 RAND2:inst22 " "Elaborating entity \"RAND2\" for hierarchy \"RAND2:inst22\"" {  } { { "FPGprojekat.bdf" "inst22" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 1144 -472 -312 1240 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX CONSTX:inst60 " "Elaborating entity \"CONSTX\" for hierarchy \"CONSTX:inst60\"" {  } { { "FPGprojekat.bdf" "inst60" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 1160 8 64 1216 "inst60" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAND1 RAND1:inst21 " "Elaborating entity \"RAND1\" for hierarchy \"RAND1:inst21\"" {  } { { "FPGprojekat.bdf" "inst21" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 928 -488 -328 1024 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONSTX CONSTX:inst15 " "Elaborating entity \"CONSTX\" for hierarchy \"CONSTX:inst15\"" {  } { { "FPGprojekat.bdf" "inst15" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 728 -440 -384 784 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260656 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cd8.bdf 1 1 " "Using design file cd8.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CD8 " "Found entity 1: CD8" {  } { { "cd8.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819260669 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1580819260669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CD8 CD8:inst10 " "Elaborating entity \"CD8\" for hierarchy \"CD8:inst10\"" {  } { { "FPGprojekat.bdf" "inst10" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 336 72 168 528 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819260670 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "C0 " "Pin \"C0\" not connected" {  } { { "cd8.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/cd8.bdf" { { 80 88 256 96 "C0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Quartus II" 0 -1 1580819260671 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:inst24\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:inst24\|Mult0\"" {  } { { "binary2bcd.vhd" "Mult0" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580819261554 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Binary2BCD:inst23\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Binary2BCD:inst23\|Mult0\"" {  } { { "binary2bcd.vhd" "Mult0" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580819261554 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1580819261554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Binary2BCD:inst24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\"" {  } { { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Binary2BCD:inst24\|lpm_mult:Mult0 " "Instantiated megafunction \"Binary2BCD:inst24\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261600 ""}  } { { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1580819261600 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst24\|lpm_mult:Mult0\|multcore:mult_core Binary2BCD:inst24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261637 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst24\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Binary2BCD:inst24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261657 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst24\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Binary2BCD:inst24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gfh " "Found entity 1: add_sub_gfh" {  } { { "db/add_sub_gfh.tdf" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/db/add_sub_gfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1580819261748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1580819261748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Binary2BCD:inst24\|lpm_mult:Mult0\|altshift:external_latency_ffs Binary2BCD:inst24\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Binary2BCD:inst24\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/program files/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "binary2bcd.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/binary2bcd.vhd" 25 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1580819261767 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "a_jed GND " "Pin \"a_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -136 728 904 -120 "a_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|a_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_jed GND " "Pin \"b_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -120 728 904 -104 "b_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|b_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_jed GND " "Pin \"c_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -104 728 904 -88 "c_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|c_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_jed GND " "Pin \"d_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -88 728 904 -72 "d_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|d_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_jed GND " "Pin \"e_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -72 728 904 -56 "e_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|e_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_jed GND " "Pin \"f_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -56 728 904 -40 "f_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|f_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_jed GND " "Pin \"g_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -40 728 904 -24 "g_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|g_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp_jed GND " "Pin \"dp_jed\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -24 728 904 -8 "dp_jed" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|dp_jed"} { "Warning" "WMLS_MLS_STUCK_PIN" "a_des GND " "Pin \"a_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 40 728 904 56 "a_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|a_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_des GND " "Pin \"b_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 56 728 904 72 "b_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|b_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "c_des GND " "Pin \"c_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 72 728 904 88 "c_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|c_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "d_des GND " "Pin \"d_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 88 728 904 104 "d_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|d_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "e_des GND " "Pin \"e_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 104 728 904 120 "e_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|e_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "f_des GND " "Pin \"f_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 120 728 904 136 "f_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|f_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "g_des GND " "Pin \"g_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 136 728 904 152 "g_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|g_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "dp_des GND " "Pin \"dp_des\" is stuck at GND" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 152 728 904 168 "dp_des" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|dp_des"} { "Warning" "WMLS_MLS_STUCK_PIN" "sjed_dp VCC " "Pin \"sjed_dp\" is stuck at VCC" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 896 896 1072 912 "sjed_dp" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|sjed_dp"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdes_dp VCC " "Pin \"sdes_dp\" is stuck at VCC" {  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { 1096 896 1072 1112 "sdes_dp" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1580819262376 "|FPGprojekat|sdes_dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1580819262376 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1580819262515 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "15 " "15 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1580819263233 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1580819263643 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1580819263643 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "848 " "Implemented 848 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1580819263824 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1580819263824 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1580819263824 ""} { "Info" "ICUT_CUT_TM_LCELLS" "799 " "Implemented 799 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1580819263824 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1580819263824 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580819263887 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 13:27:43 2020 " "Processing ended: Tue Feb 04 13:27:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580819263887 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580819263887 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580819263887 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580819263887 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580819265602 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580819265603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 13:27:45 2020 " "Processing started: Tue Feb 04 13:27:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580819265603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1580819265603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGprojekat -c FPGprojekat " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGprojekat -c FPGprojekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1580819265603 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1580819265699 ""}
{ "Info" "0" "" "Project  = FPGprojekat" {  } {  } 0 0 "Project  = FPGprojekat" 0 0 "Fitter" 0 0 1580819265699 ""}
{ "Info" "0" "" "Revision = FPGprojekat" {  } {  } 0 0 "Revision = FPGprojekat" 0 0 "Fitter" 0 0 1580819265700 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1580819265783 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGprojekat EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"FPGprojekat\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1580819265793 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580819265838 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1580819265838 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1580819265950 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1580819265959 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580819266200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580819266200 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1580819266200 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1580819266200 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 0 { 0 ""} 0 1990 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580819266203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 0 { 0 ""} 0 1992 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580819266203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 0 { 0 ""} 0 1994 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580819266203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/program files/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 0 { 0 ""} 0 1996 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1580819266203 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1580819266203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1580819266204 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGprojekat.sdc " "Synopsys Design Constraints File file not found: 'FPGprojekat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1580819267188 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1580819267188 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1580819267196 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1580819267197 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1580819267197 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node CLK~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1580819267238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst8\|data\[0\] " "Destination node MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst8\|data\[0\]" {  } { { "regx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/regx.vhd" 32 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MouseController:inst20|MouseInterface:inst9|MouseTransceiver:inst2|REGX:inst8|data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 0 { 0 ""} 0 922 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580819267238 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst8\|data\[1\] " "Destination node MouseController:inst20\|MouseInterface:inst9\|MouseTransceiver:inst2\|REGX:inst8\|data\[1\]" {  } { { "regx.vhd" "" { Text "C:/Users/in180063/Desktop/FPGa projekat/regx.vhd" 32 -1 0 } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MouseController:inst20|MouseInterface:inst9|MouseTransceiver:inst2|REGX:inst8|data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 0 { 0 ""} 0 921 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1580819267238 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1580819267238 ""}  } { { "FPGprojekat.bdf" "" { Schematic "C:/Users/in180063/Desktop/FPGa projekat/FPGprojekat.bdf" { { -80 -552 -384 -64 "CLK" "" } } } } { "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 0 { 0 ""} 0 1985 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1580819267238 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1580819267497 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580819267498 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1580819267498 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580819267499 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1580819267501 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1580819267502 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1580819267503 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1580819267504 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1580819267528 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1580819267529 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1580819267529 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "dioda " "Node \"dioda\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dioda" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580819267604 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw0 " "Node \"sw0\" is assigned to location or region, but does not exist in design" {  } { { "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/program files/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1580819267604 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1580819267604 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580819267604 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1580819268539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580819268833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1580819268842 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1580819270030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580819270030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1580819270314 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "C:/Users/in180063/Desktop/FPGa projekat/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1580819271216 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1580819271216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580819272263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1580819272264 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1580819272264 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1580819272283 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580819272330 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580819272680 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1580819272729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1580819272918 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1580819273592 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1580819274324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/in180063/Desktop/FPGa projekat/output_files/FPGprojekat.fit.smsg " "Generated suppressed messages file C:/Users/in180063/Desktop/FPGa projekat/output_files/FPGprojekat.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1580819274434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580819274919 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 13:27:54 2020 " "Processing ended: Tue Feb 04 13:27:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580819274919 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580819274919 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580819274919 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1580819274919 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1580819276410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580819276410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 13:27:56 2020 " "Processing started: Tue Feb 04 13:27:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580819276410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1580819276410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGprojekat -c FPGprojekat " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGprojekat -c FPGprojekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1580819276410 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1580819277239 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1580819277265 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580819277643 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 13:27:57 2020 " "Processing ended: Tue Feb 04 13:27:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580819277643 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580819277643 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580819277643 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1580819277643 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1580819278295 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1580819279429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580819279430 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 04 13:27:59 2020 " "Processing started: Tue Feb 04 13:27:59 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580819279430 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580819279430 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGprojekat -c FPGprojekat " "Command: quartus_sta FPGprojekat -c FPGprojekat" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580819279430 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1580819279532 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1580819279727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580819279772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1580819279772 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGprojekat.sdc " "Synopsys Design Constraints File file not found: 'FPGprojekat.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1580819280012 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1580819280012 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280014 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name PS2C PS2C " "create_clock -period 1.000 -name PS2C PS2C" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280014 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280014 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1580819280132 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280132 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1580819280133 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1580819280144 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580819280194 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580819280194 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.243 " "Worst-case setup slack is -4.243" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.243            -796.973 CLK  " "   -4.243            -796.973 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280201 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.017              -0.034 PS2C  " "   -0.017              -0.034 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280201 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819280201 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.086 " "Worst-case hold slack is -0.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.086              -0.086 CLK  " "   -0.086              -0.086 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 PS2C  " "    0.432               0.000 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819280210 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580819280217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580819280224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -332.000 CLK  " "   -3.000            -332.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 PS2C  " "   -3.000              -5.000 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819280231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819280231 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580819280597 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1580819280622 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1580819281082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281181 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580819281197 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580819281197 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.722 " "Worst-case setup slack is -3.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722            -684.189 CLK  " "   -3.722            -684.189 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.053               0.000 PS2C  " "    0.053               0.000 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819281224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.059 " "Worst-case hold slack is -0.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.059 CLK  " "   -0.059              -0.059 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 PS2C  " "    0.430               0.000 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819281234 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580819281242 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580819281252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -332.000 CLK  " "   -3.000            -332.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.000 PS2C  " "   -3.000              -5.000 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819281260 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1580819281372 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281492 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1580819281495 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1580819281495 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.964 " "Worst-case setup slack is -1.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.964            -313.628 CLK  " "   -1.964            -313.628 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281504 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.530               0.000 PS2C  " "    0.530               0.000 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281504 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819281504 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.170 " "Worst-case hold slack is -0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.170              -0.170 CLK  " "   -0.170              -0.170 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 PS2C  " "    0.083               0.000 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819281516 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580819281525 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1580819281533 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -351.701 CLK  " "   -3.000            -351.701 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.436 PS2C  " "   -3.000              -5.436 PS2C " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1580819281542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1580819281542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580819281891 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1580819281892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580819282024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 04 13:28:02 2020 " "Processing ended: Tue Feb 04 13:28:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580819282024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580819282024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580819282024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580819282024 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 144 s " "Quartus II Full Compilation was successful. 0 errors, 144 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580819282722 ""}
