--------------------------------------------------------------------------------
Release 13.2 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml LAB2.twx LAB2.ncd -o LAB2.twr LAB2.pcf -ucf LAB2.ucf

Design file:              LAB2.ncd
Physical constraint file: LAB2.pcf
Device,package,speed:     xc3s400a,ft256,-4 (PRODUCTION 1.42 2011-06-20)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;

 1232827774 paths analyzed, 9791 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  57.932ns.
--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result1_10 (SLICE_X30Y52.SR), 2714 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_19 (FF)
  Destination:          cpu0_ialu_Result1_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.867ns (Levels of Logic = 18)
  Clock Path Skew:      -0.099ns (0.587 - 0.686)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_19 to cpu0_ialu_Result1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.631   cpu0_alu_op2<19>
                                                       cpu0_alu_op2_19
    SLICE_X37Y52.F1      net (fanout=13)       3.092   cpu0_alu_op2<19>
    SLICE_X37Y52.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.F1       net (fanout=26)       2.563   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.X        Tilo                  0.643   cpu0_ialu_Result1_cmp_eq00571
                                                       cpu0_ialu_Result1_cmp_eq00571_1
    SLICE_X15Y58.F2      net (fanout=1)        1.056   cpu0_ialu_Result1_cmp_eq00571
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X29Y46.G1      net (fanout=5)        0.569   cpu0_ialu_N105
    SLICE_X29Y46.Y       Tilo                  0.648   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X30Y52.SR      net (fanout=2)        0.713   cpu0_ialu_N113
    SLICE_X30Y52.CLK     Tsrck                 0.867   cpu0_ialu_Result1<10>
                                                       cpu0_ialu_Result1_10
    -------------------------------------------------  ---------------------------
    Total                                     28.867ns (13.030ns logic, 15.837ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_7 (FF)
  Destination:          cpu0_ialu_Result1_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.812ns (Levels of Logic = 17)
  Clock Path Skew:      -0.062ns (0.587 - 0.649)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_7 to cpu0_ialu_Result1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y28.XQ      Tcko                  0.631   cpu0_alu_op2<7>
                                                       cpu0_alu_op2_7
    SLICE_X37Y53.G2      net (fanout=14)       3.184   cpu0_alu_op2<7>
    SLICE_X37Y53.COUT    Topcyg                1.178   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.F1       net (fanout=26)       2.563   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.X        Tilo                  0.643   cpu0_ialu_Result1_cmp_eq00571
                                                       cpu0_ialu_Result1_cmp_eq00571_1
    SLICE_X15Y58.F2      net (fanout=1)        1.056   cpu0_ialu_Result1_cmp_eq00571
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X29Y46.G1      net (fanout=5)        0.569   cpu0_ialu_N105
    SLICE_X29Y46.Y       Tilo                  0.648   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X30Y52.SR      net (fanout=2)        0.713   cpu0_ialu_N113
    SLICE_X30Y52.CLK     Tsrck                 0.867   cpu0_ialu_Result1<10>
                                                       cpu0_ialu_Result1_10
    -------------------------------------------------  ---------------------------
    Total                                     28.812ns (12.883ns logic, 15.929ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_19 (FF)
  Destination:          cpu0_ialu_Result1_10 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.518ns (Levels of Logic = 18)
  Clock Path Skew:      -0.099ns (0.587 - 0.686)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_19 to cpu0_ialu_Result1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.631   cpu0_alu_op2<19>
                                                       cpu0_alu_op2_19
    SLICE_X37Y52.F1      net (fanout=13)       3.092   cpu0_alu_op2<19>
    SLICE_X37Y52.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X20Y46.F1      net (fanout=26)       2.307   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X20Y46.X       Tilo                  0.692   cpu0_ialu_Result1_cmp_eq00561
                                                       cpu0_ialu_Result1_cmp_eq00561_1
    SLICE_X15Y58.F4      net (fanout=1)        0.914   cpu0_ialu_Result1_cmp_eq00561
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X29Y46.G1      net (fanout=5)        0.569   cpu0_ialu_N105
    SLICE_X29Y46.Y       Tilo                  0.648   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X30Y52.SR      net (fanout=2)        0.713   cpu0_ialu_N113
    SLICE_X30Y52.CLK     Tsrck                 0.867   cpu0_ialu_Result1<10>
                                                       cpu0_ialu_Result1_10
    -------------------------------------------------  ---------------------------
    Total                                     28.518ns (13.079ns logic, 15.439ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result1_11 (SLICE_X30Y53.SR), 2714 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_19 (FF)
  Destination:          cpu0_ialu_Result1_11 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.867ns (Levels of Logic = 18)
  Clock Path Skew:      -0.099ns (0.587 - 0.686)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_19 to cpu0_ialu_Result1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.631   cpu0_alu_op2<19>
                                                       cpu0_alu_op2_19
    SLICE_X37Y52.F1      net (fanout=13)       3.092   cpu0_alu_op2<19>
    SLICE_X37Y52.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.F1       net (fanout=26)       2.563   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.X        Tilo                  0.643   cpu0_ialu_Result1_cmp_eq00571
                                                       cpu0_ialu_Result1_cmp_eq00571_1
    SLICE_X15Y58.F2      net (fanout=1)        1.056   cpu0_ialu_Result1_cmp_eq00571
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X29Y46.G1      net (fanout=5)        0.569   cpu0_ialu_N105
    SLICE_X29Y46.Y       Tilo                  0.648   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X30Y53.SR      net (fanout=2)        0.713   cpu0_ialu_N113
    SLICE_X30Y53.CLK     Tsrck                 0.867   cpu0_ialu_Result1<11>
                                                       cpu0_ialu_Result1_11
    -------------------------------------------------  ---------------------------
    Total                                     28.867ns (13.030ns logic, 15.837ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_7 (FF)
  Destination:          cpu0_ialu_Result1_11 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.812ns (Levels of Logic = 17)
  Clock Path Skew:      -0.062ns (0.587 - 0.649)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_7 to cpu0_ialu_Result1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y28.XQ      Tcko                  0.631   cpu0_alu_op2<7>
                                                       cpu0_alu_op2_7
    SLICE_X37Y53.G2      net (fanout=14)       3.184   cpu0_alu_op2<7>
    SLICE_X37Y53.COUT    Topcyg                1.178   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.F1       net (fanout=26)       2.563   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.X        Tilo                  0.643   cpu0_ialu_Result1_cmp_eq00571
                                                       cpu0_ialu_Result1_cmp_eq00571_1
    SLICE_X15Y58.F2      net (fanout=1)        1.056   cpu0_ialu_Result1_cmp_eq00571
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X29Y46.G1      net (fanout=5)        0.569   cpu0_ialu_N105
    SLICE_X29Y46.Y       Tilo                  0.648   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X30Y53.SR      net (fanout=2)        0.713   cpu0_ialu_N113
    SLICE_X30Y53.CLK     Tsrck                 0.867   cpu0_ialu_Result1<11>
                                                       cpu0_ialu_Result1_11
    -------------------------------------------------  ---------------------------
    Total                                     28.812ns (12.883ns logic, 15.929ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_19 (FF)
  Destination:          cpu0_ialu_Result1_11 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.518ns (Levels of Logic = 18)
  Clock Path Skew:      -0.099ns (0.587 - 0.686)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_19 to cpu0_ialu_Result1_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.631   cpu0_alu_op2<19>
                                                       cpu0_alu_op2_19
    SLICE_X37Y52.F1      net (fanout=13)       3.092   cpu0_alu_op2<19>
    SLICE_X37Y52.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X20Y46.F1      net (fanout=26)       2.307   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X20Y46.X       Tilo                  0.692   cpu0_ialu_Result1_cmp_eq00561
                                                       cpu0_ialu_Result1_cmp_eq00561_1
    SLICE_X15Y58.F4      net (fanout=1)        0.914   cpu0_ialu_Result1_cmp_eq00561
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X29Y46.G1      net (fanout=5)        0.569   cpu0_ialu_N105
    SLICE_X29Y46.Y       Tilo                  0.648   cpu0_ialu_Result1_mux0006<8>189
                                                       cpu0_ialu_Result1_mux0006<10>352
    SLICE_X30Y53.SR      net (fanout=2)        0.713   cpu0_ialu_N113
    SLICE_X30Y53.CLK     Tsrck                 0.867   cpu0_ialu_Result1<11>
                                                       cpu0_ialu_Result1_11
    -------------------------------------------------  ---------------------------
    Total                                     28.518ns (13.079ns logic, 15.439ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_ialu_Result1_12 (SLICE_X30Y43.SR), 2680 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.330ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_19 (FF)
  Destination:          cpu0_ialu_Result1_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.908ns (Levels of Logic = 18)
  Clock Path Skew:      -0.012ns (0.674 - 0.686)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_19 to cpu0_ialu_Result1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.631   cpu0_alu_op2<19>
                                                       cpu0_alu_op2_19
    SLICE_X37Y52.F1      net (fanout=13)       3.092   cpu0_alu_op2<19>
    SLICE_X37Y52.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.F1       net (fanout=26)       2.563   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.X        Tilo                  0.643   cpu0_ialu_Result1_cmp_eq00571
                                                       cpu0_ialu_Result1_cmp_eq00571_1
    SLICE_X15Y58.F2      net (fanout=1)        1.056   cpu0_ialu_Result1_cmp_eq00571
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X24Y46.F4      net (fanout=5)        0.166   cpu0_ialu_N105
    SLICE_X24Y46.X       Tilo                  0.692   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<12>11
    SLICE_X30Y43.SR      net (fanout=2)        1.113   cpu0_ialu_N114
    SLICE_X30Y43.CLK     Tsrck                 0.867   cpu0_ialu_Result1<12>
                                                       cpu0_ialu_Result1_12
    -------------------------------------------------  ---------------------------
    Total                                     28.908ns (13.074ns logic, 15.834ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.422ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_7 (FF)
  Destination:          cpu0_ialu_Result1_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.853ns (Levels of Logic = 17)
  Clock Path Skew:      0.025ns (0.674 - 0.649)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_7 to cpu0_ialu_Result1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y28.XQ      Tcko                  0.631   cpu0_alu_op2<7>
                                                       cpu0_alu_op2_7
    SLICE_X37Y53.G2      net (fanout=14)       3.184   cpu0_alu_op2<7>
    SLICE_X37Y53.COUT    Topcyg                1.178   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.F1       net (fanout=26)       2.563   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X7Y64.X        Tilo                  0.643   cpu0_ialu_Result1_cmp_eq00571
                                                       cpu0_ialu_Result1_cmp_eq00571_1
    SLICE_X15Y58.F2      net (fanout=1)        1.056   cpu0_ialu_Result1_cmp_eq00571
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X24Y46.F4      net (fanout=5)        0.166   cpu0_ialu_N105
    SLICE_X24Y46.X       Tilo                  0.692   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<12>11
    SLICE_X30Y43.SR      net (fanout=2)        1.113   cpu0_ialu_N114
    SLICE_X30Y43.CLK     Tsrck                 0.867   cpu0_ialu_Result1<12>
                                                       cpu0_ialu_Result1_12
    -------------------------------------------------  ---------------------------
    Total                                     28.853ns (12.927ns logic, 15.926ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cpu0_alu_op2_19 (FF)
  Destination:          cpu0_ialu_Result1_12 (FF)
  Requirement:          31.250ns
  Data Path Delay:      28.559ns (Levels of Logic = 18)
  Clock Path Skew:      -0.012ns (0.674 - 0.686)
  Source Clock:         Clk_BUFGP falling at 31.250ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: cpu0_alu_op2_19 to cpu0_ialu_Result1_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.XQ      Tcko                  0.631   cpu0_alu_op2<19>
                                                       cpu0_alu_op2_19
    SLICE_X37Y52.F1      net (fanout=13)       3.092   cpu0_alu_op2<19>
    SLICE_X37Y52.COUT    Topcyf                1.195   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_lut<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<2>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<3>
    SLICE_X37Y53.COUT    Tbyp                  0.130   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<4>
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.CIN     net (fanout=1)        0.000   cpu0_ialu_Result1_cmp_eq00431_wg_cy<5>
    SLICE_X37Y54.XB      Tcinxb                0.296   cpu0_ialu_Result1_mux0006<8>62
                                                       cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X20Y46.F1      net (fanout=26)       2.307   cpu0_ialu_Result1_cmp_eq00431_wg_cy<6>
    SLICE_X20Y46.X       Tilo                  0.692   cpu0_ialu_Result1_cmp_eq00561
                                                       cpu0_ialu_Result1_cmp_eq00561_1
    SLICE_X15Y58.F4      net (fanout=1)        0.914   cpu0_ialu_Result1_cmp_eq00561
    SLICE_X15Y58.X       Tilo                  0.643   N657
                                                       cpu0_ialu_Result1_mux0006<17>112_SW0
    SLICE_X13Y58.F2      net (fanout=1)        0.430   N657
    SLICE_X13Y58.X       Tilo                  0.643   cpu0_ialu_N84
                                                       cpu0_ialu_Result1_mux0006<19>112
    SLICE_X11Y70.G2      net (fanout=3)        1.273   cpu0_ialu_N84
    SLICE_X11Y70.Y       Tilo                  0.648   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<21>1
    SLICE_X11Y70.F3      net (fanout=3)        0.129   cpu0_ialu_N69
    SLICE_X11Y70.X       Tilo                  0.643   cpu0_ialu_N57
                                                       cpu0_ialu_Result1_mux0006<23>11
    SLICE_X13Y71.G1      net (fanout=3)        0.757   cpu0_ialu_N57
    SLICE_X13Y71.Y       Tilo                  0.648   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<25>1
    SLICE_X13Y71.F4      net (fanout=4)        0.095   cpu0_ialu_N42
    SLICE_X13Y71.X       Tilo                  0.643   cpu0_ialu_N18
                                                       cpu0_ialu_Result1_mux0006<29>11
    SLICE_X13Y64.G1      net (fanout=4)        0.739   cpu0_ialu_N18
    SLICE_X13Y64.Y       Tilo                  0.648   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>5
    SLICE_X13Y64.F3      net (fanout=5)        0.048   cpu0_ialu_N23
    SLICE_X13Y64.X       Tilo                  0.643   cpu0_ialu_N45
                                                       cpu0_ialu_Result1_mux0006<10>121
    SLICE_X17Y61.G4      net (fanout=2)        0.878   cpu0_ialu_N45
    SLICE_X17Y61.Y       Tilo                  0.648   cpu0_ialu_N59
                                                       cpu0_ialu_Result1_mux0006<10>141
    SLICE_X18Y61.G1      net (fanout=4)        1.070   cpu0_ialu_N51
    SLICE_X18Y61.Y       Tilo                  0.707   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>211
    SLICE_X18Y61.F3      net (fanout=2)        0.080   cpu0_ialu_N72
    SLICE_X18Y61.X       Tilo                  0.692   cpu0_ialu_N78
                                                       cpu0_ialu_Result1_mux0006<10>231
    SLICE_X22Y51.G3      net (fanout=4)        1.563   cpu0_ialu_N78
    SLICE_X22Y51.Y       Tilo                  0.707   cpu0_ialu_N115
                                                       cpu0_ialu_Result1_mux0006<10>301
    SLICE_X24Y46.G1      net (fanout=3)        0.782   cpu0_ialu_N99
    SLICE_X24Y46.Y       Tilo                  0.707   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<10>321
    SLICE_X24Y46.F4      net (fanout=5)        0.166   cpu0_ialu_N105
    SLICE_X24Y46.X       Tilo                  0.692   cpu0_ialu_N114
                                                       cpu0_ialu_Result1_mux0006<12>11
    SLICE_X30Y43.SR      net (fanout=2)        1.113   cpu0_ialu_N114
    SLICE_X30Y43.CLK     Tsrck                 0.867   cpu0_ialu_Result1<12>
                                                       cpu0_ialu_Result1_12
    -------------------------------------------------  ---------------------------
    Total                                     28.559ns (13.123ns logic, 15.436ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F (SLICE_X4Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_10 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.007 - 0.016)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_10 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y11.XQ       Tcko                  0.473   mcs0/U0/iomodule_0/write_data<10>
                                                       mcs0/U0/iomodule_0/write_data_10
    SLICE_X4Y9.BY        net (fanout=3)        0.348   mcs0/U0/iomodule_0/write_data<10>
    SLICE_X4Y9.CLK       Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<8>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.347ns logic, 0.348ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_G (SLICE_X4Y9.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               mcs0/U0/iomodule_0/write_data_10 (FF)
  Destination:          mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_G (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.695ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.007 - 0.016)
  Source Clock:         Clk_BUFGP rising at 62.500ns
  Destination Clock:    Clk_BUFGP rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: mcs0/U0/iomodule_0/write_data_10 to mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_G
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y11.XQ       Tcko                  0.473   mcs0/U0/iomodule_0/write_data<10>
                                                       mcs0/U0/iomodule_0/write_data_10
    SLICE_X4Y9.BY        net (fanout=3)        0.348   mcs0/U0/iomodule_0/write_data<10>
    SLICE_X4Y9.CLK       Tdh         (-Th)     0.126   mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/intr_addr_i<8>
                                                       mcs0/U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/Mram_civar9.SLICEM_G
    -------------------------------------------------  ---------------------------
    Total                                      0.695ns (0.347ns logic, 0.348ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------

Paths for end point cpu0_Mram_RAM33.SLICEM_F (SLICE_X18Y31.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.759ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cpu0_MEMWR_decodeRegOut_26 (FF)
  Destination:          cpu0_Mram_RAM33.SLICEM_F (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.790ns (Levels of Logic = 1)
  Clock Path Skew:      0.031ns (0.309 - 0.278)
  Source Clock:         Clk_BUFGP falling at 93.750ns
  Destination Clock:    Clk_BUFGP falling at 93.750ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: cpu0_MEMWR_decodeRegOut_26 to cpu0_Mram_RAM33.SLICEM_F
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y31.YQ      Tcko                  0.464   cpu0_MEMWR_decodeRegOut<27>
                                                       cpu0_MEMWR_decodeRegOut_26
    SLICE_X18Y31.BY      net (fanout=6)        0.452   cpu0_MEMWR_decodeRegOut<26>
    SLICE_X18Y31.CLK     Tdh         (-Th)     0.126   cpu0_alu_op1_varindex0000<2>
                                                       cpu0_Mram_RAM33.SLICEM_F
    -------------------------------------------------  ---------------------------
    Total                                      0.790ns (0.338ns logic, 0.452ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP "TNM_Clk" 16 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y8.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[15].RAMB16_S2_1/CLKB
  Location pin: RAMB16_X0Y8.CLKB
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 58.929ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 3.571ns (280.034MHz) ()
  Physical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Logical resource: mcs0/U0/lmb_bram_I/RAM_Inst/Using_B16_S2.The_BRAMs[8].RAMB16_S2_1/CLKA
  Location pin: RAMB16_X0Y9.CLKA
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |   20.902|   28.966|   18.198|   27.749|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1232827774 paths, 0 nets, and 27362 connections

Design statistics:
   Minimum period:  57.932ns{1}   (Maximum frequency:  17.262MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Nov 14 09:19:56 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 266 MB



