Library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

--DEFINICIÓN DE LA ENTIDAD
Entity flip_flop_D is port(
	S: in std_logic;
	R: in std_logic;
	Q: inout std_logic
	--clock : in std_logic 
);
end entity;

--DEFINICIÓN DE LA ARQUITECTURA
Architecture flip_flop_D_arq of flip_flop_D is
signal noQ : std_logic;
begin
	Q	<= R nor noQ;
	noQ <= S nor Q;

end Architecture;

--GRUPO 04 
--Jhoan Lozano
--William Aguirre
--Xavier Garzon
--Hector Amature