{
  "module_name": "cache.json",
  "hash_id": "7addf46f0839e25b5fd31bdad87a20d8cf782955522a08698137d2adad4ccf12",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/graniterapids/cache.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"L2 code requests\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_CODE_RD\",\n        \"PublicDescription\": \"Counts the total number of L2 code requests.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe4\"\n    },\n    {\n        \"BriefDescription\": \"Demand Data Read access L2 cache\",\n        \"EventCode\": \"0x24\",\n        \"EventName\": \"L2_RQSTS.ALL_DEMAND_DATA_RD\",\n        \"PublicDescription\": \"Counts Demand Data Read requests accessing the L2 cache. These requests may hit or miss L2 cache. True-miss exclude misses that were merged with ongoing L2 misses. An access is counted once.\",\n        \"SampleAfterValue\": \"200003\",\n        \"UMask\": \"0xe1\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable requests that missed L3  (Except hardware prefetches to the L3)\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.MISS\",\n        \"PublicDescription\": \"Counts core-originated cacheable requests that miss the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2.  It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x41\"\n    },\n    {\n        \"BriefDescription\": \"Core-originated cacheable requests that refer to L3 (Except hardware prefetches to the L3)\",\n        \"EventCode\": \"0x2e\",\n        \"EventName\": \"LONGEST_LAT_CACHE.REFERENCE\",\n        \"PublicDescription\": \"Counts core-originated cacheable requests to the L3 cache (Longest Latency cache). Requests include data and code reads, Reads-for-Ownership (RFOs), speculative accesses and hardware prefetches to the L1 and L2.  It does not include hardware prefetches to the L3, and may not count other types of requests to the L3.\",\n        \"SampleAfterValue\": \"100003\",\n        \"UMask\": \"0x4f\"\n    },\n    {\n        \"BriefDescription\": \"Retired load instructions.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.ALL_LOADS\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all retired load instructions. This event accounts for SW prefetch instructions of PREFETCHNTA or PREFETCHT0/1/2 or PREFETCHW.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x81\"\n    },\n    {\n        \"BriefDescription\": \"Retired store instructions.\",\n        \"Data_LA\": \"1\",\n        \"EventCode\": \"0xd0\",\n        \"EventName\": \"MEM_INST_RETIRED.ALL_STORES\",\n        \"PEBS\": \"1\",\n        \"PublicDescription\": \"Counts all retired store instructions.\",\n        \"SampleAfterValue\": \"1000003\",\n        \"UMask\": \"0x82\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}