|DATA_PATH
IorD_i => IorD_i.IN1
MemWrite_i => MemWrite_i.IN1
IRWrite_i => IRWrite_i.IN1
RegDst_i => RegDst_i.IN1
MemtoReg_i => MemtoReg_i.IN1
RegWrite_i => RegWrite_i.IN1
ALUSrcA_i => ALUSrcA_i.IN1
PCSrc_i => PCSrc_i.IN1
PCEn_i => PCEn_i.IN1
ALUSrcB_i[0] => ALUSrcB_i[0].IN1
ALUSrcB_i[1] => ALUSrcB_i[1].IN1
ALUControl_i[0] => ALUControl_i[0].IN1
ALUControl_i[1] => ALUControl_i[1].IN1
ALUControl_i[2] => ALUControl_i[2].IN1
clk => clk.IN1
reset => reset.IN1
OP_o[0] <= DataPath:DUV.OP_o
OP_o[1] <= DataPath:DUV.OP_o
OP_o[2] <= DataPath:DUV.OP_o
OP_o[3] <= DataPath:DUV.OP_o
OP_o[4] <= DataPath:DUV.OP_o
OP_o[5] <= DataPath:DUV.OP_o
Funct_o[0] <= DataPath:DUV.Funct_o
Funct_o[1] <= DataPath:DUV.Funct_o
Funct_o[2] <= DataPath:DUV.Funct_o
Funct_o[3] <= DataPath:DUV.Funct_o
Funct_o[4] <= DataPath:DUV.Funct_o
Funct_o[5] <= DataPath:DUV.Funct_o
ALU_OUT_o[0] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[1] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[2] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[3] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[4] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[5] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[6] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[7] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[8] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[9] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[10] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[11] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[12] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[13] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[14] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[15] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[16] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[17] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[18] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[19] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[20] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[21] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[22] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[23] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[24] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[25] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[26] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[27] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[28] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[29] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[30] <= DataPath:DUV.ALU_OUT
ALU_OUT_o[31] <= DataPath:DUV.ALU_OUT
Scope_PC[0] <= DataPath:DUV.Scope_PC
Scope_PC[1] <= DataPath:DUV.Scope_PC
Scope_PC[2] <= DataPath:DUV.Scope_PC
Scope_PC[3] <= DataPath:DUV.Scope_PC
Scope_PC[4] <= DataPath:DUV.Scope_PC
Scope_PC[5] <= DataPath:DUV.Scope_PC
Scope_PC[6] <= DataPath:DUV.Scope_PC
Scope_PC[7] <= DataPath:DUV.Scope_PC
Scope_PC[8] <= DataPath:DUV.Scope_PC
Scope_PC[9] <= DataPath:DUV.Scope_PC
Scope_PC[10] <= DataPath:DUV.Scope_PC
Scope_PC[11] <= DataPath:DUV.Scope_PC
Scope_PC[12] <= DataPath:DUV.Scope_PC
Scope_PC[13] <= DataPath:DUV.Scope_PC
Scope_PC[14] <= DataPath:DUV.Scope_PC
Scope_PC[15] <= DataPath:DUV.Scope_PC
Scope_PC[16] <= DataPath:DUV.Scope_PC
Scope_PC[17] <= DataPath:DUV.Scope_PC
Scope_PC[18] <= DataPath:DUV.Scope_PC
Scope_PC[19] <= DataPath:DUV.Scope_PC
Scope_PC[20] <= DataPath:DUV.Scope_PC
Scope_PC[21] <= DataPath:DUV.Scope_PC
Scope_PC[22] <= DataPath:DUV.Scope_PC
Scope_PC[23] <= DataPath:DUV.Scope_PC
Scope_PC[24] <= DataPath:DUV.Scope_PC
Scope_PC[25] <= DataPath:DUV.Scope_PC
Scope_PC[26] <= DataPath:DUV.Scope_PC
Scope_PC[27] <= DataPath:DUV.Scope_PC
Scope_PC[28] <= DataPath:DUV.Scope_PC
Scope_PC[29] <= DataPath:DUV.Scope_PC
Scope_PC[30] <= DataPath:DUV.Scope_PC
Scope_PC[31] <= DataPath:DUV.Scope_PC
Scope_instr[0] <= DataPath:DUV.Scope_instr
Scope_instr[1] <= DataPath:DUV.Scope_instr
Scope_instr[2] <= DataPath:DUV.Scope_instr
Scope_instr[3] <= DataPath:DUV.Scope_instr
Scope_instr[4] <= DataPath:DUV.Scope_instr
Scope_instr[5] <= DataPath:DUV.Scope_instr
Scope_instr[6] <= DataPath:DUV.Scope_instr
Scope_instr[7] <= DataPath:DUV.Scope_instr
Scope_instr[8] <= DataPath:DUV.Scope_instr
Scope_instr[9] <= DataPath:DUV.Scope_instr
Scope_instr[10] <= DataPath:DUV.Scope_instr
Scope_instr[11] <= DataPath:DUV.Scope_instr
Scope_instr[12] <= DataPath:DUV.Scope_instr
Scope_instr[13] <= DataPath:DUV.Scope_instr
Scope_instr[14] <= DataPath:DUV.Scope_instr
Scope_instr[15] <= DataPath:DUV.Scope_instr
Scope_instr[16] <= DataPath:DUV.Scope_instr
Scope_instr[17] <= DataPath:DUV.Scope_instr
Scope_instr[18] <= DataPath:DUV.Scope_instr
Scope_instr[19] <= DataPath:DUV.Scope_instr
Scope_instr[20] <= DataPath:DUV.Scope_instr
Scope_instr[21] <= DataPath:DUV.Scope_instr
Scope_instr[22] <= DataPath:DUV.Scope_instr
Scope_instr[23] <= DataPath:DUV.Scope_instr
Scope_instr[24] <= DataPath:DUV.Scope_instr
Scope_instr[25] <= DataPath:DUV.Scope_instr
Scope_instr[26] <= DataPath:DUV.Scope_instr
Scope_instr[27] <= DataPath:DUV.Scope_instr
Scope_instr[28] <= DataPath:DUV.Scope_instr
Scope_instr[29] <= DataPath:DUV.Scope_instr
Scope_instr[30] <= DataPath:DUV.Scope_instr
Scope_instr[31] <= DataPath:DUV.Scope_instr
Scope_srca[0] <= DataPath:DUV.Scope_srca
Scope_srca[1] <= DataPath:DUV.Scope_srca
Scope_srca[2] <= DataPath:DUV.Scope_srca
Scope_srca[3] <= DataPath:DUV.Scope_srca
Scope_srca[4] <= DataPath:DUV.Scope_srca
Scope_srca[5] <= DataPath:DUV.Scope_srca
Scope_srca[6] <= DataPath:DUV.Scope_srca
Scope_srca[7] <= DataPath:DUV.Scope_srca
Scope_srca[8] <= DataPath:DUV.Scope_srca
Scope_srca[9] <= DataPath:DUV.Scope_srca
Scope_srca[10] <= DataPath:DUV.Scope_srca
Scope_srca[11] <= DataPath:DUV.Scope_srca
Scope_srca[12] <= DataPath:DUV.Scope_srca
Scope_srca[13] <= DataPath:DUV.Scope_srca
Scope_srca[14] <= DataPath:DUV.Scope_srca
Scope_srca[15] <= DataPath:DUV.Scope_srca
Scope_srca[16] <= DataPath:DUV.Scope_srca
Scope_srca[17] <= DataPath:DUV.Scope_srca
Scope_srca[18] <= DataPath:DUV.Scope_srca
Scope_srca[19] <= DataPath:DUV.Scope_srca
Scope_srca[20] <= DataPath:DUV.Scope_srca
Scope_srca[21] <= DataPath:DUV.Scope_srca
Scope_srca[22] <= DataPath:DUV.Scope_srca
Scope_srca[23] <= DataPath:DUV.Scope_srca
Scope_srca[24] <= DataPath:DUV.Scope_srca
Scope_srca[25] <= DataPath:DUV.Scope_srca
Scope_srca[26] <= DataPath:DUV.Scope_srca
Scope_srca[27] <= DataPath:DUV.Scope_srca
Scope_srca[28] <= DataPath:DUV.Scope_srca
Scope_srca[29] <= DataPath:DUV.Scope_srca
Scope_srca[30] <= DataPath:DUV.Scope_srca
Scope_srca[31] <= DataPath:DUV.Scope_srca
Scope_srcb[0] <= DataPath:DUV.Scope_srcb
Scope_srcb[1] <= DataPath:DUV.Scope_srcb
Scope_srcb[2] <= DataPath:DUV.Scope_srcb
Scope_srcb[3] <= DataPath:DUV.Scope_srcb
Scope_srcb[4] <= DataPath:DUV.Scope_srcb
Scope_srcb[5] <= DataPath:DUV.Scope_srcb
Scope_srcb[6] <= DataPath:DUV.Scope_srcb
Scope_srcb[7] <= DataPath:DUV.Scope_srcb
Scope_srcb[8] <= DataPath:DUV.Scope_srcb
Scope_srcb[9] <= DataPath:DUV.Scope_srcb
Scope_srcb[10] <= DataPath:DUV.Scope_srcb
Scope_srcb[11] <= DataPath:DUV.Scope_srcb
Scope_srcb[12] <= DataPath:DUV.Scope_srcb
Scope_srcb[13] <= DataPath:DUV.Scope_srcb
Scope_srcb[14] <= DataPath:DUV.Scope_srcb
Scope_srcb[15] <= DataPath:DUV.Scope_srcb
Scope_srcb[16] <= DataPath:DUV.Scope_srcb
Scope_srcb[17] <= DataPath:DUV.Scope_srcb
Scope_srcb[18] <= DataPath:DUV.Scope_srcb
Scope_srcb[19] <= DataPath:DUV.Scope_srcb
Scope_srcb[20] <= DataPath:DUV.Scope_srcb
Scope_srcb[21] <= DataPath:DUV.Scope_srcb
Scope_srcb[22] <= DataPath:DUV.Scope_srcb
Scope_srcb[23] <= DataPath:DUV.Scope_srcb
Scope_srcb[24] <= DataPath:DUV.Scope_srcb
Scope_srcb[25] <= DataPath:DUV.Scope_srcb
Scope_srcb[26] <= DataPath:DUV.Scope_srcb
Scope_srcb[27] <= DataPath:DUV.Scope_srcb
Scope_srcb[28] <= DataPath:DUV.Scope_srcb
Scope_srcb[29] <= DataPath:DUV.Scope_srcb
Scope_srcb[30] <= DataPath:DUV.Scope_srcb
Scope_srcb[31] <= DataPath:DUV.Scope_srcb
ZERO_f <= DataPath:DUV.ZERO


|DATA_PATH|DataPath:DUV
IorD_i => IorD_i.IN1
MemWrite_i => MemWrite_i.IN1
IRWrite_i => IRWrite_i.IN1
RegDst_i => RegDst_i.IN1
MemtoReg_i => MemtoReg_i.IN1
RegWrite_i => RegWrite_i.IN1
ALUSrcA_i => ALUSrcA_i.IN1
PCSrc_i => PCSrc_i.IN1
PCEn_i => PCEn_i.IN1
ALUSrcB[0] => ALUSrcB[0].IN1
ALUSrcB[1] => ALUSrcB[1].IN1
ALUControl[0] => ALUControl[0].IN1
ALUControl[1] => ALUControl[1].IN1
ALUControl[2] => ALUControl[2].IN1
clk => clk.IN8
reset => reset.IN6
OP_o[0] <= RF_FFD:Instr.q
OP_o[1] <= RF_FFD:Instr.q
OP_o[2] <= RF_FFD:Instr.q
OP_o[3] <= RF_FFD:Instr.q
OP_o[4] <= RF_FFD:Instr.q
OP_o[5] <= RF_FFD:Instr.q
Funct_o[0] <= oInstrReg[0].DB_MAX_OUTPUT_PORT_TYPE
Funct_o[1] <= oInstrReg[1].DB_MAX_OUTPUT_PORT_TYPE
Funct_o[2] <= oInstrReg[2].DB_MAX_OUTPUT_PORT_TYPE
Funct_o[3] <= oInstrReg[3].DB_MAX_OUTPUT_PORT_TYPE
Funct_o[4] <= oInstrReg[4].DB_MAX_OUTPUT_PORT_TYPE
Funct_o[5] <= oInstrReg[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[0] <= ALUOut[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[1] <= ALUOut[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[2] <= ALUOut[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[3] <= ALUOut[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[4] <= ALUOut[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[5] <= ALUOut[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[6] <= ALUOut[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[7] <= ALUOut[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[8] <= ALUOut[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[9] <= ALUOut[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[10] <= ALUOut[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[11] <= ALUOut[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[12] <= ALUOut[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[13] <= ALUOut[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[14] <= ALUOut[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[15] <= ALUOut[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[16] <= ALUOut[16].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[17] <= ALUOut[17].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[18] <= ALUOut[18].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[19] <= ALUOut[19].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[20] <= ALUOut[20].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[21] <= ALUOut[21].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[22] <= ALUOut[22].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[23] <= ALUOut[23].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[24] <= ALUOut[24].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[25] <= ALUOut[25].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[26] <= ALUOut[26].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[27] <= ALUOut[27].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[28] <= ALUOut[28].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[29] <= ALUOut[29].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[30] <= ALUOut[30].DB_MAX_OUTPUT_PORT_TYPE
ALU_OUT[31] <= ALUOut[31].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[0] <= conex1[0].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[1] <= conex1[1].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[2] <= conex1[2].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[3] <= conex1[3].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[4] <= conex1[4].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[5] <= conex1[5].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[6] <= conex1[6].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[7] <= conex1[7].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[8] <= conex1[8].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[9] <= conex1[9].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[10] <= conex1[10].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[11] <= conex1[11].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[12] <= conex1[12].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[13] <= conex1[13].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[14] <= conex1[14].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[15] <= conex1[15].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[16] <= conex1[16].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[17] <= conex1[17].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[18] <= conex1[18].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[19] <= conex1[19].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[20] <= conex1[20].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[21] <= conex1[21].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[22] <= conex1[22].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[23] <= conex1[23].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[24] <= conex1[24].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[25] <= conex1[25].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[26] <= conex1[26].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[27] <= conex1[27].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[28] <= conex1[28].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[29] <= conex1[29].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[30] <= conex1[30].DB_MAX_OUTPUT_PORT_TYPE
Scope_PC[31] <= conex1[31].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[0] <= oInstrReg[0].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[1] <= oInstrReg[1].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[2] <= oInstrReg[2].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[3] <= oInstrReg[3].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[4] <= oInstrReg[4].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[5] <= oInstrReg[5].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[6] <= oInstrReg[6].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[7] <= oInstrReg[7].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[8] <= oInstrReg[8].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[9] <= oInstrReg[9].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[10] <= oInstrReg[10].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[11] <= oInstrReg[11].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[12] <= oInstrReg[12].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[13] <= oInstrReg[13].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[14] <= oInstrReg[14].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[15] <= oInstrReg[15].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[16] <= oInstrReg[16].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[17] <= oInstrReg[17].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[18] <= oInstrReg[18].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[19] <= oInstrReg[19].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[20] <= oInstrReg[20].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[21] <= oInstrReg[21].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[22] <= oInstrReg[22].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[23] <= oInstrReg[23].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[24] <= oInstrReg[24].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[25] <= oInstrReg[25].DB_MAX_OUTPUT_PORT_TYPE
Scope_instr[26] <= RF_FFD:Instr.q
Scope_instr[27] <= RF_FFD:Instr.q
Scope_instr[28] <= RF_FFD:Instr.q
Scope_instr[29] <= RF_FFD:Instr.q
Scope_instr[30] <= RF_FFD:Instr.q
Scope_instr[31] <= RF_FFD:Instr.q
Scope_srca[0] <= SRCA[0].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[1] <= SRCA[1].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[2] <= SRCA[2].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[3] <= SRCA[3].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[4] <= SRCA[4].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[5] <= SRCA[5].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[6] <= SRCA[6].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[7] <= SRCA[7].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[8] <= SRCA[8].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[9] <= SRCA[9].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[10] <= SRCA[10].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[11] <= SRCA[11].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[12] <= SRCA[12].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[13] <= SRCA[13].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[14] <= SRCA[14].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[15] <= SRCA[15].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[16] <= SRCA[16].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[17] <= SRCA[17].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[18] <= SRCA[18].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[19] <= SRCA[19].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[20] <= SRCA[20].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[21] <= SRCA[21].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[22] <= SRCA[22].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[23] <= SRCA[23].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[24] <= SRCA[24].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[25] <= SRCA[25].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[26] <= SRCA[26].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[27] <= SRCA[27].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[28] <= SRCA[28].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[29] <= SRCA[29].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[30] <= SRCA[30].DB_MAX_OUTPUT_PORT_TYPE
Scope_srca[31] <= SRCA[31].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[0] <= SRCB[0].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[1] <= SRCB[1].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[2] <= SRCB[2].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[3] <= SRCB[3].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[4] <= SRCB[4].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[5] <= SRCB[5].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[6] <= SRCB[6].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[7] <= SRCB[7].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[8] <= SRCB[8].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[9] <= SRCB[9].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[10] <= SRCB[10].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[11] <= SRCB[11].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[12] <= SRCB[12].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[13] <= SRCB[13].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[14] <= SRCB[14].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[15] <= SRCB[15].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[16] <= SRCB[16].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[17] <= SRCB[17].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[18] <= SRCB[18].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[19] <= SRCB[19].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[20] <= SRCB[20].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[21] <= SRCB[21].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[22] <= SRCB[22].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[23] <= SRCB[23].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[24] <= SRCB[24].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[25] <= SRCB[25].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[26] <= SRCB[26].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[27] <= SRCB[27].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[28] <= SRCB[28].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[29] <= SRCB[29].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[30] <= SRCB[30].DB_MAX_OUTPUT_PORT_TYPE
Scope_srcb[31] <= SRCB[31].DB_MAX_OUTPUT_PORT_TYPE
ZERO <= ALU:alu.zeroflag_o


|DATA_PATH|DataPath:DUV|pc:PC
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.PRESET
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|MUX2t1:muxAddr
a_i[0] => out.DATAA
a_i[1] => out.DATAA
a_i[2] => out.DATAA
a_i[3] => out.DATAA
a_i[4] => out.DATAA
a_i[5] => out.DATAA
a_i[6] => out.DATAA
a_i[7] => out.DATAA
a_i[8] => out.DATAA
a_i[9] => out.DATAA
a_i[10] => out.DATAA
a_i[11] => out.DATAA
a_i[12] => out.DATAA
a_i[13] => out.DATAA
a_i[14] => out.DATAA
a_i[15] => out.DATAA
a_i[16] => out.DATAA
a_i[17] => out.DATAA
a_i[18] => out.DATAA
a_i[19] => out.DATAA
a_i[20] => out.DATAA
a_i[21] => out.DATAA
a_i[22] => out.DATAA
a_i[23] => out.DATAA
a_i[24] => out.DATAA
a_i[25] => out.DATAA
a_i[26] => out.DATAA
a_i[27] => out.DATAA
a_i[28] => out.DATAA
a_i[29] => out.DATAA
a_i[30] => out.DATAA
a_i[31] => out.DATAA
b_i[0] => out.DATAB
b_i[1] => out.DATAB
b_i[2] => out.DATAB
b_i[3] => out.DATAB
b_i[4] => out.DATAB
b_i[5] => out.DATAB
b_i[6] => out.DATAB
b_i[7] => out.DATAB
b_i[8] => out.DATAB
b_i[9] => out.DATAB
b_i[10] => out.DATAB
b_i[11] => out.DATAB
b_i[12] => out.DATAB
b_i[13] => out.DATAB
b_i[14] => out.DATAB
b_i[15] => out.DATAB
b_i[16] => out.DATAB
b_i[17] => out.DATAB
b_i[18] => out.DATAB
b_i[19] => out.DATAB
b_i[20] => out.DATAB
b_i[21] => out.DATAB
b_i[22] => out.DATAB
b_i[23] => out.DATAB
b_i[24] => out.DATAB
b_i[25] => out.DATAB
b_i[26] => out.DATAB
b_i[27] => out.DATAB
b_i[28] => out.DATAB
b_i[29] => out.DATAB
b_i[30] => out.DATAB
b_i[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU
WE_i => WE_i.IN1
WD_i[0] => WD_i[0].IN1
WD_i[1] => WD_i[1].IN1
WD_i[2] => WD_i[2].IN1
WD_i[3] => WD_i[3].IN1
WD_i[4] => WD_i[4].IN1
WD_i[5] => WD_i[5].IN1
WD_i[6] => WD_i[6].IN1
WD_i[7] => WD_i[7].IN1
WD_i[8] => WD_i[8].IN1
WD_i[9] => WD_i[9].IN1
WD_i[10] => WD_i[10].IN1
WD_i[11] => WD_i[11].IN1
WD_i[12] => WD_i[12].IN1
WD_i[13] => WD_i[13].IN1
WD_i[14] => WD_i[14].IN1
WD_i[15] => WD_i[15].IN1
WD_i[16] => WD_i[16].IN1
WD_i[17] => WD_i[17].IN1
WD_i[18] => WD_i[18].IN1
WD_i[19] => WD_i[19].IN1
WD_i[20] => WD_i[20].IN1
WD_i[21] => WD_i[21].IN1
WD_i[22] => WD_i[22].IN1
WD_i[23] => WD_i[23].IN1
WD_i[24] => WD_i[24].IN1
WD_i[25] => WD_i[25].IN1
WD_i[26] => WD_i[26].IN1
WD_i[27] => WD_i[27].IN1
WD_i[28] => WD_i[28].IN1
WD_i[29] => WD_i[29].IN1
WD_i[30] => WD_i[30].IN1
WD_i[31] => WD_i[31].IN1
clk => clk.IN1
ADDR_i[0] => ADDR_i[0].IN1
ADDR_i[1] => ADDR_i[1].IN1
ADDR_i[2] => ADDR_i[2].IN1
ADDR_i[3] => ADDR_i[3].IN1
ADDR_i[4] => ADDR_i[4].IN1
ADDR_i[5] => ADDR_i[5].IN1
ADDR_i[6] => ADDR_i[6].IN1
ADDR_i[7] => ADDR_i[7].IN1
ADDR_i[8] => ADDR_i[8].IN1
ADDR_i[9] => ADDR_i[9].IN1
ADDR_i[10] => ADDR_i[10].IN1
ADDR_i[11] => ADDR_i[11].IN1
ADDR_i[12] => ADDR_i[12].IN1
ADDR_i[13] => ADDR_i[13].IN1
ADDR_i[14] => ADDR_i[14].IN1
ADDR_i[15] => ADDR_i[15].IN1
ADDR_i[16] => ADDR_i[16].IN1
ADDR_i[17] => ADDR_i[17].IN1
ADDR_i[18] => ADDR_i[18].IN1
ADDR_i[19] => ADDR_i[19].IN1
ADDR_i[20] => ADDR_i[20].IN1
ADDR_i[21] => ADDR_i[21].IN1
ADDR_i[22] => ADDR_i[22].IN1
ADDR_i[23] => ADDR_i[23].IN1
ADDR_i[24] => ADDR_i[24].IN1
ADDR_i[25] => ADDR_i[25].IN1
ADDR_i[26] => ADDR_i[26].IN1
ADDR_i[27] => ADDR_i[27].IN1
ADDR_i[28] => ADDR_i[28].IN1
ADDR_i[29] => ADDR_i[29].IN1
ADDR_i[30] => ADDR_i[30].IN1
ADDR_i[31] => ADDR_i[31].IN1
RD_o[0] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[1] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[2] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[3] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[4] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[5] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[6] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[7] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[8] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[9] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[10] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[11] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[12] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[13] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[14] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[15] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[16] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[17] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[18] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[19] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[20] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[21] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[22] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[23] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[24] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[25] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[26] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[27] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[28] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[29] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[30] <= MU_MemorySystem:DUV.Read_Data_o
RD_o[31] <= MU_MemorySystem:DUV.Read_Data_o


|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV
Write_enable_i => Write_enable_i.IN1
Write_Data_i[0] => Write_Data_i[0].IN1
Write_Data_i[1] => Write_Data_i[1].IN1
Write_Data_i[2] => Write_Data_i[2].IN1
Write_Data_i[3] => Write_Data_i[3].IN1
Write_Data_i[4] => Write_Data_i[4].IN1
Write_Data_i[5] => Write_Data_i[5].IN1
Write_Data_i[6] => Write_Data_i[6].IN1
Write_Data_i[7] => Write_Data_i[7].IN1
Write_Data_i[8] => Write_Data_i[8].IN1
Write_Data_i[9] => Write_Data_i[9].IN1
Write_Data_i[10] => Write_Data_i[10].IN1
Write_Data_i[11] => Write_Data_i[11].IN1
Write_Data_i[12] => Write_Data_i[12].IN1
Write_Data_i[13] => Write_Data_i[13].IN1
Write_Data_i[14] => Write_Data_i[14].IN1
Write_Data_i[15] => Write_Data_i[15].IN1
Write_Data_i[16] => Write_Data_i[16].IN1
Write_Data_i[17] => Write_Data_i[17].IN1
Write_Data_i[18] => Write_Data_i[18].IN1
Write_Data_i[19] => Write_Data_i[19].IN1
Write_Data_i[20] => Write_Data_i[20].IN1
Write_Data_i[21] => Write_Data_i[21].IN1
Write_Data_i[22] => Write_Data_i[22].IN1
Write_Data_i[23] => Write_Data_i[23].IN1
Write_Data_i[24] => Write_Data_i[24].IN1
Write_Data_i[25] => Write_Data_i[25].IN1
Write_Data_i[26] => Write_Data_i[26].IN1
Write_Data_i[27] => Write_Data_i[27].IN1
Write_Data_i[28] => Write_Data_i[28].IN1
Write_Data_i[29] => Write_Data_i[29].IN1
Write_Data_i[30] => Write_Data_i[30].IN1
Write_Data_i[31] => Write_Data_i[31].IN1
clk => clk.IN1
addr_i[0] => addr_i[0].IN2
addr_i[1] => addr_i[1].IN2
addr_i[2] => addr_i[2].IN2
addr_i[3] => addr_i[3].IN2
addr_i[4] => addr_i[4].IN2
addr_i[5] => addr_i[5].IN2
addr_i[6] => addr_i[6].IN2
addr_i[7] => addr_i[7].IN2
addr_i[8] => addr_i[8].IN2
addr_i[9] => addr_i[9].IN2
addr_i[10] => addr_i[10].IN2
addr_i[11] => addr_i[11].IN2
addr_i[12] => addr_i[12].IN2
addr_i[13] => addr_i[13].IN2
addr_i[14] => addr_i[14].IN2
addr_i[15] => addr_i[15].IN2
addr_i[16] => addr_i[16].IN2
addr_i[17] => addr_i[17].IN2
addr_i[18] => addr_i[18].IN2
addr_i[19] => addr_i[19].IN2
addr_i[20] => addr_i[20].IN2
addr_i[21] => addr_i[21].IN2
addr_i[22] => addr_i[22].IN2
addr_i[23] => addr_i[23].IN2
addr_i[24] => addr_i[24].IN2
addr_i[25] => addr_i[25].IN2
addr_i[26] => addr_i[26].IN2
addr_i[27] => addr_i[27].IN2
addr_i[28] => addr_i[28].IN2
addr_i[29] => addr_i[29].IN2
addr_i[30] => addr_i[30].IN2
addr_i[31] => addr_i[31].IN2
Read_Data_o[0] <= MU_MUX:my_mux.out
Read_Data_o[1] <= MU_MUX:my_mux.out
Read_Data_o[2] <= MU_MUX:my_mux.out
Read_Data_o[3] <= MU_MUX:my_mux.out
Read_Data_o[4] <= MU_MUX:my_mux.out
Read_Data_o[5] <= MU_MUX:my_mux.out
Read_Data_o[6] <= MU_MUX:my_mux.out
Read_Data_o[7] <= MU_MUX:my_mux.out
Read_Data_o[8] <= MU_MUX:my_mux.out
Read_Data_o[9] <= MU_MUX:my_mux.out
Read_Data_o[10] <= MU_MUX:my_mux.out
Read_Data_o[11] <= MU_MUX:my_mux.out
Read_Data_o[12] <= MU_MUX:my_mux.out
Read_Data_o[13] <= MU_MUX:my_mux.out
Read_Data_o[14] <= MU_MUX:my_mux.out
Read_Data_o[15] <= MU_MUX:my_mux.out
Read_Data_o[16] <= MU_MUX:my_mux.out
Read_Data_o[17] <= MU_MUX:my_mux.out
Read_Data_o[18] <= MU_MUX:my_mux.out
Read_Data_o[19] <= MU_MUX:my_mux.out
Read_Data_o[20] <= MU_MUX:my_mux.out
Read_Data_o[21] <= MU_MUX:my_mux.out
Read_Data_o[22] <= MU_MUX:my_mux.out
Read_Data_o[23] <= MU_MUX:my_mux.out
Read_Data_o[24] <= MU_MUX:my_mux.out
Read_Data_o[25] <= MU_MUX:my_mux.out
Read_Data_o[26] <= MU_MUX:my_mux.out
Read_Data_o[27] <= MU_MUX:my_mux.out
Read_Data_o[28] <= MU_MUX:my_mux.out
Read_Data_o[29] <= MU_MUX:my_mux.out
Read_Data_o[30] <= MU_MUX:my_mux.out
Read_Data_o[31] <= MU_MUX:my_mux.out


|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_ROM:my_rom
addr[0] => Add0.IN64
addr[1] => Add0.IN63
addr[2] => Add0.IN62
addr[3] => Add0.IN61
addr[4] => Add0.IN60
addr[5] => Add0.IN59
addr[6] => Add0.IN58
addr[7] => Add0.IN57
addr[8] => Add0.IN56
addr[9] => Add0.IN55
addr[10] => Add0.IN54
addr[11] => Add0.IN53
addr[12] => Add0.IN52
addr[13] => Add0.IN51
addr[14] => Add0.IN50
addr[15] => Add0.IN49
addr[16] => Add0.IN48
addr[17] => Add0.IN47
addr[18] => Add0.IN46
addr[19] => Add0.IN45
addr[20] => Add0.IN44
addr[21] => Add0.IN43
addr[22] => Add0.IN42
addr[23] => Add0.IN41
addr[24] => Add0.IN40
addr[25] => Add0.IN39
addr[26] => Add0.IN38
addr[27] => Add0.IN37
addr[28] => Add0.IN36
addr[29] => Add0.IN35
addr[30] => Add0.IN34
addr[31] => Add0.IN33
q[0] <= myrom.DATAOUT
q[1] <= myrom.DATAOUT1
q[2] <= myrom.DATAOUT2
q[3] <= myrom.DATAOUT3
q[4] <= myrom.DATAOUT4
q[5] <= myrom.DATAOUT5
q[6] <= myrom.DATAOUT6
q[7] <= myrom.DATAOUT7
q[8] <= myrom.DATAOUT8
q[9] <= myrom.DATAOUT9
q[10] <= myrom.DATAOUT10
q[11] <= myrom.DATAOUT11
q[12] <= myrom.DATAOUT12
q[13] <= myrom.DATAOUT13
q[14] <= myrom.DATAOUT14
q[15] <= myrom.DATAOUT15
q[16] <= myrom.DATAOUT16
q[17] <= myrom.DATAOUT17
q[18] <= myrom.DATAOUT18
q[19] <= myrom.DATAOUT19
q[20] <= myrom.DATAOUT20
q[21] <= myrom.DATAOUT21
q[22] <= myrom.DATAOUT22
q[23] <= myrom.DATAOUT23
q[24] <= myrom.DATAOUT24
q[25] <= myrom.DATAOUT25
q[26] <= myrom.DATAOUT26
q[27] <= myrom.DATAOUT27
q[28] <= myrom.DATAOUT28
q[29] <= myrom.DATAOUT29
q[30] <= myrom.DATAOUT30
q[31] <= myrom.DATAOUT31


|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_RAM:my_ram
addr[0] => Add0.IN64
addr[1] => Add0.IN63
addr[2] => Add0.IN62
addr[3] => Add0.IN61
addr[4] => Add0.IN60
addr[5] => Add0.IN59
addr[6] => Add0.IN58
addr[7] => Add0.IN57
addr[8] => Add0.IN56
addr[9] => Add0.IN55
addr[10] => Add0.IN54
addr[11] => Add0.IN53
addr[12] => Add0.IN52
addr[13] => Add0.IN51
addr[14] => Add0.IN50
addr[15] => Add0.IN49
addr[16] => Add0.IN48
addr[17] => Add0.IN47
addr[18] => Add0.IN46
addr[19] => Add0.IN45
addr[20] => Add0.IN44
addr[21] => Add0.IN43
addr[22] => Add0.IN42
addr[23] => Add0.IN41
addr[24] => Add0.IN40
addr[25] => Add0.IN39
addr[26] => Add0.IN38
addr[27] => Add0.IN37
addr[28] => Add0.IN36
addr[29] => Add0.IN35
addr[30] => Add0.IN34
addr[31] => Add0.IN33
Write_Data[0] => myram.data_a[0].DATAIN
Write_Data[0] => myram.DATAIN
Write_Data[1] => myram.data_a[1].DATAIN
Write_Data[1] => myram.DATAIN1
Write_Data[2] => myram.data_a[2].DATAIN
Write_Data[2] => myram.DATAIN2
Write_Data[3] => myram.data_a[3].DATAIN
Write_Data[3] => myram.DATAIN3
Write_Data[4] => myram.data_a[4].DATAIN
Write_Data[4] => myram.DATAIN4
Write_Data[5] => myram.data_a[5].DATAIN
Write_Data[5] => myram.DATAIN5
Write_Data[6] => myram.data_a[6].DATAIN
Write_Data[6] => myram.DATAIN6
Write_Data[7] => myram.data_a[7].DATAIN
Write_Data[7] => myram.DATAIN7
Write_Data[8] => myram.data_a[8].DATAIN
Write_Data[8] => myram.DATAIN8
Write_Data[9] => myram.data_a[9].DATAIN
Write_Data[9] => myram.DATAIN9
Write_Data[10] => myram.data_a[10].DATAIN
Write_Data[10] => myram.DATAIN10
Write_Data[11] => myram.data_a[11].DATAIN
Write_Data[11] => myram.DATAIN11
Write_Data[12] => myram.data_a[12].DATAIN
Write_Data[12] => myram.DATAIN12
Write_Data[13] => myram.data_a[13].DATAIN
Write_Data[13] => myram.DATAIN13
Write_Data[14] => myram.data_a[14].DATAIN
Write_Data[14] => myram.DATAIN14
Write_Data[15] => myram.data_a[15].DATAIN
Write_Data[15] => myram.DATAIN15
Write_Data[16] => myram.data_a[16].DATAIN
Write_Data[16] => myram.DATAIN16
Write_Data[17] => myram.data_a[17].DATAIN
Write_Data[17] => myram.DATAIN17
Write_Data[18] => myram.data_a[18].DATAIN
Write_Data[18] => myram.DATAIN18
Write_Data[19] => myram.data_a[19].DATAIN
Write_Data[19] => myram.DATAIN19
Write_Data[20] => myram.data_a[20].DATAIN
Write_Data[20] => myram.DATAIN20
Write_Data[21] => myram.data_a[21].DATAIN
Write_Data[21] => myram.DATAIN21
Write_Data[22] => myram.data_a[22].DATAIN
Write_Data[22] => myram.DATAIN22
Write_Data[23] => myram.data_a[23].DATAIN
Write_Data[23] => myram.DATAIN23
Write_Data[24] => myram.data_a[24].DATAIN
Write_Data[24] => myram.DATAIN24
Write_Data[25] => myram.data_a[25].DATAIN
Write_Data[25] => myram.DATAIN25
Write_Data[26] => myram.data_a[26].DATAIN
Write_Data[26] => myram.DATAIN26
Write_Data[27] => myram.data_a[27].DATAIN
Write_Data[27] => myram.DATAIN27
Write_Data[28] => myram.data_a[28].DATAIN
Write_Data[28] => myram.DATAIN28
Write_Data[29] => myram.data_a[29].DATAIN
Write_Data[29] => myram.DATAIN29
Write_Data[30] => myram.data_a[30].DATAIN
Write_Data[30] => myram.DATAIN30
Write_Data[31] => myram.data_a[31].DATAIN
Write_Data[31] => myram.DATAIN31
clk => myram.we_a.CLK
clk => myram.waddr_a[5].CLK
clk => myram.waddr_a[4].CLK
clk => myram.waddr_a[3].CLK
clk => myram.waddr_a[2].CLK
clk => myram.waddr_a[1].CLK
clk => myram.waddr_a[0].CLK
clk => myram.data_a[31].CLK
clk => myram.data_a[30].CLK
clk => myram.data_a[29].CLK
clk => myram.data_a[28].CLK
clk => myram.data_a[27].CLK
clk => myram.data_a[26].CLK
clk => myram.data_a[25].CLK
clk => myram.data_a[24].CLK
clk => myram.data_a[23].CLK
clk => myram.data_a[22].CLK
clk => myram.data_a[21].CLK
clk => myram.data_a[20].CLK
clk => myram.data_a[19].CLK
clk => myram.data_a[18].CLK
clk => myram.data_a[17].CLK
clk => myram.data_a[16].CLK
clk => myram.data_a[15].CLK
clk => myram.data_a[14].CLK
clk => myram.data_a[13].CLK
clk => myram.data_a[12].CLK
clk => myram.data_a[11].CLK
clk => myram.data_a[10].CLK
clk => myram.data_a[9].CLK
clk => myram.data_a[8].CLK
clk => myram.data_a[7].CLK
clk => myram.data_a[6].CLK
clk => myram.data_a[5].CLK
clk => myram.data_a[4].CLK
clk => myram.data_a[3].CLK
clk => myram.data_a[2].CLK
clk => myram.data_a[1].CLK
clk => myram.data_a[0].CLK
clk => myram.CLK0
Write_enable => myram.we_a.DATAIN
Write_enable => myram.WE
q[0] <= myram.DATAOUT
q[1] <= myram.DATAOUT1
q[2] <= myram.DATAOUT2
q[3] <= myram.DATAOUT3
q[4] <= myram.DATAOUT4
q[5] <= myram.DATAOUT5
q[6] <= myram.DATAOUT6
q[7] <= myram.DATAOUT7
q[8] <= myram.DATAOUT8
q[9] <= myram.DATAOUT9
q[10] <= myram.DATAOUT10
q[11] <= myram.DATAOUT11
q[12] <= myram.DATAOUT12
q[13] <= myram.DATAOUT13
q[14] <= myram.DATAOUT14
q[15] <= myram.DATAOUT15
q[16] <= myram.DATAOUT16
q[17] <= myram.DATAOUT17
q[18] <= myram.DATAOUT18
q[19] <= myram.DATAOUT19
q[20] <= myram.DATAOUT20
q[21] <= myram.DATAOUT21
q[22] <= myram.DATAOUT22
q[23] <= myram.DATAOUT23
q[24] <= myram.DATAOUT24
q[25] <= myram.DATAOUT25
q[26] <= myram.DATAOUT26
q[27] <= myram.DATAOUT27
q[28] <= myram.DATAOUT28
q[29] <= myram.DATAOUT29
q[30] <= myram.DATAOUT30
q[31] <= myram.DATAOUT31


|DATA_PATH|DataPath:DUV|MU_MemoryUnit:MU|MU_MemorySystem:DUV|MU_MUX:my_mux
my_rom[0] => out.DATAB
my_rom[1] => out.DATAB
my_rom[2] => out.DATAB
my_rom[3] => out.DATAB
my_rom[4] => out.DATAB
my_rom[5] => out.DATAB
my_rom[6] => out.DATAB
my_rom[7] => out.DATAB
my_rom[8] => out.DATAB
my_rom[9] => out.DATAB
my_rom[10] => out.DATAB
my_rom[11] => out.DATAB
my_rom[12] => out.DATAB
my_rom[13] => out.DATAB
my_rom[14] => out.DATAB
my_rom[15] => out.DATAB
my_rom[16] => out.DATAB
my_rom[17] => out.DATAB
my_rom[18] => out.DATAB
my_rom[19] => out.DATAB
my_rom[20] => out.DATAB
my_rom[21] => out.DATAB
my_rom[22] => out.DATAB
my_rom[23] => out.DATAB
my_rom[24] => out.DATAB
my_rom[25] => out.DATAB
my_rom[26] => out.DATAB
my_rom[27] => out.DATAB
my_rom[28] => out.DATAB
my_rom[29] => out.DATAB
my_rom[30] => out.DATAB
my_rom[31] => out.DATAB
my_ram[0] => out.DATAA
my_ram[1] => out.DATAA
my_ram[2] => out.DATAA
my_ram[3] => out.DATAA
my_ram[4] => out.DATAA
my_ram[5] => out.DATAA
my_ram[6] => out.DATAA
my_ram[7] => out.DATAA
my_ram[8] => out.DATAA
my_ram[9] => out.DATAA
my_ram[10] => out.DATAA
my_ram[11] => out.DATAA
my_ram[12] => out.DATAA
my_ram[13] => out.DATAA
my_ram[14] => out.DATAA
my_ram[15] => out.DATAA
my_ram[16] => out.DATAA
my_ram[17] => out.DATAA
my_ram[18] => out.DATAA
my_ram[19] => out.DATAA
my_ram[20] => out.DATAA
my_ram[21] => out.DATAA
my_ram[22] => out.DATAA
my_ram[23] => out.DATAA
my_ram[24] => out.DATAA
my_ram[25] => out.DATAA
my_ram[26] => out.DATAA
my_ram[27] => out.DATAA
my_ram[28] => out.DATAA
my_ram[29] => out.DATAA
my_ram[30] => out.DATAA
my_ram[31] => out.DATAA
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_FFD:Instr
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_FFD:Data
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|MUX2t1_5B:WRegmux
a_i[0] => out.DATAA
a_i[1] => out.DATAA
a_i[2] => out.DATAA
a_i[3] => out.DATAA
a_i[4] => out.DATAA
b_i[0] => out.DATAB
b_i[1] => out.DATAB
b_i[2] => out.DATAB
b_i[3] => out.DATAB
b_i[4] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|MUX2t1:WDmux
a_i[0] => out.DATAA
a_i[1] => out.DATAA
a_i[2] => out.DATAA
a_i[3] => out.DATAA
a_i[4] => out.DATAA
a_i[5] => out.DATAA
a_i[6] => out.DATAA
a_i[7] => out.DATAA
a_i[8] => out.DATAA
a_i[9] => out.DATAA
a_i[10] => out.DATAA
a_i[11] => out.DATAA
a_i[12] => out.DATAA
a_i[13] => out.DATAA
a_i[14] => out.DATAA
a_i[15] => out.DATAA
a_i[16] => out.DATAA
a_i[17] => out.DATAA
a_i[18] => out.DATAA
a_i[19] => out.DATAA
a_i[20] => out.DATAA
a_i[21] => out.DATAA
a_i[22] => out.DATAA
a_i[23] => out.DATAA
a_i[24] => out.DATAA
a_i[25] => out.DATAA
a_i[26] => out.DATAA
a_i[27] => out.DATAA
a_i[28] => out.DATAA
a_i[29] => out.DATAA
a_i[30] => out.DATAA
a_i[31] => out.DATAA
b_i[0] => out.DATAB
b_i[1] => out.DATAB
b_i[2] => out.DATAB
b_i[3] => out.DATAB
b_i[4] => out.DATAB
b_i[5] => out.DATAB
b_i[6] => out.DATAB
b_i[7] => out.DATAB
b_i[8] => out.DATAB
b_i[9] => out.DATAB
b_i[10] => out.DATAB
b_i[11] => out.DATAB
b_i[12] => out.DATAB
b_i[13] => out.DATAB
b_i[14] => out.DATAB
b_i[15] => out.DATAB
b_i[16] => out.DATAB
b_i[17] => out.DATAB
b_i[18] => out.DATAB
b_i[19] => out.DATAB
b_i[20] => out.DATAB
b_i[21] => out.DATAB
b_i[22] => out.DATAB
b_i[23] => out.DATAB
b_i[24] => out.DATAB
b_i[25] => out.DATAB
b_i[26] => out.DATAB
b_i[27] => out.DATAB
b_i[28] => out.DATAB
b_i[29] => out.DATAB
b_i[30] => out.DATAB
b_i[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile
clk => clk.IN1
reset => reset.IN1
Reg_Write_i => Reg_Write_i.IN1
Read_Register_1_i[0] => Read_Register_1_i[0].IN1
Read_Register_1_i[1] => Read_Register_1_i[1].IN1
Read_Register_1_i[2] => Read_Register_1_i[2].IN1
Read_Register_1_i[3] => Read_Register_1_i[3].IN1
Read_Register_1_i[4] => Read_Register_1_i[4].IN1
Read_Register_2_i[0] => Read_Register_2_i[0].IN1
Read_Register_2_i[1] => Read_Register_2_i[1].IN1
Read_Register_2_i[2] => Read_Register_2_i[2].IN1
Read_Register_2_i[3] => Read_Register_2_i[3].IN1
Read_Register_2_i[4] => Read_Register_2_i[4].IN1
Write_Register_i[0] => Write_Register_i[0].IN1
Write_Register_i[1] => Write_Register_i[1].IN1
Write_Register_i[2] => Write_Register_i[2].IN1
Write_Register_i[3] => Write_Register_i[3].IN1
Write_Register_i[4] => Write_Register_i[4].IN1
Write_Data_i[0] => Write_Data_i[0].IN1
Write_Data_i[1] => Write_Data_i[1].IN1
Write_Data_i[2] => Write_Data_i[2].IN1
Write_Data_i[3] => Write_Data_i[3].IN1
Write_Data_i[4] => Write_Data_i[4].IN1
Write_Data_i[5] => Write_Data_i[5].IN1
Write_Data_i[6] => Write_Data_i[6].IN1
Write_Data_i[7] => Write_Data_i[7].IN1
Write_Data_i[8] => Write_Data_i[8].IN1
Write_Data_i[9] => Write_Data_i[9].IN1
Write_Data_i[10] => Write_Data_i[10].IN1
Write_Data_i[11] => Write_Data_i[11].IN1
Write_Data_i[12] => Write_Data_i[12].IN1
Write_Data_i[13] => Write_Data_i[13].IN1
Write_Data_i[14] => Write_Data_i[14].IN1
Write_Data_i[15] => Write_Data_i[15].IN1
Write_Data_i[16] => Write_Data_i[16].IN1
Write_Data_i[17] => Write_Data_i[17].IN1
Write_Data_i[18] => Write_Data_i[18].IN1
Write_Data_i[19] => Write_Data_i[19].IN1
Write_Data_i[20] => Write_Data_i[20].IN1
Write_Data_i[21] => Write_Data_i[21].IN1
Write_Data_i[22] => Write_Data_i[22].IN1
Write_Data_i[23] => Write_Data_i[23].IN1
Write_Data_i[24] => Write_Data_i[24].IN1
Write_Data_i[25] => Write_Data_i[25].IN1
Write_Data_i[26] => Write_Data_i[26].IN1
Write_Data_i[27] => Write_Data_i[27].IN1
Write_Data_i[28] => Write_Data_i[28].IN1
Write_Data_i[29] => Write_Data_i[29].IN1
Write_Data_i[30] => Write_Data_i[30].IN1
Write_Data_i[31] => Write_Data_i[31].IN1
Read_Data_1_o[0] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[1] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[2] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[3] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[4] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[5] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[6] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[7] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[8] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[9] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[10] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[11] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[12] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[13] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[14] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[15] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[16] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[17] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[18] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[19] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[20] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[21] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[22] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[23] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[24] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[25] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[26] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[27] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[28] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[29] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[30] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_1_o[31] <= RF_RegFile:UUT.Read_Data_1_o
Read_Data_2_o[0] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[1] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[2] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[3] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[4] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[5] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[6] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[7] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[8] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[9] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[10] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[11] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[12] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[13] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[14] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[15] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[16] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[17] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[18] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[19] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[20] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[21] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[22] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[23] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[24] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[25] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[26] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[27] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[28] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[29] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[30] <= RF_RegFile:UUT.Read_Data_2_o
Read_Data_2_o[31] <= RF_RegFile:UUT.Read_Data_2_o


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT
clk => RF_FFD32:FFD32.clk
reset => RF_FFD32:FFD32.reset
Reg_Write_i => RF_FFD32:FFD32.and_i1
Read_Register_1_i[0] => RF_mux32:mux32_data1.sel[0]
Read_Register_1_i[1] => RF_mux32:mux32_data1.sel[1]
Read_Register_1_i[2] => RF_mux32:mux32_data1.sel[2]
Read_Register_1_i[3] => RF_mux32:mux32_data1.sel[3]
Read_Register_1_i[4] => RF_mux32:mux32_data1.sel[4]
Read_Register_2_i[0] => RF_mux32:mux32_data2.sel[0]
Read_Register_2_i[1] => RF_mux32:mux32_data2.sel[1]
Read_Register_2_i[2] => RF_mux32:mux32_data2.sel[2]
Read_Register_2_i[3] => RF_mux32:mux32_data2.sel[3]
Read_Register_2_i[4] => RF_mux32:mux32_data2.sel[4]
Write_Register_i[0] => Write_Register_i[0].IN1
Write_Register_i[1] => Write_Register_i[1].IN1
Write_Register_i[2] => Write_Register_i[2].IN1
Write_Register_i[3] => Write_Register_i[3].IN1
Write_Register_i[4] => Write_Register_i[4].IN1
Write_Data_i[0] => RF_FFD32:FFD32.data[0]
Write_Data_i[1] => RF_FFD32:FFD32.data[1]
Write_Data_i[2] => RF_FFD32:FFD32.data[2]
Write_Data_i[3] => RF_FFD32:FFD32.data[3]
Write_Data_i[4] => RF_FFD32:FFD32.data[4]
Write_Data_i[5] => RF_FFD32:FFD32.data[5]
Write_Data_i[6] => RF_FFD32:FFD32.data[6]
Write_Data_i[7] => RF_FFD32:FFD32.data[7]
Write_Data_i[8] => RF_FFD32:FFD32.data[8]
Write_Data_i[9] => RF_FFD32:FFD32.data[9]
Write_Data_i[10] => RF_FFD32:FFD32.data[10]
Write_Data_i[11] => RF_FFD32:FFD32.data[11]
Write_Data_i[12] => RF_FFD32:FFD32.data[12]
Write_Data_i[13] => RF_FFD32:FFD32.data[13]
Write_Data_i[14] => RF_FFD32:FFD32.data[14]
Write_Data_i[15] => RF_FFD32:FFD32.data[15]
Write_Data_i[16] => RF_FFD32:FFD32.data[16]
Write_Data_i[17] => RF_FFD32:FFD32.data[17]
Write_Data_i[18] => RF_FFD32:FFD32.data[18]
Write_Data_i[19] => RF_FFD32:FFD32.data[19]
Write_Data_i[20] => RF_FFD32:FFD32.data[20]
Write_Data_i[21] => RF_FFD32:FFD32.data[21]
Write_Data_i[22] => RF_FFD32:FFD32.data[22]
Write_Data_i[23] => RF_FFD32:FFD32.data[23]
Write_Data_i[24] => RF_FFD32:FFD32.data[24]
Write_Data_i[25] => RF_FFD32:FFD32.data[25]
Write_Data_i[26] => RF_FFD32:FFD32.data[26]
Write_Data_i[27] => RF_FFD32:FFD32.data[27]
Write_Data_i[28] => RF_FFD32:FFD32.data[28]
Write_Data_i[29] => RF_FFD32:FFD32.data[29]
Write_Data_i[30] => RF_FFD32:FFD32.data[30]
Write_Data_i[31] => RF_FFD32:FFD32.data[31]
Read_Data_1_o[0] <= RF_mux32:mux32_data1.out[0]
Read_Data_1_o[1] <= RF_mux32:mux32_data1.out[1]
Read_Data_1_o[2] <= RF_mux32:mux32_data1.out[2]
Read_Data_1_o[3] <= RF_mux32:mux32_data1.out[3]
Read_Data_1_o[4] <= RF_mux32:mux32_data1.out[4]
Read_Data_1_o[5] <= RF_mux32:mux32_data1.out[5]
Read_Data_1_o[6] <= RF_mux32:mux32_data1.out[6]
Read_Data_1_o[7] <= RF_mux32:mux32_data1.out[7]
Read_Data_1_o[8] <= RF_mux32:mux32_data1.out[8]
Read_Data_1_o[9] <= RF_mux32:mux32_data1.out[9]
Read_Data_1_o[10] <= RF_mux32:mux32_data1.out[10]
Read_Data_1_o[11] <= RF_mux32:mux32_data1.out[11]
Read_Data_1_o[12] <= RF_mux32:mux32_data1.out[12]
Read_Data_1_o[13] <= RF_mux32:mux32_data1.out[13]
Read_Data_1_o[14] <= RF_mux32:mux32_data1.out[14]
Read_Data_1_o[15] <= RF_mux32:mux32_data1.out[15]
Read_Data_1_o[16] <= RF_mux32:mux32_data1.out[16]
Read_Data_1_o[17] <= RF_mux32:mux32_data1.out[17]
Read_Data_1_o[18] <= RF_mux32:mux32_data1.out[18]
Read_Data_1_o[19] <= RF_mux32:mux32_data1.out[19]
Read_Data_1_o[20] <= RF_mux32:mux32_data1.out[20]
Read_Data_1_o[21] <= RF_mux32:mux32_data1.out[21]
Read_Data_1_o[22] <= RF_mux32:mux32_data1.out[22]
Read_Data_1_o[23] <= RF_mux32:mux32_data1.out[23]
Read_Data_1_o[24] <= RF_mux32:mux32_data1.out[24]
Read_Data_1_o[25] <= RF_mux32:mux32_data1.out[25]
Read_Data_1_o[26] <= RF_mux32:mux32_data1.out[26]
Read_Data_1_o[27] <= RF_mux32:mux32_data1.out[27]
Read_Data_1_o[28] <= RF_mux32:mux32_data1.out[28]
Read_Data_1_o[29] <= RF_mux32:mux32_data1.out[29]
Read_Data_1_o[30] <= RF_mux32:mux32_data1.out[30]
Read_Data_1_o[31] <= RF_mux32:mux32_data1.out[31]
Read_Data_2_o[0] <= RF_mux32:mux32_data2.out[0]
Read_Data_2_o[1] <= RF_mux32:mux32_data2.out[1]
Read_Data_2_o[2] <= RF_mux32:mux32_data2.out[2]
Read_Data_2_o[3] <= RF_mux32:mux32_data2.out[3]
Read_Data_2_o[4] <= RF_mux32:mux32_data2.out[4]
Read_Data_2_o[5] <= RF_mux32:mux32_data2.out[5]
Read_Data_2_o[6] <= RF_mux32:mux32_data2.out[6]
Read_Data_2_o[7] <= RF_mux32:mux32_data2.out[7]
Read_Data_2_o[8] <= RF_mux32:mux32_data2.out[8]
Read_Data_2_o[9] <= RF_mux32:mux32_data2.out[9]
Read_Data_2_o[10] <= RF_mux32:mux32_data2.out[10]
Read_Data_2_o[11] <= RF_mux32:mux32_data2.out[11]
Read_Data_2_o[12] <= RF_mux32:mux32_data2.out[12]
Read_Data_2_o[13] <= RF_mux32:mux32_data2.out[13]
Read_Data_2_o[14] <= RF_mux32:mux32_data2.out[14]
Read_Data_2_o[15] <= RF_mux32:mux32_data2.out[15]
Read_Data_2_o[16] <= RF_mux32:mux32_data2.out[16]
Read_Data_2_o[17] <= RF_mux32:mux32_data2.out[17]
Read_Data_2_o[18] <= RF_mux32:mux32_data2.out[18]
Read_Data_2_o[19] <= RF_mux32:mux32_data2.out[19]
Read_Data_2_o[20] <= RF_mux32:mux32_data2.out[20]
Read_Data_2_o[21] <= RF_mux32:mux32_data2.out[21]
Read_Data_2_o[22] <= RF_mux32:mux32_data2.out[22]
Read_Data_2_o[23] <= RF_mux32:mux32_data2.out[23]
Read_Data_2_o[24] <= RF_mux32:mux32_data2.out[24]
Read_Data_2_o[25] <= RF_mux32:mux32_data2.out[25]
Read_Data_2_o[26] <= RF_mux32:mux32_data2.out[26]
Read_Data_2_o[27] <= RF_mux32:mux32_data2.out[27]
Read_Data_2_o[28] <= RF_mux32:mux32_data2.out[28]
Read_Data_2_o[29] <= RF_mux32:mux32_data2.out[29]
Read_Data_2_o[30] <= RF_mux32:mux32_data2.out[30]
Read_Data_2_o[31] <= RF_mux32:mux32_data2.out[31]


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_bcd:mybcd
entrada[0] => Ram0.RADDR
entrada[1] => Ram0.RADDR1
entrada[2] => Ram0.RADDR2
entrada[3] => Ram0.RADDR3
entrada[4] => Ram0.RADDR4
salida[0] <= Ram0.DATAOUT
salida[1] <= Ram0.DATAOUT1
salida[2] <= Ram0.DATAOUT2
salida[3] <= Ram0.DATAOUT3
salida[4] <= Ram0.DATAOUT4
salida[5] <= Ram0.DATAOUT5
salida[6] <= Ram0.DATAOUT6
salida[7] <= Ram0.DATAOUT7
salida[8] <= Ram0.DATAOUT8
salida[9] <= Ram0.DATAOUT9
salida[10] <= Ram0.DATAOUT10
salida[11] <= Ram0.DATAOUT11
salida[12] <= Ram0.DATAOUT12
salida[13] <= Ram0.DATAOUT13
salida[14] <= Ram0.DATAOUT14
salida[15] <= Ram0.DATAOUT15
salida[16] <= Ram0.DATAOUT16
salida[17] <= Ram0.DATAOUT17
salida[18] <= Ram0.DATAOUT18
salida[19] <= Ram0.DATAOUT19
salida[20] <= Ram0.DATAOUT20
salida[21] <= Ram0.DATAOUT21
salida[22] <= Ram0.DATAOUT22
salida[23] <= Ram0.DATAOUT23
salida[24] <= Ram0.DATAOUT24
salida[25] <= Ram0.DATAOUT25
salida[26] <= Ram0.DATAOUT26
salida[27] <= Ram0.DATAOUT27
salida[28] <= Ram0.DATAOUT28
salida[29] <= Ram0.DATAOUT29
salida[30] <= Ram0.DATAOUT30
salida[31] <= Ram0.DATAOUT31


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32
data[0] => data[0].IN32
data[1] => data[1].IN32
data[2] => data[2].IN32
data[3] => data[3].IN32
data[4] => data[4].IN32
data[5] => data[5].IN32
data[6] => data[6].IN32
data[7] => data[7].IN32
data[8] => data[8].IN32
data[9] => data[9].IN32
data[10] => data[10].IN32
data[11] => data[11].IN32
data[12] => data[12].IN32
data[13] => data[13].IN32
data[14] => data[14].IN32
data[15] => data[15].IN32
data[16] => data[16].IN32
data[17] => data[17].IN32
data[18] => data[18].IN32
data[19] => data[19].IN32
data[20] => data[20].IN32
data[21] => data[21].IN32
data[22] => data[22].IN32
data[23] => data[23].IN32
data[24] => data[24].IN32
data[25] => data[25].IN32
data[26] => data[26].IN32
data[27] => data[27].IN32
data[28] => data[28].IN32
data[29] => data[29].IN32
data[30] => data[30].IN32
data[31] => data[31].IN32
clk => clk.IN32
reset => reset.IN32
and_i2[0] => comb.IN0
and_i2[1] => comb.IN0
and_i2[2] => comb.IN0
and_i2[3] => comb.IN0
and_i2[4] => comb.IN0
and_i2[5] => comb.IN0
and_i2[6] => comb.IN0
and_i2[7] => comb.IN0
and_i2[8] => comb.IN0
and_i2[9] => comb.IN0
and_i2[10] => comb.IN0
and_i2[11] => comb.IN0
and_i2[12] => comb.IN0
and_i2[13] => comb.IN0
and_i2[14] => comb.IN0
and_i2[15] => comb.IN0
and_i2[16] => comb.IN0
and_i2[17] => comb.IN0
and_i2[18] => comb.IN0
and_i2[19] => comb.IN0
and_i2[20] => comb.IN0
and_i2[21] => comb.IN0
and_i2[22] => comb.IN0
and_i2[23] => comb.IN0
and_i2[24] => comb.IN0
and_i2[25] => comb.IN0
and_i2[26] => comb.IN0
and_i2[27] => comb.IN0
and_i2[28] => comb.IN0
and_i2[29] => comb.IN0
and_i2[30] => comb.IN0
and_i2[31] => comb.IN0
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
and_i1 => comb.IN1
q[0][0] <= RF_FFD:id_gen[0].FFD32.q
q[0][1] <= RF_FFD:id_gen[0].FFD32.q
q[0][2] <= RF_FFD:id_gen[0].FFD32.q
q[0][3] <= RF_FFD:id_gen[0].FFD32.q
q[0][4] <= RF_FFD:id_gen[0].FFD32.q
q[0][5] <= RF_FFD:id_gen[0].FFD32.q
q[0][6] <= RF_FFD:id_gen[0].FFD32.q
q[0][7] <= RF_FFD:id_gen[0].FFD32.q
q[0][8] <= RF_FFD:id_gen[0].FFD32.q
q[0][9] <= RF_FFD:id_gen[0].FFD32.q
q[0][10] <= RF_FFD:id_gen[0].FFD32.q
q[0][11] <= RF_FFD:id_gen[0].FFD32.q
q[0][12] <= RF_FFD:id_gen[0].FFD32.q
q[0][13] <= RF_FFD:id_gen[0].FFD32.q
q[0][14] <= RF_FFD:id_gen[0].FFD32.q
q[0][15] <= RF_FFD:id_gen[0].FFD32.q
q[0][16] <= RF_FFD:id_gen[0].FFD32.q
q[0][17] <= RF_FFD:id_gen[0].FFD32.q
q[0][18] <= RF_FFD:id_gen[0].FFD32.q
q[0][19] <= RF_FFD:id_gen[0].FFD32.q
q[0][20] <= RF_FFD:id_gen[0].FFD32.q
q[0][21] <= RF_FFD:id_gen[0].FFD32.q
q[0][22] <= RF_FFD:id_gen[0].FFD32.q
q[0][23] <= RF_FFD:id_gen[0].FFD32.q
q[0][24] <= RF_FFD:id_gen[0].FFD32.q
q[0][25] <= RF_FFD:id_gen[0].FFD32.q
q[0][26] <= RF_FFD:id_gen[0].FFD32.q
q[0][27] <= RF_FFD:id_gen[0].FFD32.q
q[0][28] <= RF_FFD:id_gen[0].FFD32.q
q[0][29] <= RF_FFD:id_gen[0].FFD32.q
q[0][30] <= RF_FFD:id_gen[0].FFD32.q
q[0][31] <= RF_FFD:id_gen[0].FFD32.q
q[1][0] <= RF_FFD:id_gen[1].FFD32.q
q[1][1] <= RF_FFD:id_gen[1].FFD32.q
q[1][2] <= RF_FFD:id_gen[1].FFD32.q
q[1][3] <= RF_FFD:id_gen[1].FFD32.q
q[1][4] <= RF_FFD:id_gen[1].FFD32.q
q[1][5] <= RF_FFD:id_gen[1].FFD32.q
q[1][6] <= RF_FFD:id_gen[1].FFD32.q
q[1][7] <= RF_FFD:id_gen[1].FFD32.q
q[1][8] <= RF_FFD:id_gen[1].FFD32.q
q[1][9] <= RF_FFD:id_gen[1].FFD32.q
q[1][10] <= RF_FFD:id_gen[1].FFD32.q
q[1][11] <= RF_FFD:id_gen[1].FFD32.q
q[1][12] <= RF_FFD:id_gen[1].FFD32.q
q[1][13] <= RF_FFD:id_gen[1].FFD32.q
q[1][14] <= RF_FFD:id_gen[1].FFD32.q
q[1][15] <= RF_FFD:id_gen[1].FFD32.q
q[1][16] <= RF_FFD:id_gen[1].FFD32.q
q[1][17] <= RF_FFD:id_gen[1].FFD32.q
q[1][18] <= RF_FFD:id_gen[1].FFD32.q
q[1][19] <= RF_FFD:id_gen[1].FFD32.q
q[1][20] <= RF_FFD:id_gen[1].FFD32.q
q[1][21] <= RF_FFD:id_gen[1].FFD32.q
q[1][22] <= RF_FFD:id_gen[1].FFD32.q
q[1][23] <= RF_FFD:id_gen[1].FFD32.q
q[1][24] <= RF_FFD:id_gen[1].FFD32.q
q[1][25] <= RF_FFD:id_gen[1].FFD32.q
q[1][26] <= RF_FFD:id_gen[1].FFD32.q
q[1][27] <= RF_FFD:id_gen[1].FFD32.q
q[1][28] <= RF_FFD:id_gen[1].FFD32.q
q[1][29] <= RF_FFD:id_gen[1].FFD32.q
q[1][30] <= RF_FFD:id_gen[1].FFD32.q
q[1][31] <= RF_FFD:id_gen[1].FFD32.q
q[2][0] <= RF_FFD:id_gen[2].FFD32.q
q[2][1] <= RF_FFD:id_gen[2].FFD32.q
q[2][2] <= RF_FFD:id_gen[2].FFD32.q
q[2][3] <= RF_FFD:id_gen[2].FFD32.q
q[2][4] <= RF_FFD:id_gen[2].FFD32.q
q[2][5] <= RF_FFD:id_gen[2].FFD32.q
q[2][6] <= RF_FFD:id_gen[2].FFD32.q
q[2][7] <= RF_FFD:id_gen[2].FFD32.q
q[2][8] <= RF_FFD:id_gen[2].FFD32.q
q[2][9] <= RF_FFD:id_gen[2].FFD32.q
q[2][10] <= RF_FFD:id_gen[2].FFD32.q
q[2][11] <= RF_FFD:id_gen[2].FFD32.q
q[2][12] <= RF_FFD:id_gen[2].FFD32.q
q[2][13] <= RF_FFD:id_gen[2].FFD32.q
q[2][14] <= RF_FFD:id_gen[2].FFD32.q
q[2][15] <= RF_FFD:id_gen[2].FFD32.q
q[2][16] <= RF_FFD:id_gen[2].FFD32.q
q[2][17] <= RF_FFD:id_gen[2].FFD32.q
q[2][18] <= RF_FFD:id_gen[2].FFD32.q
q[2][19] <= RF_FFD:id_gen[2].FFD32.q
q[2][20] <= RF_FFD:id_gen[2].FFD32.q
q[2][21] <= RF_FFD:id_gen[2].FFD32.q
q[2][22] <= RF_FFD:id_gen[2].FFD32.q
q[2][23] <= RF_FFD:id_gen[2].FFD32.q
q[2][24] <= RF_FFD:id_gen[2].FFD32.q
q[2][25] <= RF_FFD:id_gen[2].FFD32.q
q[2][26] <= RF_FFD:id_gen[2].FFD32.q
q[2][27] <= RF_FFD:id_gen[2].FFD32.q
q[2][28] <= RF_FFD:id_gen[2].FFD32.q
q[2][29] <= RF_FFD:id_gen[2].FFD32.q
q[2][30] <= RF_FFD:id_gen[2].FFD32.q
q[2][31] <= RF_FFD:id_gen[2].FFD32.q
q[3][0] <= RF_FFD:id_gen[3].FFD32.q
q[3][1] <= RF_FFD:id_gen[3].FFD32.q
q[3][2] <= RF_FFD:id_gen[3].FFD32.q
q[3][3] <= RF_FFD:id_gen[3].FFD32.q
q[3][4] <= RF_FFD:id_gen[3].FFD32.q
q[3][5] <= RF_FFD:id_gen[3].FFD32.q
q[3][6] <= RF_FFD:id_gen[3].FFD32.q
q[3][7] <= RF_FFD:id_gen[3].FFD32.q
q[3][8] <= RF_FFD:id_gen[3].FFD32.q
q[3][9] <= RF_FFD:id_gen[3].FFD32.q
q[3][10] <= RF_FFD:id_gen[3].FFD32.q
q[3][11] <= RF_FFD:id_gen[3].FFD32.q
q[3][12] <= RF_FFD:id_gen[3].FFD32.q
q[3][13] <= RF_FFD:id_gen[3].FFD32.q
q[3][14] <= RF_FFD:id_gen[3].FFD32.q
q[3][15] <= RF_FFD:id_gen[3].FFD32.q
q[3][16] <= RF_FFD:id_gen[3].FFD32.q
q[3][17] <= RF_FFD:id_gen[3].FFD32.q
q[3][18] <= RF_FFD:id_gen[3].FFD32.q
q[3][19] <= RF_FFD:id_gen[3].FFD32.q
q[3][20] <= RF_FFD:id_gen[3].FFD32.q
q[3][21] <= RF_FFD:id_gen[3].FFD32.q
q[3][22] <= RF_FFD:id_gen[3].FFD32.q
q[3][23] <= RF_FFD:id_gen[3].FFD32.q
q[3][24] <= RF_FFD:id_gen[3].FFD32.q
q[3][25] <= RF_FFD:id_gen[3].FFD32.q
q[3][26] <= RF_FFD:id_gen[3].FFD32.q
q[3][27] <= RF_FFD:id_gen[3].FFD32.q
q[3][28] <= RF_FFD:id_gen[3].FFD32.q
q[3][29] <= RF_FFD:id_gen[3].FFD32.q
q[3][30] <= RF_FFD:id_gen[3].FFD32.q
q[3][31] <= RF_FFD:id_gen[3].FFD32.q
q[4][0] <= RF_FFD:id_gen[4].FFD32.q
q[4][1] <= RF_FFD:id_gen[4].FFD32.q
q[4][2] <= RF_FFD:id_gen[4].FFD32.q
q[4][3] <= RF_FFD:id_gen[4].FFD32.q
q[4][4] <= RF_FFD:id_gen[4].FFD32.q
q[4][5] <= RF_FFD:id_gen[4].FFD32.q
q[4][6] <= RF_FFD:id_gen[4].FFD32.q
q[4][7] <= RF_FFD:id_gen[4].FFD32.q
q[4][8] <= RF_FFD:id_gen[4].FFD32.q
q[4][9] <= RF_FFD:id_gen[4].FFD32.q
q[4][10] <= RF_FFD:id_gen[4].FFD32.q
q[4][11] <= RF_FFD:id_gen[4].FFD32.q
q[4][12] <= RF_FFD:id_gen[4].FFD32.q
q[4][13] <= RF_FFD:id_gen[4].FFD32.q
q[4][14] <= RF_FFD:id_gen[4].FFD32.q
q[4][15] <= RF_FFD:id_gen[4].FFD32.q
q[4][16] <= RF_FFD:id_gen[4].FFD32.q
q[4][17] <= RF_FFD:id_gen[4].FFD32.q
q[4][18] <= RF_FFD:id_gen[4].FFD32.q
q[4][19] <= RF_FFD:id_gen[4].FFD32.q
q[4][20] <= RF_FFD:id_gen[4].FFD32.q
q[4][21] <= RF_FFD:id_gen[4].FFD32.q
q[4][22] <= RF_FFD:id_gen[4].FFD32.q
q[4][23] <= RF_FFD:id_gen[4].FFD32.q
q[4][24] <= RF_FFD:id_gen[4].FFD32.q
q[4][25] <= RF_FFD:id_gen[4].FFD32.q
q[4][26] <= RF_FFD:id_gen[4].FFD32.q
q[4][27] <= RF_FFD:id_gen[4].FFD32.q
q[4][28] <= RF_FFD:id_gen[4].FFD32.q
q[4][29] <= RF_FFD:id_gen[4].FFD32.q
q[4][30] <= RF_FFD:id_gen[4].FFD32.q
q[4][31] <= RF_FFD:id_gen[4].FFD32.q
q[5][0] <= RF_FFD:id_gen[5].FFD32.q
q[5][1] <= RF_FFD:id_gen[5].FFD32.q
q[5][2] <= RF_FFD:id_gen[5].FFD32.q
q[5][3] <= RF_FFD:id_gen[5].FFD32.q
q[5][4] <= RF_FFD:id_gen[5].FFD32.q
q[5][5] <= RF_FFD:id_gen[5].FFD32.q
q[5][6] <= RF_FFD:id_gen[5].FFD32.q
q[5][7] <= RF_FFD:id_gen[5].FFD32.q
q[5][8] <= RF_FFD:id_gen[5].FFD32.q
q[5][9] <= RF_FFD:id_gen[5].FFD32.q
q[5][10] <= RF_FFD:id_gen[5].FFD32.q
q[5][11] <= RF_FFD:id_gen[5].FFD32.q
q[5][12] <= RF_FFD:id_gen[5].FFD32.q
q[5][13] <= RF_FFD:id_gen[5].FFD32.q
q[5][14] <= RF_FFD:id_gen[5].FFD32.q
q[5][15] <= RF_FFD:id_gen[5].FFD32.q
q[5][16] <= RF_FFD:id_gen[5].FFD32.q
q[5][17] <= RF_FFD:id_gen[5].FFD32.q
q[5][18] <= RF_FFD:id_gen[5].FFD32.q
q[5][19] <= RF_FFD:id_gen[5].FFD32.q
q[5][20] <= RF_FFD:id_gen[5].FFD32.q
q[5][21] <= RF_FFD:id_gen[5].FFD32.q
q[5][22] <= RF_FFD:id_gen[5].FFD32.q
q[5][23] <= RF_FFD:id_gen[5].FFD32.q
q[5][24] <= RF_FFD:id_gen[5].FFD32.q
q[5][25] <= RF_FFD:id_gen[5].FFD32.q
q[5][26] <= RF_FFD:id_gen[5].FFD32.q
q[5][27] <= RF_FFD:id_gen[5].FFD32.q
q[5][28] <= RF_FFD:id_gen[5].FFD32.q
q[5][29] <= RF_FFD:id_gen[5].FFD32.q
q[5][30] <= RF_FFD:id_gen[5].FFD32.q
q[5][31] <= RF_FFD:id_gen[5].FFD32.q
q[6][0] <= RF_FFD:id_gen[6].FFD32.q
q[6][1] <= RF_FFD:id_gen[6].FFD32.q
q[6][2] <= RF_FFD:id_gen[6].FFD32.q
q[6][3] <= RF_FFD:id_gen[6].FFD32.q
q[6][4] <= RF_FFD:id_gen[6].FFD32.q
q[6][5] <= RF_FFD:id_gen[6].FFD32.q
q[6][6] <= RF_FFD:id_gen[6].FFD32.q
q[6][7] <= RF_FFD:id_gen[6].FFD32.q
q[6][8] <= RF_FFD:id_gen[6].FFD32.q
q[6][9] <= RF_FFD:id_gen[6].FFD32.q
q[6][10] <= RF_FFD:id_gen[6].FFD32.q
q[6][11] <= RF_FFD:id_gen[6].FFD32.q
q[6][12] <= RF_FFD:id_gen[6].FFD32.q
q[6][13] <= RF_FFD:id_gen[6].FFD32.q
q[6][14] <= RF_FFD:id_gen[6].FFD32.q
q[6][15] <= RF_FFD:id_gen[6].FFD32.q
q[6][16] <= RF_FFD:id_gen[6].FFD32.q
q[6][17] <= RF_FFD:id_gen[6].FFD32.q
q[6][18] <= RF_FFD:id_gen[6].FFD32.q
q[6][19] <= RF_FFD:id_gen[6].FFD32.q
q[6][20] <= RF_FFD:id_gen[6].FFD32.q
q[6][21] <= RF_FFD:id_gen[6].FFD32.q
q[6][22] <= RF_FFD:id_gen[6].FFD32.q
q[6][23] <= RF_FFD:id_gen[6].FFD32.q
q[6][24] <= RF_FFD:id_gen[6].FFD32.q
q[6][25] <= RF_FFD:id_gen[6].FFD32.q
q[6][26] <= RF_FFD:id_gen[6].FFD32.q
q[6][27] <= RF_FFD:id_gen[6].FFD32.q
q[6][28] <= RF_FFD:id_gen[6].FFD32.q
q[6][29] <= RF_FFD:id_gen[6].FFD32.q
q[6][30] <= RF_FFD:id_gen[6].FFD32.q
q[6][31] <= RF_FFD:id_gen[6].FFD32.q
q[7][0] <= RF_FFD:id_gen[7].FFD32.q
q[7][1] <= RF_FFD:id_gen[7].FFD32.q
q[7][2] <= RF_FFD:id_gen[7].FFD32.q
q[7][3] <= RF_FFD:id_gen[7].FFD32.q
q[7][4] <= RF_FFD:id_gen[7].FFD32.q
q[7][5] <= RF_FFD:id_gen[7].FFD32.q
q[7][6] <= RF_FFD:id_gen[7].FFD32.q
q[7][7] <= RF_FFD:id_gen[7].FFD32.q
q[7][8] <= RF_FFD:id_gen[7].FFD32.q
q[7][9] <= RF_FFD:id_gen[7].FFD32.q
q[7][10] <= RF_FFD:id_gen[7].FFD32.q
q[7][11] <= RF_FFD:id_gen[7].FFD32.q
q[7][12] <= RF_FFD:id_gen[7].FFD32.q
q[7][13] <= RF_FFD:id_gen[7].FFD32.q
q[7][14] <= RF_FFD:id_gen[7].FFD32.q
q[7][15] <= RF_FFD:id_gen[7].FFD32.q
q[7][16] <= RF_FFD:id_gen[7].FFD32.q
q[7][17] <= RF_FFD:id_gen[7].FFD32.q
q[7][18] <= RF_FFD:id_gen[7].FFD32.q
q[7][19] <= RF_FFD:id_gen[7].FFD32.q
q[7][20] <= RF_FFD:id_gen[7].FFD32.q
q[7][21] <= RF_FFD:id_gen[7].FFD32.q
q[7][22] <= RF_FFD:id_gen[7].FFD32.q
q[7][23] <= RF_FFD:id_gen[7].FFD32.q
q[7][24] <= RF_FFD:id_gen[7].FFD32.q
q[7][25] <= RF_FFD:id_gen[7].FFD32.q
q[7][26] <= RF_FFD:id_gen[7].FFD32.q
q[7][27] <= RF_FFD:id_gen[7].FFD32.q
q[7][28] <= RF_FFD:id_gen[7].FFD32.q
q[7][29] <= RF_FFD:id_gen[7].FFD32.q
q[7][30] <= RF_FFD:id_gen[7].FFD32.q
q[7][31] <= RF_FFD:id_gen[7].FFD32.q
q[8][0] <= RF_FFD:id_gen[8].FFD32.q
q[8][1] <= RF_FFD:id_gen[8].FFD32.q
q[8][2] <= RF_FFD:id_gen[8].FFD32.q
q[8][3] <= RF_FFD:id_gen[8].FFD32.q
q[8][4] <= RF_FFD:id_gen[8].FFD32.q
q[8][5] <= RF_FFD:id_gen[8].FFD32.q
q[8][6] <= RF_FFD:id_gen[8].FFD32.q
q[8][7] <= RF_FFD:id_gen[8].FFD32.q
q[8][8] <= RF_FFD:id_gen[8].FFD32.q
q[8][9] <= RF_FFD:id_gen[8].FFD32.q
q[8][10] <= RF_FFD:id_gen[8].FFD32.q
q[8][11] <= RF_FFD:id_gen[8].FFD32.q
q[8][12] <= RF_FFD:id_gen[8].FFD32.q
q[8][13] <= RF_FFD:id_gen[8].FFD32.q
q[8][14] <= RF_FFD:id_gen[8].FFD32.q
q[8][15] <= RF_FFD:id_gen[8].FFD32.q
q[8][16] <= RF_FFD:id_gen[8].FFD32.q
q[8][17] <= RF_FFD:id_gen[8].FFD32.q
q[8][18] <= RF_FFD:id_gen[8].FFD32.q
q[8][19] <= RF_FFD:id_gen[8].FFD32.q
q[8][20] <= RF_FFD:id_gen[8].FFD32.q
q[8][21] <= RF_FFD:id_gen[8].FFD32.q
q[8][22] <= RF_FFD:id_gen[8].FFD32.q
q[8][23] <= RF_FFD:id_gen[8].FFD32.q
q[8][24] <= RF_FFD:id_gen[8].FFD32.q
q[8][25] <= RF_FFD:id_gen[8].FFD32.q
q[8][26] <= RF_FFD:id_gen[8].FFD32.q
q[8][27] <= RF_FFD:id_gen[8].FFD32.q
q[8][28] <= RF_FFD:id_gen[8].FFD32.q
q[8][29] <= RF_FFD:id_gen[8].FFD32.q
q[8][30] <= RF_FFD:id_gen[8].FFD32.q
q[8][31] <= RF_FFD:id_gen[8].FFD32.q
q[9][0] <= RF_FFD:id_gen[9].FFD32.q
q[9][1] <= RF_FFD:id_gen[9].FFD32.q
q[9][2] <= RF_FFD:id_gen[9].FFD32.q
q[9][3] <= RF_FFD:id_gen[9].FFD32.q
q[9][4] <= RF_FFD:id_gen[9].FFD32.q
q[9][5] <= RF_FFD:id_gen[9].FFD32.q
q[9][6] <= RF_FFD:id_gen[9].FFD32.q
q[9][7] <= RF_FFD:id_gen[9].FFD32.q
q[9][8] <= RF_FFD:id_gen[9].FFD32.q
q[9][9] <= RF_FFD:id_gen[9].FFD32.q
q[9][10] <= RF_FFD:id_gen[9].FFD32.q
q[9][11] <= RF_FFD:id_gen[9].FFD32.q
q[9][12] <= RF_FFD:id_gen[9].FFD32.q
q[9][13] <= RF_FFD:id_gen[9].FFD32.q
q[9][14] <= RF_FFD:id_gen[9].FFD32.q
q[9][15] <= RF_FFD:id_gen[9].FFD32.q
q[9][16] <= RF_FFD:id_gen[9].FFD32.q
q[9][17] <= RF_FFD:id_gen[9].FFD32.q
q[9][18] <= RF_FFD:id_gen[9].FFD32.q
q[9][19] <= RF_FFD:id_gen[9].FFD32.q
q[9][20] <= RF_FFD:id_gen[9].FFD32.q
q[9][21] <= RF_FFD:id_gen[9].FFD32.q
q[9][22] <= RF_FFD:id_gen[9].FFD32.q
q[9][23] <= RF_FFD:id_gen[9].FFD32.q
q[9][24] <= RF_FFD:id_gen[9].FFD32.q
q[9][25] <= RF_FFD:id_gen[9].FFD32.q
q[9][26] <= RF_FFD:id_gen[9].FFD32.q
q[9][27] <= RF_FFD:id_gen[9].FFD32.q
q[9][28] <= RF_FFD:id_gen[9].FFD32.q
q[9][29] <= RF_FFD:id_gen[9].FFD32.q
q[9][30] <= RF_FFD:id_gen[9].FFD32.q
q[9][31] <= RF_FFD:id_gen[9].FFD32.q
q[10][0] <= RF_FFD:id_gen[10].FFD32.q
q[10][1] <= RF_FFD:id_gen[10].FFD32.q
q[10][2] <= RF_FFD:id_gen[10].FFD32.q
q[10][3] <= RF_FFD:id_gen[10].FFD32.q
q[10][4] <= RF_FFD:id_gen[10].FFD32.q
q[10][5] <= RF_FFD:id_gen[10].FFD32.q
q[10][6] <= RF_FFD:id_gen[10].FFD32.q
q[10][7] <= RF_FFD:id_gen[10].FFD32.q
q[10][8] <= RF_FFD:id_gen[10].FFD32.q
q[10][9] <= RF_FFD:id_gen[10].FFD32.q
q[10][10] <= RF_FFD:id_gen[10].FFD32.q
q[10][11] <= RF_FFD:id_gen[10].FFD32.q
q[10][12] <= RF_FFD:id_gen[10].FFD32.q
q[10][13] <= RF_FFD:id_gen[10].FFD32.q
q[10][14] <= RF_FFD:id_gen[10].FFD32.q
q[10][15] <= RF_FFD:id_gen[10].FFD32.q
q[10][16] <= RF_FFD:id_gen[10].FFD32.q
q[10][17] <= RF_FFD:id_gen[10].FFD32.q
q[10][18] <= RF_FFD:id_gen[10].FFD32.q
q[10][19] <= RF_FFD:id_gen[10].FFD32.q
q[10][20] <= RF_FFD:id_gen[10].FFD32.q
q[10][21] <= RF_FFD:id_gen[10].FFD32.q
q[10][22] <= RF_FFD:id_gen[10].FFD32.q
q[10][23] <= RF_FFD:id_gen[10].FFD32.q
q[10][24] <= RF_FFD:id_gen[10].FFD32.q
q[10][25] <= RF_FFD:id_gen[10].FFD32.q
q[10][26] <= RF_FFD:id_gen[10].FFD32.q
q[10][27] <= RF_FFD:id_gen[10].FFD32.q
q[10][28] <= RF_FFD:id_gen[10].FFD32.q
q[10][29] <= RF_FFD:id_gen[10].FFD32.q
q[10][30] <= RF_FFD:id_gen[10].FFD32.q
q[10][31] <= RF_FFD:id_gen[10].FFD32.q
q[11][0] <= RF_FFD:id_gen[11].FFD32.q
q[11][1] <= RF_FFD:id_gen[11].FFD32.q
q[11][2] <= RF_FFD:id_gen[11].FFD32.q
q[11][3] <= RF_FFD:id_gen[11].FFD32.q
q[11][4] <= RF_FFD:id_gen[11].FFD32.q
q[11][5] <= RF_FFD:id_gen[11].FFD32.q
q[11][6] <= RF_FFD:id_gen[11].FFD32.q
q[11][7] <= RF_FFD:id_gen[11].FFD32.q
q[11][8] <= RF_FFD:id_gen[11].FFD32.q
q[11][9] <= RF_FFD:id_gen[11].FFD32.q
q[11][10] <= RF_FFD:id_gen[11].FFD32.q
q[11][11] <= RF_FFD:id_gen[11].FFD32.q
q[11][12] <= RF_FFD:id_gen[11].FFD32.q
q[11][13] <= RF_FFD:id_gen[11].FFD32.q
q[11][14] <= RF_FFD:id_gen[11].FFD32.q
q[11][15] <= RF_FFD:id_gen[11].FFD32.q
q[11][16] <= RF_FFD:id_gen[11].FFD32.q
q[11][17] <= RF_FFD:id_gen[11].FFD32.q
q[11][18] <= RF_FFD:id_gen[11].FFD32.q
q[11][19] <= RF_FFD:id_gen[11].FFD32.q
q[11][20] <= RF_FFD:id_gen[11].FFD32.q
q[11][21] <= RF_FFD:id_gen[11].FFD32.q
q[11][22] <= RF_FFD:id_gen[11].FFD32.q
q[11][23] <= RF_FFD:id_gen[11].FFD32.q
q[11][24] <= RF_FFD:id_gen[11].FFD32.q
q[11][25] <= RF_FFD:id_gen[11].FFD32.q
q[11][26] <= RF_FFD:id_gen[11].FFD32.q
q[11][27] <= RF_FFD:id_gen[11].FFD32.q
q[11][28] <= RF_FFD:id_gen[11].FFD32.q
q[11][29] <= RF_FFD:id_gen[11].FFD32.q
q[11][30] <= RF_FFD:id_gen[11].FFD32.q
q[11][31] <= RF_FFD:id_gen[11].FFD32.q
q[12][0] <= RF_FFD:id_gen[12].FFD32.q
q[12][1] <= RF_FFD:id_gen[12].FFD32.q
q[12][2] <= RF_FFD:id_gen[12].FFD32.q
q[12][3] <= RF_FFD:id_gen[12].FFD32.q
q[12][4] <= RF_FFD:id_gen[12].FFD32.q
q[12][5] <= RF_FFD:id_gen[12].FFD32.q
q[12][6] <= RF_FFD:id_gen[12].FFD32.q
q[12][7] <= RF_FFD:id_gen[12].FFD32.q
q[12][8] <= RF_FFD:id_gen[12].FFD32.q
q[12][9] <= RF_FFD:id_gen[12].FFD32.q
q[12][10] <= RF_FFD:id_gen[12].FFD32.q
q[12][11] <= RF_FFD:id_gen[12].FFD32.q
q[12][12] <= RF_FFD:id_gen[12].FFD32.q
q[12][13] <= RF_FFD:id_gen[12].FFD32.q
q[12][14] <= RF_FFD:id_gen[12].FFD32.q
q[12][15] <= RF_FFD:id_gen[12].FFD32.q
q[12][16] <= RF_FFD:id_gen[12].FFD32.q
q[12][17] <= RF_FFD:id_gen[12].FFD32.q
q[12][18] <= RF_FFD:id_gen[12].FFD32.q
q[12][19] <= RF_FFD:id_gen[12].FFD32.q
q[12][20] <= RF_FFD:id_gen[12].FFD32.q
q[12][21] <= RF_FFD:id_gen[12].FFD32.q
q[12][22] <= RF_FFD:id_gen[12].FFD32.q
q[12][23] <= RF_FFD:id_gen[12].FFD32.q
q[12][24] <= RF_FFD:id_gen[12].FFD32.q
q[12][25] <= RF_FFD:id_gen[12].FFD32.q
q[12][26] <= RF_FFD:id_gen[12].FFD32.q
q[12][27] <= RF_FFD:id_gen[12].FFD32.q
q[12][28] <= RF_FFD:id_gen[12].FFD32.q
q[12][29] <= RF_FFD:id_gen[12].FFD32.q
q[12][30] <= RF_FFD:id_gen[12].FFD32.q
q[12][31] <= RF_FFD:id_gen[12].FFD32.q
q[13][0] <= RF_FFD:id_gen[13].FFD32.q
q[13][1] <= RF_FFD:id_gen[13].FFD32.q
q[13][2] <= RF_FFD:id_gen[13].FFD32.q
q[13][3] <= RF_FFD:id_gen[13].FFD32.q
q[13][4] <= RF_FFD:id_gen[13].FFD32.q
q[13][5] <= RF_FFD:id_gen[13].FFD32.q
q[13][6] <= RF_FFD:id_gen[13].FFD32.q
q[13][7] <= RF_FFD:id_gen[13].FFD32.q
q[13][8] <= RF_FFD:id_gen[13].FFD32.q
q[13][9] <= RF_FFD:id_gen[13].FFD32.q
q[13][10] <= RF_FFD:id_gen[13].FFD32.q
q[13][11] <= RF_FFD:id_gen[13].FFD32.q
q[13][12] <= RF_FFD:id_gen[13].FFD32.q
q[13][13] <= RF_FFD:id_gen[13].FFD32.q
q[13][14] <= RF_FFD:id_gen[13].FFD32.q
q[13][15] <= RF_FFD:id_gen[13].FFD32.q
q[13][16] <= RF_FFD:id_gen[13].FFD32.q
q[13][17] <= RF_FFD:id_gen[13].FFD32.q
q[13][18] <= RF_FFD:id_gen[13].FFD32.q
q[13][19] <= RF_FFD:id_gen[13].FFD32.q
q[13][20] <= RF_FFD:id_gen[13].FFD32.q
q[13][21] <= RF_FFD:id_gen[13].FFD32.q
q[13][22] <= RF_FFD:id_gen[13].FFD32.q
q[13][23] <= RF_FFD:id_gen[13].FFD32.q
q[13][24] <= RF_FFD:id_gen[13].FFD32.q
q[13][25] <= RF_FFD:id_gen[13].FFD32.q
q[13][26] <= RF_FFD:id_gen[13].FFD32.q
q[13][27] <= RF_FFD:id_gen[13].FFD32.q
q[13][28] <= RF_FFD:id_gen[13].FFD32.q
q[13][29] <= RF_FFD:id_gen[13].FFD32.q
q[13][30] <= RF_FFD:id_gen[13].FFD32.q
q[13][31] <= RF_FFD:id_gen[13].FFD32.q
q[14][0] <= RF_FFD:id_gen[14].FFD32.q
q[14][1] <= RF_FFD:id_gen[14].FFD32.q
q[14][2] <= RF_FFD:id_gen[14].FFD32.q
q[14][3] <= RF_FFD:id_gen[14].FFD32.q
q[14][4] <= RF_FFD:id_gen[14].FFD32.q
q[14][5] <= RF_FFD:id_gen[14].FFD32.q
q[14][6] <= RF_FFD:id_gen[14].FFD32.q
q[14][7] <= RF_FFD:id_gen[14].FFD32.q
q[14][8] <= RF_FFD:id_gen[14].FFD32.q
q[14][9] <= RF_FFD:id_gen[14].FFD32.q
q[14][10] <= RF_FFD:id_gen[14].FFD32.q
q[14][11] <= RF_FFD:id_gen[14].FFD32.q
q[14][12] <= RF_FFD:id_gen[14].FFD32.q
q[14][13] <= RF_FFD:id_gen[14].FFD32.q
q[14][14] <= RF_FFD:id_gen[14].FFD32.q
q[14][15] <= RF_FFD:id_gen[14].FFD32.q
q[14][16] <= RF_FFD:id_gen[14].FFD32.q
q[14][17] <= RF_FFD:id_gen[14].FFD32.q
q[14][18] <= RF_FFD:id_gen[14].FFD32.q
q[14][19] <= RF_FFD:id_gen[14].FFD32.q
q[14][20] <= RF_FFD:id_gen[14].FFD32.q
q[14][21] <= RF_FFD:id_gen[14].FFD32.q
q[14][22] <= RF_FFD:id_gen[14].FFD32.q
q[14][23] <= RF_FFD:id_gen[14].FFD32.q
q[14][24] <= RF_FFD:id_gen[14].FFD32.q
q[14][25] <= RF_FFD:id_gen[14].FFD32.q
q[14][26] <= RF_FFD:id_gen[14].FFD32.q
q[14][27] <= RF_FFD:id_gen[14].FFD32.q
q[14][28] <= RF_FFD:id_gen[14].FFD32.q
q[14][29] <= RF_FFD:id_gen[14].FFD32.q
q[14][30] <= RF_FFD:id_gen[14].FFD32.q
q[14][31] <= RF_FFD:id_gen[14].FFD32.q
q[15][0] <= RF_FFD:id_gen[15].FFD32.q
q[15][1] <= RF_FFD:id_gen[15].FFD32.q
q[15][2] <= RF_FFD:id_gen[15].FFD32.q
q[15][3] <= RF_FFD:id_gen[15].FFD32.q
q[15][4] <= RF_FFD:id_gen[15].FFD32.q
q[15][5] <= RF_FFD:id_gen[15].FFD32.q
q[15][6] <= RF_FFD:id_gen[15].FFD32.q
q[15][7] <= RF_FFD:id_gen[15].FFD32.q
q[15][8] <= RF_FFD:id_gen[15].FFD32.q
q[15][9] <= RF_FFD:id_gen[15].FFD32.q
q[15][10] <= RF_FFD:id_gen[15].FFD32.q
q[15][11] <= RF_FFD:id_gen[15].FFD32.q
q[15][12] <= RF_FFD:id_gen[15].FFD32.q
q[15][13] <= RF_FFD:id_gen[15].FFD32.q
q[15][14] <= RF_FFD:id_gen[15].FFD32.q
q[15][15] <= RF_FFD:id_gen[15].FFD32.q
q[15][16] <= RF_FFD:id_gen[15].FFD32.q
q[15][17] <= RF_FFD:id_gen[15].FFD32.q
q[15][18] <= RF_FFD:id_gen[15].FFD32.q
q[15][19] <= RF_FFD:id_gen[15].FFD32.q
q[15][20] <= RF_FFD:id_gen[15].FFD32.q
q[15][21] <= RF_FFD:id_gen[15].FFD32.q
q[15][22] <= RF_FFD:id_gen[15].FFD32.q
q[15][23] <= RF_FFD:id_gen[15].FFD32.q
q[15][24] <= RF_FFD:id_gen[15].FFD32.q
q[15][25] <= RF_FFD:id_gen[15].FFD32.q
q[15][26] <= RF_FFD:id_gen[15].FFD32.q
q[15][27] <= RF_FFD:id_gen[15].FFD32.q
q[15][28] <= RF_FFD:id_gen[15].FFD32.q
q[15][29] <= RF_FFD:id_gen[15].FFD32.q
q[15][30] <= RF_FFD:id_gen[15].FFD32.q
q[15][31] <= RF_FFD:id_gen[15].FFD32.q
q[16][0] <= RF_FFD:id_gen[16].FFD32.q
q[16][1] <= RF_FFD:id_gen[16].FFD32.q
q[16][2] <= RF_FFD:id_gen[16].FFD32.q
q[16][3] <= RF_FFD:id_gen[16].FFD32.q
q[16][4] <= RF_FFD:id_gen[16].FFD32.q
q[16][5] <= RF_FFD:id_gen[16].FFD32.q
q[16][6] <= RF_FFD:id_gen[16].FFD32.q
q[16][7] <= RF_FFD:id_gen[16].FFD32.q
q[16][8] <= RF_FFD:id_gen[16].FFD32.q
q[16][9] <= RF_FFD:id_gen[16].FFD32.q
q[16][10] <= RF_FFD:id_gen[16].FFD32.q
q[16][11] <= RF_FFD:id_gen[16].FFD32.q
q[16][12] <= RF_FFD:id_gen[16].FFD32.q
q[16][13] <= RF_FFD:id_gen[16].FFD32.q
q[16][14] <= RF_FFD:id_gen[16].FFD32.q
q[16][15] <= RF_FFD:id_gen[16].FFD32.q
q[16][16] <= RF_FFD:id_gen[16].FFD32.q
q[16][17] <= RF_FFD:id_gen[16].FFD32.q
q[16][18] <= RF_FFD:id_gen[16].FFD32.q
q[16][19] <= RF_FFD:id_gen[16].FFD32.q
q[16][20] <= RF_FFD:id_gen[16].FFD32.q
q[16][21] <= RF_FFD:id_gen[16].FFD32.q
q[16][22] <= RF_FFD:id_gen[16].FFD32.q
q[16][23] <= RF_FFD:id_gen[16].FFD32.q
q[16][24] <= RF_FFD:id_gen[16].FFD32.q
q[16][25] <= RF_FFD:id_gen[16].FFD32.q
q[16][26] <= RF_FFD:id_gen[16].FFD32.q
q[16][27] <= RF_FFD:id_gen[16].FFD32.q
q[16][28] <= RF_FFD:id_gen[16].FFD32.q
q[16][29] <= RF_FFD:id_gen[16].FFD32.q
q[16][30] <= RF_FFD:id_gen[16].FFD32.q
q[16][31] <= RF_FFD:id_gen[16].FFD32.q
q[17][0] <= RF_FFD:id_gen[17].FFD32.q
q[17][1] <= RF_FFD:id_gen[17].FFD32.q
q[17][2] <= RF_FFD:id_gen[17].FFD32.q
q[17][3] <= RF_FFD:id_gen[17].FFD32.q
q[17][4] <= RF_FFD:id_gen[17].FFD32.q
q[17][5] <= RF_FFD:id_gen[17].FFD32.q
q[17][6] <= RF_FFD:id_gen[17].FFD32.q
q[17][7] <= RF_FFD:id_gen[17].FFD32.q
q[17][8] <= RF_FFD:id_gen[17].FFD32.q
q[17][9] <= RF_FFD:id_gen[17].FFD32.q
q[17][10] <= RF_FFD:id_gen[17].FFD32.q
q[17][11] <= RF_FFD:id_gen[17].FFD32.q
q[17][12] <= RF_FFD:id_gen[17].FFD32.q
q[17][13] <= RF_FFD:id_gen[17].FFD32.q
q[17][14] <= RF_FFD:id_gen[17].FFD32.q
q[17][15] <= RF_FFD:id_gen[17].FFD32.q
q[17][16] <= RF_FFD:id_gen[17].FFD32.q
q[17][17] <= RF_FFD:id_gen[17].FFD32.q
q[17][18] <= RF_FFD:id_gen[17].FFD32.q
q[17][19] <= RF_FFD:id_gen[17].FFD32.q
q[17][20] <= RF_FFD:id_gen[17].FFD32.q
q[17][21] <= RF_FFD:id_gen[17].FFD32.q
q[17][22] <= RF_FFD:id_gen[17].FFD32.q
q[17][23] <= RF_FFD:id_gen[17].FFD32.q
q[17][24] <= RF_FFD:id_gen[17].FFD32.q
q[17][25] <= RF_FFD:id_gen[17].FFD32.q
q[17][26] <= RF_FFD:id_gen[17].FFD32.q
q[17][27] <= RF_FFD:id_gen[17].FFD32.q
q[17][28] <= RF_FFD:id_gen[17].FFD32.q
q[17][29] <= RF_FFD:id_gen[17].FFD32.q
q[17][30] <= RF_FFD:id_gen[17].FFD32.q
q[17][31] <= RF_FFD:id_gen[17].FFD32.q
q[18][0] <= RF_FFD:id_gen[18].FFD32.q
q[18][1] <= RF_FFD:id_gen[18].FFD32.q
q[18][2] <= RF_FFD:id_gen[18].FFD32.q
q[18][3] <= RF_FFD:id_gen[18].FFD32.q
q[18][4] <= RF_FFD:id_gen[18].FFD32.q
q[18][5] <= RF_FFD:id_gen[18].FFD32.q
q[18][6] <= RF_FFD:id_gen[18].FFD32.q
q[18][7] <= RF_FFD:id_gen[18].FFD32.q
q[18][8] <= RF_FFD:id_gen[18].FFD32.q
q[18][9] <= RF_FFD:id_gen[18].FFD32.q
q[18][10] <= RF_FFD:id_gen[18].FFD32.q
q[18][11] <= RF_FFD:id_gen[18].FFD32.q
q[18][12] <= RF_FFD:id_gen[18].FFD32.q
q[18][13] <= RF_FFD:id_gen[18].FFD32.q
q[18][14] <= RF_FFD:id_gen[18].FFD32.q
q[18][15] <= RF_FFD:id_gen[18].FFD32.q
q[18][16] <= RF_FFD:id_gen[18].FFD32.q
q[18][17] <= RF_FFD:id_gen[18].FFD32.q
q[18][18] <= RF_FFD:id_gen[18].FFD32.q
q[18][19] <= RF_FFD:id_gen[18].FFD32.q
q[18][20] <= RF_FFD:id_gen[18].FFD32.q
q[18][21] <= RF_FFD:id_gen[18].FFD32.q
q[18][22] <= RF_FFD:id_gen[18].FFD32.q
q[18][23] <= RF_FFD:id_gen[18].FFD32.q
q[18][24] <= RF_FFD:id_gen[18].FFD32.q
q[18][25] <= RF_FFD:id_gen[18].FFD32.q
q[18][26] <= RF_FFD:id_gen[18].FFD32.q
q[18][27] <= RF_FFD:id_gen[18].FFD32.q
q[18][28] <= RF_FFD:id_gen[18].FFD32.q
q[18][29] <= RF_FFD:id_gen[18].FFD32.q
q[18][30] <= RF_FFD:id_gen[18].FFD32.q
q[18][31] <= RF_FFD:id_gen[18].FFD32.q
q[19][0] <= RF_FFD:id_gen[19].FFD32.q
q[19][1] <= RF_FFD:id_gen[19].FFD32.q
q[19][2] <= RF_FFD:id_gen[19].FFD32.q
q[19][3] <= RF_FFD:id_gen[19].FFD32.q
q[19][4] <= RF_FFD:id_gen[19].FFD32.q
q[19][5] <= RF_FFD:id_gen[19].FFD32.q
q[19][6] <= RF_FFD:id_gen[19].FFD32.q
q[19][7] <= RF_FFD:id_gen[19].FFD32.q
q[19][8] <= RF_FFD:id_gen[19].FFD32.q
q[19][9] <= RF_FFD:id_gen[19].FFD32.q
q[19][10] <= RF_FFD:id_gen[19].FFD32.q
q[19][11] <= RF_FFD:id_gen[19].FFD32.q
q[19][12] <= RF_FFD:id_gen[19].FFD32.q
q[19][13] <= RF_FFD:id_gen[19].FFD32.q
q[19][14] <= RF_FFD:id_gen[19].FFD32.q
q[19][15] <= RF_FFD:id_gen[19].FFD32.q
q[19][16] <= RF_FFD:id_gen[19].FFD32.q
q[19][17] <= RF_FFD:id_gen[19].FFD32.q
q[19][18] <= RF_FFD:id_gen[19].FFD32.q
q[19][19] <= RF_FFD:id_gen[19].FFD32.q
q[19][20] <= RF_FFD:id_gen[19].FFD32.q
q[19][21] <= RF_FFD:id_gen[19].FFD32.q
q[19][22] <= RF_FFD:id_gen[19].FFD32.q
q[19][23] <= RF_FFD:id_gen[19].FFD32.q
q[19][24] <= RF_FFD:id_gen[19].FFD32.q
q[19][25] <= RF_FFD:id_gen[19].FFD32.q
q[19][26] <= RF_FFD:id_gen[19].FFD32.q
q[19][27] <= RF_FFD:id_gen[19].FFD32.q
q[19][28] <= RF_FFD:id_gen[19].FFD32.q
q[19][29] <= RF_FFD:id_gen[19].FFD32.q
q[19][30] <= RF_FFD:id_gen[19].FFD32.q
q[19][31] <= RF_FFD:id_gen[19].FFD32.q
q[20][0] <= RF_FFD:id_gen[20].FFD32.q
q[20][1] <= RF_FFD:id_gen[20].FFD32.q
q[20][2] <= RF_FFD:id_gen[20].FFD32.q
q[20][3] <= RF_FFD:id_gen[20].FFD32.q
q[20][4] <= RF_FFD:id_gen[20].FFD32.q
q[20][5] <= RF_FFD:id_gen[20].FFD32.q
q[20][6] <= RF_FFD:id_gen[20].FFD32.q
q[20][7] <= RF_FFD:id_gen[20].FFD32.q
q[20][8] <= RF_FFD:id_gen[20].FFD32.q
q[20][9] <= RF_FFD:id_gen[20].FFD32.q
q[20][10] <= RF_FFD:id_gen[20].FFD32.q
q[20][11] <= RF_FFD:id_gen[20].FFD32.q
q[20][12] <= RF_FFD:id_gen[20].FFD32.q
q[20][13] <= RF_FFD:id_gen[20].FFD32.q
q[20][14] <= RF_FFD:id_gen[20].FFD32.q
q[20][15] <= RF_FFD:id_gen[20].FFD32.q
q[20][16] <= RF_FFD:id_gen[20].FFD32.q
q[20][17] <= RF_FFD:id_gen[20].FFD32.q
q[20][18] <= RF_FFD:id_gen[20].FFD32.q
q[20][19] <= RF_FFD:id_gen[20].FFD32.q
q[20][20] <= RF_FFD:id_gen[20].FFD32.q
q[20][21] <= RF_FFD:id_gen[20].FFD32.q
q[20][22] <= RF_FFD:id_gen[20].FFD32.q
q[20][23] <= RF_FFD:id_gen[20].FFD32.q
q[20][24] <= RF_FFD:id_gen[20].FFD32.q
q[20][25] <= RF_FFD:id_gen[20].FFD32.q
q[20][26] <= RF_FFD:id_gen[20].FFD32.q
q[20][27] <= RF_FFD:id_gen[20].FFD32.q
q[20][28] <= RF_FFD:id_gen[20].FFD32.q
q[20][29] <= RF_FFD:id_gen[20].FFD32.q
q[20][30] <= RF_FFD:id_gen[20].FFD32.q
q[20][31] <= RF_FFD:id_gen[20].FFD32.q
q[21][0] <= RF_FFD:id_gen[21].FFD32.q
q[21][1] <= RF_FFD:id_gen[21].FFD32.q
q[21][2] <= RF_FFD:id_gen[21].FFD32.q
q[21][3] <= RF_FFD:id_gen[21].FFD32.q
q[21][4] <= RF_FFD:id_gen[21].FFD32.q
q[21][5] <= RF_FFD:id_gen[21].FFD32.q
q[21][6] <= RF_FFD:id_gen[21].FFD32.q
q[21][7] <= RF_FFD:id_gen[21].FFD32.q
q[21][8] <= RF_FFD:id_gen[21].FFD32.q
q[21][9] <= RF_FFD:id_gen[21].FFD32.q
q[21][10] <= RF_FFD:id_gen[21].FFD32.q
q[21][11] <= RF_FFD:id_gen[21].FFD32.q
q[21][12] <= RF_FFD:id_gen[21].FFD32.q
q[21][13] <= RF_FFD:id_gen[21].FFD32.q
q[21][14] <= RF_FFD:id_gen[21].FFD32.q
q[21][15] <= RF_FFD:id_gen[21].FFD32.q
q[21][16] <= RF_FFD:id_gen[21].FFD32.q
q[21][17] <= RF_FFD:id_gen[21].FFD32.q
q[21][18] <= RF_FFD:id_gen[21].FFD32.q
q[21][19] <= RF_FFD:id_gen[21].FFD32.q
q[21][20] <= RF_FFD:id_gen[21].FFD32.q
q[21][21] <= RF_FFD:id_gen[21].FFD32.q
q[21][22] <= RF_FFD:id_gen[21].FFD32.q
q[21][23] <= RF_FFD:id_gen[21].FFD32.q
q[21][24] <= RF_FFD:id_gen[21].FFD32.q
q[21][25] <= RF_FFD:id_gen[21].FFD32.q
q[21][26] <= RF_FFD:id_gen[21].FFD32.q
q[21][27] <= RF_FFD:id_gen[21].FFD32.q
q[21][28] <= RF_FFD:id_gen[21].FFD32.q
q[21][29] <= RF_FFD:id_gen[21].FFD32.q
q[21][30] <= RF_FFD:id_gen[21].FFD32.q
q[21][31] <= RF_FFD:id_gen[21].FFD32.q
q[22][0] <= RF_FFD:id_gen[22].FFD32.q
q[22][1] <= RF_FFD:id_gen[22].FFD32.q
q[22][2] <= RF_FFD:id_gen[22].FFD32.q
q[22][3] <= RF_FFD:id_gen[22].FFD32.q
q[22][4] <= RF_FFD:id_gen[22].FFD32.q
q[22][5] <= RF_FFD:id_gen[22].FFD32.q
q[22][6] <= RF_FFD:id_gen[22].FFD32.q
q[22][7] <= RF_FFD:id_gen[22].FFD32.q
q[22][8] <= RF_FFD:id_gen[22].FFD32.q
q[22][9] <= RF_FFD:id_gen[22].FFD32.q
q[22][10] <= RF_FFD:id_gen[22].FFD32.q
q[22][11] <= RF_FFD:id_gen[22].FFD32.q
q[22][12] <= RF_FFD:id_gen[22].FFD32.q
q[22][13] <= RF_FFD:id_gen[22].FFD32.q
q[22][14] <= RF_FFD:id_gen[22].FFD32.q
q[22][15] <= RF_FFD:id_gen[22].FFD32.q
q[22][16] <= RF_FFD:id_gen[22].FFD32.q
q[22][17] <= RF_FFD:id_gen[22].FFD32.q
q[22][18] <= RF_FFD:id_gen[22].FFD32.q
q[22][19] <= RF_FFD:id_gen[22].FFD32.q
q[22][20] <= RF_FFD:id_gen[22].FFD32.q
q[22][21] <= RF_FFD:id_gen[22].FFD32.q
q[22][22] <= RF_FFD:id_gen[22].FFD32.q
q[22][23] <= RF_FFD:id_gen[22].FFD32.q
q[22][24] <= RF_FFD:id_gen[22].FFD32.q
q[22][25] <= RF_FFD:id_gen[22].FFD32.q
q[22][26] <= RF_FFD:id_gen[22].FFD32.q
q[22][27] <= RF_FFD:id_gen[22].FFD32.q
q[22][28] <= RF_FFD:id_gen[22].FFD32.q
q[22][29] <= RF_FFD:id_gen[22].FFD32.q
q[22][30] <= RF_FFD:id_gen[22].FFD32.q
q[22][31] <= RF_FFD:id_gen[22].FFD32.q
q[23][0] <= RF_FFD:id_gen[23].FFD32.q
q[23][1] <= RF_FFD:id_gen[23].FFD32.q
q[23][2] <= RF_FFD:id_gen[23].FFD32.q
q[23][3] <= RF_FFD:id_gen[23].FFD32.q
q[23][4] <= RF_FFD:id_gen[23].FFD32.q
q[23][5] <= RF_FFD:id_gen[23].FFD32.q
q[23][6] <= RF_FFD:id_gen[23].FFD32.q
q[23][7] <= RF_FFD:id_gen[23].FFD32.q
q[23][8] <= RF_FFD:id_gen[23].FFD32.q
q[23][9] <= RF_FFD:id_gen[23].FFD32.q
q[23][10] <= RF_FFD:id_gen[23].FFD32.q
q[23][11] <= RF_FFD:id_gen[23].FFD32.q
q[23][12] <= RF_FFD:id_gen[23].FFD32.q
q[23][13] <= RF_FFD:id_gen[23].FFD32.q
q[23][14] <= RF_FFD:id_gen[23].FFD32.q
q[23][15] <= RF_FFD:id_gen[23].FFD32.q
q[23][16] <= RF_FFD:id_gen[23].FFD32.q
q[23][17] <= RF_FFD:id_gen[23].FFD32.q
q[23][18] <= RF_FFD:id_gen[23].FFD32.q
q[23][19] <= RF_FFD:id_gen[23].FFD32.q
q[23][20] <= RF_FFD:id_gen[23].FFD32.q
q[23][21] <= RF_FFD:id_gen[23].FFD32.q
q[23][22] <= RF_FFD:id_gen[23].FFD32.q
q[23][23] <= RF_FFD:id_gen[23].FFD32.q
q[23][24] <= RF_FFD:id_gen[23].FFD32.q
q[23][25] <= RF_FFD:id_gen[23].FFD32.q
q[23][26] <= RF_FFD:id_gen[23].FFD32.q
q[23][27] <= RF_FFD:id_gen[23].FFD32.q
q[23][28] <= RF_FFD:id_gen[23].FFD32.q
q[23][29] <= RF_FFD:id_gen[23].FFD32.q
q[23][30] <= RF_FFD:id_gen[23].FFD32.q
q[23][31] <= RF_FFD:id_gen[23].FFD32.q
q[24][0] <= RF_FFD:id_gen[24].FFD32.q
q[24][1] <= RF_FFD:id_gen[24].FFD32.q
q[24][2] <= RF_FFD:id_gen[24].FFD32.q
q[24][3] <= RF_FFD:id_gen[24].FFD32.q
q[24][4] <= RF_FFD:id_gen[24].FFD32.q
q[24][5] <= RF_FFD:id_gen[24].FFD32.q
q[24][6] <= RF_FFD:id_gen[24].FFD32.q
q[24][7] <= RF_FFD:id_gen[24].FFD32.q
q[24][8] <= RF_FFD:id_gen[24].FFD32.q
q[24][9] <= RF_FFD:id_gen[24].FFD32.q
q[24][10] <= RF_FFD:id_gen[24].FFD32.q
q[24][11] <= RF_FFD:id_gen[24].FFD32.q
q[24][12] <= RF_FFD:id_gen[24].FFD32.q
q[24][13] <= RF_FFD:id_gen[24].FFD32.q
q[24][14] <= RF_FFD:id_gen[24].FFD32.q
q[24][15] <= RF_FFD:id_gen[24].FFD32.q
q[24][16] <= RF_FFD:id_gen[24].FFD32.q
q[24][17] <= RF_FFD:id_gen[24].FFD32.q
q[24][18] <= RF_FFD:id_gen[24].FFD32.q
q[24][19] <= RF_FFD:id_gen[24].FFD32.q
q[24][20] <= RF_FFD:id_gen[24].FFD32.q
q[24][21] <= RF_FFD:id_gen[24].FFD32.q
q[24][22] <= RF_FFD:id_gen[24].FFD32.q
q[24][23] <= RF_FFD:id_gen[24].FFD32.q
q[24][24] <= RF_FFD:id_gen[24].FFD32.q
q[24][25] <= RF_FFD:id_gen[24].FFD32.q
q[24][26] <= RF_FFD:id_gen[24].FFD32.q
q[24][27] <= RF_FFD:id_gen[24].FFD32.q
q[24][28] <= RF_FFD:id_gen[24].FFD32.q
q[24][29] <= RF_FFD:id_gen[24].FFD32.q
q[24][30] <= RF_FFD:id_gen[24].FFD32.q
q[24][31] <= RF_FFD:id_gen[24].FFD32.q
q[25][0] <= RF_FFD:id_gen[25].FFD32.q
q[25][1] <= RF_FFD:id_gen[25].FFD32.q
q[25][2] <= RF_FFD:id_gen[25].FFD32.q
q[25][3] <= RF_FFD:id_gen[25].FFD32.q
q[25][4] <= RF_FFD:id_gen[25].FFD32.q
q[25][5] <= RF_FFD:id_gen[25].FFD32.q
q[25][6] <= RF_FFD:id_gen[25].FFD32.q
q[25][7] <= RF_FFD:id_gen[25].FFD32.q
q[25][8] <= RF_FFD:id_gen[25].FFD32.q
q[25][9] <= RF_FFD:id_gen[25].FFD32.q
q[25][10] <= RF_FFD:id_gen[25].FFD32.q
q[25][11] <= RF_FFD:id_gen[25].FFD32.q
q[25][12] <= RF_FFD:id_gen[25].FFD32.q
q[25][13] <= RF_FFD:id_gen[25].FFD32.q
q[25][14] <= RF_FFD:id_gen[25].FFD32.q
q[25][15] <= RF_FFD:id_gen[25].FFD32.q
q[25][16] <= RF_FFD:id_gen[25].FFD32.q
q[25][17] <= RF_FFD:id_gen[25].FFD32.q
q[25][18] <= RF_FFD:id_gen[25].FFD32.q
q[25][19] <= RF_FFD:id_gen[25].FFD32.q
q[25][20] <= RF_FFD:id_gen[25].FFD32.q
q[25][21] <= RF_FFD:id_gen[25].FFD32.q
q[25][22] <= RF_FFD:id_gen[25].FFD32.q
q[25][23] <= RF_FFD:id_gen[25].FFD32.q
q[25][24] <= RF_FFD:id_gen[25].FFD32.q
q[25][25] <= RF_FFD:id_gen[25].FFD32.q
q[25][26] <= RF_FFD:id_gen[25].FFD32.q
q[25][27] <= RF_FFD:id_gen[25].FFD32.q
q[25][28] <= RF_FFD:id_gen[25].FFD32.q
q[25][29] <= RF_FFD:id_gen[25].FFD32.q
q[25][30] <= RF_FFD:id_gen[25].FFD32.q
q[25][31] <= RF_FFD:id_gen[25].FFD32.q
q[26][0] <= RF_FFD:id_gen[26].FFD32.q
q[26][1] <= RF_FFD:id_gen[26].FFD32.q
q[26][2] <= RF_FFD:id_gen[26].FFD32.q
q[26][3] <= RF_FFD:id_gen[26].FFD32.q
q[26][4] <= RF_FFD:id_gen[26].FFD32.q
q[26][5] <= RF_FFD:id_gen[26].FFD32.q
q[26][6] <= RF_FFD:id_gen[26].FFD32.q
q[26][7] <= RF_FFD:id_gen[26].FFD32.q
q[26][8] <= RF_FFD:id_gen[26].FFD32.q
q[26][9] <= RF_FFD:id_gen[26].FFD32.q
q[26][10] <= RF_FFD:id_gen[26].FFD32.q
q[26][11] <= RF_FFD:id_gen[26].FFD32.q
q[26][12] <= RF_FFD:id_gen[26].FFD32.q
q[26][13] <= RF_FFD:id_gen[26].FFD32.q
q[26][14] <= RF_FFD:id_gen[26].FFD32.q
q[26][15] <= RF_FFD:id_gen[26].FFD32.q
q[26][16] <= RF_FFD:id_gen[26].FFD32.q
q[26][17] <= RF_FFD:id_gen[26].FFD32.q
q[26][18] <= RF_FFD:id_gen[26].FFD32.q
q[26][19] <= RF_FFD:id_gen[26].FFD32.q
q[26][20] <= RF_FFD:id_gen[26].FFD32.q
q[26][21] <= RF_FFD:id_gen[26].FFD32.q
q[26][22] <= RF_FFD:id_gen[26].FFD32.q
q[26][23] <= RF_FFD:id_gen[26].FFD32.q
q[26][24] <= RF_FFD:id_gen[26].FFD32.q
q[26][25] <= RF_FFD:id_gen[26].FFD32.q
q[26][26] <= RF_FFD:id_gen[26].FFD32.q
q[26][27] <= RF_FFD:id_gen[26].FFD32.q
q[26][28] <= RF_FFD:id_gen[26].FFD32.q
q[26][29] <= RF_FFD:id_gen[26].FFD32.q
q[26][30] <= RF_FFD:id_gen[26].FFD32.q
q[26][31] <= RF_FFD:id_gen[26].FFD32.q
q[27][0] <= RF_FFD:id_gen[27].FFD32.q
q[27][1] <= RF_FFD:id_gen[27].FFD32.q
q[27][2] <= RF_FFD:id_gen[27].FFD32.q
q[27][3] <= RF_FFD:id_gen[27].FFD32.q
q[27][4] <= RF_FFD:id_gen[27].FFD32.q
q[27][5] <= RF_FFD:id_gen[27].FFD32.q
q[27][6] <= RF_FFD:id_gen[27].FFD32.q
q[27][7] <= RF_FFD:id_gen[27].FFD32.q
q[27][8] <= RF_FFD:id_gen[27].FFD32.q
q[27][9] <= RF_FFD:id_gen[27].FFD32.q
q[27][10] <= RF_FFD:id_gen[27].FFD32.q
q[27][11] <= RF_FFD:id_gen[27].FFD32.q
q[27][12] <= RF_FFD:id_gen[27].FFD32.q
q[27][13] <= RF_FFD:id_gen[27].FFD32.q
q[27][14] <= RF_FFD:id_gen[27].FFD32.q
q[27][15] <= RF_FFD:id_gen[27].FFD32.q
q[27][16] <= RF_FFD:id_gen[27].FFD32.q
q[27][17] <= RF_FFD:id_gen[27].FFD32.q
q[27][18] <= RF_FFD:id_gen[27].FFD32.q
q[27][19] <= RF_FFD:id_gen[27].FFD32.q
q[27][20] <= RF_FFD:id_gen[27].FFD32.q
q[27][21] <= RF_FFD:id_gen[27].FFD32.q
q[27][22] <= RF_FFD:id_gen[27].FFD32.q
q[27][23] <= RF_FFD:id_gen[27].FFD32.q
q[27][24] <= RF_FFD:id_gen[27].FFD32.q
q[27][25] <= RF_FFD:id_gen[27].FFD32.q
q[27][26] <= RF_FFD:id_gen[27].FFD32.q
q[27][27] <= RF_FFD:id_gen[27].FFD32.q
q[27][28] <= RF_FFD:id_gen[27].FFD32.q
q[27][29] <= RF_FFD:id_gen[27].FFD32.q
q[27][30] <= RF_FFD:id_gen[27].FFD32.q
q[27][31] <= RF_FFD:id_gen[27].FFD32.q
q[28][0] <= RF_FFD:id_gen[28].FFD32.q
q[28][1] <= RF_FFD:id_gen[28].FFD32.q
q[28][2] <= RF_FFD:id_gen[28].FFD32.q
q[28][3] <= RF_FFD:id_gen[28].FFD32.q
q[28][4] <= RF_FFD:id_gen[28].FFD32.q
q[28][5] <= RF_FFD:id_gen[28].FFD32.q
q[28][6] <= RF_FFD:id_gen[28].FFD32.q
q[28][7] <= RF_FFD:id_gen[28].FFD32.q
q[28][8] <= RF_FFD:id_gen[28].FFD32.q
q[28][9] <= RF_FFD:id_gen[28].FFD32.q
q[28][10] <= RF_FFD:id_gen[28].FFD32.q
q[28][11] <= RF_FFD:id_gen[28].FFD32.q
q[28][12] <= RF_FFD:id_gen[28].FFD32.q
q[28][13] <= RF_FFD:id_gen[28].FFD32.q
q[28][14] <= RF_FFD:id_gen[28].FFD32.q
q[28][15] <= RF_FFD:id_gen[28].FFD32.q
q[28][16] <= RF_FFD:id_gen[28].FFD32.q
q[28][17] <= RF_FFD:id_gen[28].FFD32.q
q[28][18] <= RF_FFD:id_gen[28].FFD32.q
q[28][19] <= RF_FFD:id_gen[28].FFD32.q
q[28][20] <= RF_FFD:id_gen[28].FFD32.q
q[28][21] <= RF_FFD:id_gen[28].FFD32.q
q[28][22] <= RF_FFD:id_gen[28].FFD32.q
q[28][23] <= RF_FFD:id_gen[28].FFD32.q
q[28][24] <= RF_FFD:id_gen[28].FFD32.q
q[28][25] <= RF_FFD:id_gen[28].FFD32.q
q[28][26] <= RF_FFD:id_gen[28].FFD32.q
q[28][27] <= RF_FFD:id_gen[28].FFD32.q
q[28][28] <= RF_FFD:id_gen[28].FFD32.q
q[28][29] <= RF_FFD:id_gen[28].FFD32.q
q[28][30] <= RF_FFD:id_gen[28].FFD32.q
q[28][31] <= RF_FFD:id_gen[28].FFD32.q
q[29][0] <= RF_FFD:id_gen[29].FFD32.q
q[29][1] <= RF_FFD:id_gen[29].FFD32.q
q[29][2] <= RF_FFD:id_gen[29].FFD32.q
q[29][3] <= RF_FFD:id_gen[29].FFD32.q
q[29][4] <= RF_FFD:id_gen[29].FFD32.q
q[29][5] <= RF_FFD:id_gen[29].FFD32.q
q[29][6] <= RF_FFD:id_gen[29].FFD32.q
q[29][7] <= RF_FFD:id_gen[29].FFD32.q
q[29][8] <= RF_FFD:id_gen[29].FFD32.q
q[29][9] <= RF_FFD:id_gen[29].FFD32.q
q[29][10] <= RF_FFD:id_gen[29].FFD32.q
q[29][11] <= RF_FFD:id_gen[29].FFD32.q
q[29][12] <= RF_FFD:id_gen[29].FFD32.q
q[29][13] <= RF_FFD:id_gen[29].FFD32.q
q[29][14] <= RF_FFD:id_gen[29].FFD32.q
q[29][15] <= RF_FFD:id_gen[29].FFD32.q
q[29][16] <= RF_FFD:id_gen[29].FFD32.q
q[29][17] <= RF_FFD:id_gen[29].FFD32.q
q[29][18] <= RF_FFD:id_gen[29].FFD32.q
q[29][19] <= RF_FFD:id_gen[29].FFD32.q
q[29][20] <= RF_FFD:id_gen[29].FFD32.q
q[29][21] <= RF_FFD:id_gen[29].FFD32.q
q[29][22] <= RF_FFD:id_gen[29].FFD32.q
q[29][23] <= RF_FFD:id_gen[29].FFD32.q
q[29][24] <= RF_FFD:id_gen[29].FFD32.q
q[29][25] <= RF_FFD:id_gen[29].FFD32.q
q[29][26] <= RF_FFD:id_gen[29].FFD32.q
q[29][27] <= RF_FFD:id_gen[29].FFD32.q
q[29][28] <= RF_FFD:id_gen[29].FFD32.q
q[29][29] <= RF_FFD:id_gen[29].FFD32.q
q[29][30] <= RF_FFD:id_gen[29].FFD32.q
q[29][31] <= RF_FFD:id_gen[29].FFD32.q
q[30][0] <= RF_FFD:id_gen[30].FFD32.q
q[30][1] <= RF_FFD:id_gen[30].FFD32.q
q[30][2] <= RF_FFD:id_gen[30].FFD32.q
q[30][3] <= RF_FFD:id_gen[30].FFD32.q
q[30][4] <= RF_FFD:id_gen[30].FFD32.q
q[30][5] <= RF_FFD:id_gen[30].FFD32.q
q[30][6] <= RF_FFD:id_gen[30].FFD32.q
q[30][7] <= RF_FFD:id_gen[30].FFD32.q
q[30][8] <= RF_FFD:id_gen[30].FFD32.q
q[30][9] <= RF_FFD:id_gen[30].FFD32.q
q[30][10] <= RF_FFD:id_gen[30].FFD32.q
q[30][11] <= RF_FFD:id_gen[30].FFD32.q
q[30][12] <= RF_FFD:id_gen[30].FFD32.q
q[30][13] <= RF_FFD:id_gen[30].FFD32.q
q[30][14] <= RF_FFD:id_gen[30].FFD32.q
q[30][15] <= RF_FFD:id_gen[30].FFD32.q
q[30][16] <= RF_FFD:id_gen[30].FFD32.q
q[30][17] <= RF_FFD:id_gen[30].FFD32.q
q[30][18] <= RF_FFD:id_gen[30].FFD32.q
q[30][19] <= RF_FFD:id_gen[30].FFD32.q
q[30][20] <= RF_FFD:id_gen[30].FFD32.q
q[30][21] <= RF_FFD:id_gen[30].FFD32.q
q[30][22] <= RF_FFD:id_gen[30].FFD32.q
q[30][23] <= RF_FFD:id_gen[30].FFD32.q
q[30][24] <= RF_FFD:id_gen[30].FFD32.q
q[30][25] <= RF_FFD:id_gen[30].FFD32.q
q[30][26] <= RF_FFD:id_gen[30].FFD32.q
q[30][27] <= RF_FFD:id_gen[30].FFD32.q
q[30][28] <= RF_FFD:id_gen[30].FFD32.q
q[30][29] <= RF_FFD:id_gen[30].FFD32.q
q[30][30] <= RF_FFD:id_gen[30].FFD32.q
q[30][31] <= RF_FFD:id_gen[30].FFD32.q
q[31][0] <= RF_FFD:id_gen[31].FFD32.q
q[31][1] <= RF_FFD:id_gen[31].FFD32.q
q[31][2] <= RF_FFD:id_gen[31].FFD32.q
q[31][3] <= RF_FFD:id_gen[31].FFD32.q
q[31][4] <= RF_FFD:id_gen[31].FFD32.q
q[31][5] <= RF_FFD:id_gen[31].FFD32.q
q[31][6] <= RF_FFD:id_gen[31].FFD32.q
q[31][7] <= RF_FFD:id_gen[31].FFD32.q
q[31][8] <= RF_FFD:id_gen[31].FFD32.q
q[31][9] <= RF_FFD:id_gen[31].FFD32.q
q[31][10] <= RF_FFD:id_gen[31].FFD32.q
q[31][11] <= RF_FFD:id_gen[31].FFD32.q
q[31][12] <= RF_FFD:id_gen[31].FFD32.q
q[31][13] <= RF_FFD:id_gen[31].FFD32.q
q[31][14] <= RF_FFD:id_gen[31].FFD32.q
q[31][15] <= RF_FFD:id_gen[31].FFD32.q
q[31][16] <= RF_FFD:id_gen[31].FFD32.q
q[31][17] <= RF_FFD:id_gen[31].FFD32.q
q[31][18] <= RF_FFD:id_gen[31].FFD32.q
q[31][19] <= RF_FFD:id_gen[31].FFD32.q
q[31][20] <= RF_FFD:id_gen[31].FFD32.q
q[31][21] <= RF_FFD:id_gen[31].FFD32.q
q[31][22] <= RF_FFD:id_gen[31].FFD32.q
q[31][23] <= RF_FFD:id_gen[31].FFD32.q
q[31][24] <= RF_FFD:id_gen[31].FFD32.q
q[31][25] <= RF_FFD:id_gen[31].FFD32.q
q[31][26] <= RF_FFD:id_gen[31].FFD32.q
q[31][27] <= RF_FFD:id_gen[31].FFD32.q
q[31][28] <= RF_FFD:id_gen[31].FFD32.q
q[31][29] <= RF_FFD:id_gen[31].FFD32.q
q[31][30] <= RF_FFD:id_gen[31].FFD32.q
q[31][31] <= RF_FFD:id_gen[31].FFD32.q


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[0].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[1].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[2].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[3].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[4].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[5].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[6].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[7].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[8].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[9].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[10].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[11].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[12].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[13].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[14].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[15].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[16].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[17].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[18].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[19].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[20].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[21].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[22].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[23].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[24].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[25].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[26].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[27].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[28].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[29].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[30].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_FFD32:FFD32|RF_FFD:id_gen[31].FFD32
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_mux32:mux32_data1
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
sel[0] => Mux16.IN4
sel[0] => Mux17.IN4
sel[0] => Mux18.IN4
sel[0] => Mux19.IN4
sel[0] => Mux20.IN4
sel[0] => Mux21.IN4
sel[0] => Mux22.IN4
sel[0] => Mux23.IN4
sel[0] => Mux24.IN4
sel[0] => Mux25.IN4
sel[0] => Mux26.IN4
sel[0] => Mux27.IN4
sel[0] => Mux28.IN4
sel[0] => Mux29.IN4
sel[0] => Mux30.IN4
sel[0] => Mux31.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
sel[1] => Mux8.IN3
sel[1] => Mux9.IN3
sel[1] => Mux10.IN3
sel[1] => Mux11.IN3
sel[1] => Mux12.IN3
sel[1] => Mux13.IN3
sel[1] => Mux14.IN3
sel[1] => Mux15.IN3
sel[1] => Mux16.IN3
sel[1] => Mux17.IN3
sel[1] => Mux18.IN3
sel[1] => Mux19.IN3
sel[1] => Mux20.IN3
sel[1] => Mux21.IN3
sel[1] => Mux22.IN3
sel[1] => Mux23.IN3
sel[1] => Mux24.IN3
sel[1] => Mux25.IN3
sel[1] => Mux26.IN3
sel[1] => Mux27.IN3
sel[1] => Mux28.IN3
sel[1] => Mux29.IN3
sel[1] => Mux30.IN3
sel[1] => Mux31.IN3
sel[2] => Mux0.IN2
sel[2] => Mux1.IN2
sel[2] => Mux2.IN2
sel[2] => Mux3.IN2
sel[2] => Mux4.IN2
sel[2] => Mux5.IN2
sel[2] => Mux6.IN2
sel[2] => Mux7.IN2
sel[2] => Mux8.IN2
sel[2] => Mux9.IN2
sel[2] => Mux10.IN2
sel[2] => Mux11.IN2
sel[2] => Mux12.IN2
sel[2] => Mux13.IN2
sel[2] => Mux14.IN2
sel[2] => Mux15.IN2
sel[2] => Mux16.IN2
sel[2] => Mux17.IN2
sel[2] => Mux18.IN2
sel[2] => Mux19.IN2
sel[2] => Mux20.IN2
sel[2] => Mux21.IN2
sel[2] => Mux22.IN2
sel[2] => Mux23.IN2
sel[2] => Mux24.IN2
sel[2] => Mux25.IN2
sel[2] => Mux26.IN2
sel[2] => Mux27.IN2
sel[2] => Mux28.IN2
sel[2] => Mux29.IN2
sel[2] => Mux30.IN2
sel[2] => Mux31.IN2
sel[3] => Mux0.IN1
sel[3] => Mux1.IN1
sel[3] => Mux2.IN1
sel[3] => Mux3.IN1
sel[3] => Mux4.IN1
sel[3] => Mux5.IN1
sel[3] => Mux6.IN1
sel[3] => Mux7.IN1
sel[3] => Mux8.IN1
sel[3] => Mux9.IN1
sel[3] => Mux10.IN1
sel[3] => Mux11.IN1
sel[3] => Mux12.IN1
sel[3] => Mux13.IN1
sel[3] => Mux14.IN1
sel[3] => Mux15.IN1
sel[3] => Mux16.IN1
sel[3] => Mux17.IN1
sel[3] => Mux18.IN1
sel[3] => Mux19.IN1
sel[3] => Mux20.IN1
sel[3] => Mux21.IN1
sel[3] => Mux22.IN1
sel[3] => Mux23.IN1
sel[3] => Mux24.IN1
sel[3] => Mux25.IN1
sel[3] => Mux26.IN1
sel[3] => Mux27.IN1
sel[3] => Mux28.IN1
sel[3] => Mux29.IN1
sel[3] => Mux30.IN1
sel[3] => Mux31.IN1
sel[4] => Mux0.IN0
sel[4] => Mux1.IN0
sel[4] => Mux2.IN0
sel[4] => Mux3.IN0
sel[4] => Mux4.IN0
sel[4] => Mux5.IN0
sel[4] => Mux6.IN0
sel[4] => Mux7.IN0
sel[4] => Mux8.IN0
sel[4] => Mux9.IN0
sel[4] => Mux10.IN0
sel[4] => Mux11.IN0
sel[4] => Mux12.IN0
sel[4] => Mux13.IN0
sel[4] => Mux14.IN0
sel[4] => Mux15.IN0
sel[4] => Mux16.IN0
sel[4] => Mux17.IN0
sel[4] => Mux18.IN0
sel[4] => Mux19.IN0
sel[4] => Mux20.IN0
sel[4] => Mux21.IN0
sel[4] => Mux22.IN0
sel[4] => Mux23.IN0
sel[4] => Mux24.IN0
sel[4] => Mux25.IN0
sel[4] => Mux26.IN0
sel[4] => Mux27.IN0
sel[4] => Mux28.IN0
sel[4] => Mux29.IN0
sel[4] => Mux30.IN0
sel[4] => Mux31.IN0
in[0][0] => Mux31.IN36
in[0][1] => Mux30.IN36
in[0][2] => Mux29.IN36
in[0][3] => Mux28.IN36
in[0][4] => Mux27.IN36
in[0][5] => Mux26.IN36
in[0][6] => Mux25.IN36
in[0][7] => Mux24.IN36
in[0][8] => Mux23.IN36
in[0][9] => Mux22.IN36
in[0][10] => Mux21.IN36
in[0][11] => Mux20.IN36
in[0][12] => Mux19.IN36
in[0][13] => Mux18.IN36
in[0][14] => Mux17.IN36
in[0][15] => Mux16.IN36
in[0][16] => Mux15.IN36
in[0][17] => Mux14.IN36
in[0][18] => Mux13.IN36
in[0][19] => Mux12.IN36
in[0][20] => Mux11.IN36
in[0][21] => Mux10.IN36
in[0][22] => Mux9.IN36
in[0][23] => Mux8.IN36
in[0][24] => Mux7.IN36
in[0][25] => Mux6.IN36
in[0][26] => Mux5.IN36
in[0][27] => Mux4.IN36
in[0][28] => Mux3.IN36
in[0][29] => Mux2.IN36
in[0][30] => Mux1.IN36
in[0][31] => Mux0.IN36
in[1][0] => Mux31.IN35
in[1][1] => Mux30.IN35
in[1][2] => Mux29.IN35
in[1][3] => Mux28.IN35
in[1][4] => Mux27.IN35
in[1][5] => Mux26.IN35
in[1][6] => Mux25.IN35
in[1][7] => Mux24.IN35
in[1][8] => Mux23.IN35
in[1][9] => Mux22.IN35
in[1][10] => Mux21.IN35
in[1][11] => Mux20.IN35
in[1][12] => Mux19.IN35
in[1][13] => Mux18.IN35
in[1][14] => Mux17.IN35
in[1][15] => Mux16.IN35
in[1][16] => Mux15.IN35
in[1][17] => Mux14.IN35
in[1][18] => Mux13.IN35
in[1][19] => Mux12.IN35
in[1][20] => Mux11.IN35
in[1][21] => Mux10.IN35
in[1][22] => Mux9.IN35
in[1][23] => Mux8.IN35
in[1][24] => Mux7.IN35
in[1][25] => Mux6.IN35
in[1][26] => Mux5.IN35
in[1][27] => Mux4.IN35
in[1][28] => Mux3.IN35
in[1][29] => Mux2.IN35
in[1][30] => Mux1.IN35
in[1][31] => Mux0.IN35
in[2][0] => Mux31.IN34
in[2][1] => Mux30.IN34
in[2][2] => Mux29.IN34
in[2][3] => Mux28.IN34
in[2][4] => Mux27.IN34
in[2][5] => Mux26.IN34
in[2][6] => Mux25.IN34
in[2][7] => Mux24.IN34
in[2][8] => Mux23.IN34
in[2][9] => Mux22.IN34
in[2][10] => Mux21.IN34
in[2][11] => Mux20.IN34
in[2][12] => Mux19.IN34
in[2][13] => Mux18.IN34
in[2][14] => Mux17.IN34
in[2][15] => Mux16.IN34
in[2][16] => Mux15.IN34
in[2][17] => Mux14.IN34
in[2][18] => Mux13.IN34
in[2][19] => Mux12.IN34
in[2][20] => Mux11.IN34
in[2][21] => Mux10.IN34
in[2][22] => Mux9.IN34
in[2][23] => Mux8.IN34
in[2][24] => Mux7.IN34
in[2][25] => Mux6.IN34
in[2][26] => Mux5.IN34
in[2][27] => Mux4.IN34
in[2][28] => Mux3.IN34
in[2][29] => Mux2.IN34
in[2][30] => Mux1.IN34
in[2][31] => Mux0.IN34
in[3][0] => Mux31.IN33
in[3][1] => Mux30.IN33
in[3][2] => Mux29.IN33
in[3][3] => Mux28.IN33
in[3][4] => Mux27.IN33
in[3][5] => Mux26.IN33
in[3][6] => Mux25.IN33
in[3][7] => Mux24.IN33
in[3][8] => Mux23.IN33
in[3][9] => Mux22.IN33
in[3][10] => Mux21.IN33
in[3][11] => Mux20.IN33
in[3][12] => Mux19.IN33
in[3][13] => Mux18.IN33
in[3][14] => Mux17.IN33
in[3][15] => Mux16.IN33
in[3][16] => Mux15.IN33
in[3][17] => Mux14.IN33
in[3][18] => Mux13.IN33
in[3][19] => Mux12.IN33
in[3][20] => Mux11.IN33
in[3][21] => Mux10.IN33
in[3][22] => Mux9.IN33
in[3][23] => Mux8.IN33
in[3][24] => Mux7.IN33
in[3][25] => Mux6.IN33
in[3][26] => Mux5.IN33
in[3][27] => Mux4.IN33
in[3][28] => Mux3.IN33
in[3][29] => Mux2.IN33
in[3][30] => Mux1.IN33
in[3][31] => Mux0.IN33
in[4][0] => Mux31.IN32
in[4][1] => Mux30.IN32
in[4][2] => Mux29.IN32
in[4][3] => Mux28.IN32
in[4][4] => Mux27.IN32
in[4][5] => Mux26.IN32
in[4][6] => Mux25.IN32
in[4][7] => Mux24.IN32
in[4][8] => Mux23.IN32
in[4][9] => Mux22.IN32
in[4][10] => Mux21.IN32
in[4][11] => Mux20.IN32
in[4][12] => Mux19.IN32
in[4][13] => Mux18.IN32
in[4][14] => Mux17.IN32
in[4][15] => Mux16.IN32
in[4][16] => Mux15.IN32
in[4][17] => Mux14.IN32
in[4][18] => Mux13.IN32
in[4][19] => Mux12.IN32
in[4][20] => Mux11.IN32
in[4][21] => Mux10.IN32
in[4][22] => Mux9.IN32
in[4][23] => Mux8.IN32
in[4][24] => Mux7.IN32
in[4][25] => Mux6.IN32
in[4][26] => Mux5.IN32
in[4][27] => Mux4.IN32
in[4][28] => Mux3.IN32
in[4][29] => Mux2.IN32
in[4][30] => Mux1.IN32
in[4][31] => Mux0.IN32
in[5][0] => Mux31.IN31
in[5][1] => Mux30.IN31
in[5][2] => Mux29.IN31
in[5][3] => Mux28.IN31
in[5][4] => Mux27.IN31
in[5][5] => Mux26.IN31
in[5][6] => Mux25.IN31
in[5][7] => Mux24.IN31
in[5][8] => Mux23.IN31
in[5][9] => Mux22.IN31
in[5][10] => Mux21.IN31
in[5][11] => Mux20.IN31
in[5][12] => Mux19.IN31
in[5][13] => Mux18.IN31
in[5][14] => Mux17.IN31
in[5][15] => Mux16.IN31
in[5][16] => Mux15.IN31
in[5][17] => Mux14.IN31
in[5][18] => Mux13.IN31
in[5][19] => Mux12.IN31
in[5][20] => Mux11.IN31
in[5][21] => Mux10.IN31
in[5][22] => Mux9.IN31
in[5][23] => Mux8.IN31
in[5][24] => Mux7.IN31
in[5][25] => Mux6.IN31
in[5][26] => Mux5.IN31
in[5][27] => Mux4.IN31
in[5][28] => Mux3.IN31
in[5][29] => Mux2.IN31
in[5][30] => Mux1.IN31
in[5][31] => Mux0.IN31
in[6][0] => Mux31.IN30
in[6][1] => Mux30.IN30
in[6][2] => Mux29.IN30
in[6][3] => Mux28.IN30
in[6][4] => Mux27.IN30
in[6][5] => Mux26.IN30
in[6][6] => Mux25.IN30
in[6][7] => Mux24.IN30
in[6][8] => Mux23.IN30
in[6][9] => Mux22.IN30
in[6][10] => Mux21.IN30
in[6][11] => Mux20.IN30
in[6][12] => Mux19.IN30
in[6][13] => Mux18.IN30
in[6][14] => Mux17.IN30
in[6][15] => Mux16.IN30
in[6][16] => Mux15.IN30
in[6][17] => Mux14.IN30
in[6][18] => Mux13.IN30
in[6][19] => Mux12.IN30
in[6][20] => Mux11.IN30
in[6][21] => Mux10.IN30
in[6][22] => Mux9.IN30
in[6][23] => Mux8.IN30
in[6][24] => Mux7.IN30
in[6][25] => Mux6.IN30
in[6][26] => Mux5.IN30
in[6][27] => Mux4.IN30
in[6][28] => Mux3.IN30
in[6][29] => Mux2.IN30
in[6][30] => Mux1.IN30
in[6][31] => Mux0.IN30
in[7][0] => Mux31.IN29
in[7][1] => Mux30.IN29
in[7][2] => Mux29.IN29
in[7][3] => Mux28.IN29
in[7][4] => Mux27.IN29
in[7][5] => Mux26.IN29
in[7][6] => Mux25.IN29
in[7][7] => Mux24.IN29
in[7][8] => Mux23.IN29
in[7][9] => Mux22.IN29
in[7][10] => Mux21.IN29
in[7][11] => Mux20.IN29
in[7][12] => Mux19.IN29
in[7][13] => Mux18.IN29
in[7][14] => Mux17.IN29
in[7][15] => Mux16.IN29
in[7][16] => Mux15.IN29
in[7][17] => Mux14.IN29
in[7][18] => Mux13.IN29
in[7][19] => Mux12.IN29
in[7][20] => Mux11.IN29
in[7][21] => Mux10.IN29
in[7][22] => Mux9.IN29
in[7][23] => Mux8.IN29
in[7][24] => Mux7.IN29
in[7][25] => Mux6.IN29
in[7][26] => Mux5.IN29
in[7][27] => Mux4.IN29
in[7][28] => Mux3.IN29
in[7][29] => Mux2.IN29
in[7][30] => Mux1.IN29
in[7][31] => Mux0.IN29
in[8][0] => Mux31.IN28
in[8][1] => Mux30.IN28
in[8][2] => Mux29.IN28
in[8][3] => Mux28.IN28
in[8][4] => Mux27.IN28
in[8][5] => Mux26.IN28
in[8][6] => Mux25.IN28
in[8][7] => Mux24.IN28
in[8][8] => Mux23.IN28
in[8][9] => Mux22.IN28
in[8][10] => Mux21.IN28
in[8][11] => Mux20.IN28
in[8][12] => Mux19.IN28
in[8][13] => Mux18.IN28
in[8][14] => Mux17.IN28
in[8][15] => Mux16.IN28
in[8][16] => Mux15.IN28
in[8][17] => Mux14.IN28
in[8][18] => Mux13.IN28
in[8][19] => Mux12.IN28
in[8][20] => Mux11.IN28
in[8][21] => Mux10.IN28
in[8][22] => Mux9.IN28
in[8][23] => Mux8.IN28
in[8][24] => Mux7.IN28
in[8][25] => Mux6.IN28
in[8][26] => Mux5.IN28
in[8][27] => Mux4.IN28
in[8][28] => Mux3.IN28
in[8][29] => Mux2.IN28
in[8][30] => Mux1.IN28
in[8][31] => Mux0.IN28
in[9][0] => Mux31.IN27
in[9][1] => Mux30.IN27
in[9][2] => Mux29.IN27
in[9][3] => Mux28.IN27
in[9][4] => Mux27.IN27
in[9][5] => Mux26.IN27
in[9][6] => Mux25.IN27
in[9][7] => Mux24.IN27
in[9][8] => Mux23.IN27
in[9][9] => Mux22.IN27
in[9][10] => Mux21.IN27
in[9][11] => Mux20.IN27
in[9][12] => Mux19.IN27
in[9][13] => Mux18.IN27
in[9][14] => Mux17.IN27
in[9][15] => Mux16.IN27
in[9][16] => Mux15.IN27
in[9][17] => Mux14.IN27
in[9][18] => Mux13.IN27
in[9][19] => Mux12.IN27
in[9][20] => Mux11.IN27
in[9][21] => Mux10.IN27
in[9][22] => Mux9.IN27
in[9][23] => Mux8.IN27
in[9][24] => Mux7.IN27
in[9][25] => Mux6.IN27
in[9][26] => Mux5.IN27
in[9][27] => Mux4.IN27
in[9][28] => Mux3.IN27
in[9][29] => Mux2.IN27
in[9][30] => Mux1.IN27
in[9][31] => Mux0.IN27
in[10][0] => Mux31.IN26
in[10][1] => Mux30.IN26
in[10][2] => Mux29.IN26
in[10][3] => Mux28.IN26
in[10][4] => Mux27.IN26
in[10][5] => Mux26.IN26
in[10][6] => Mux25.IN26
in[10][7] => Mux24.IN26
in[10][8] => Mux23.IN26
in[10][9] => Mux22.IN26
in[10][10] => Mux21.IN26
in[10][11] => Mux20.IN26
in[10][12] => Mux19.IN26
in[10][13] => Mux18.IN26
in[10][14] => Mux17.IN26
in[10][15] => Mux16.IN26
in[10][16] => Mux15.IN26
in[10][17] => Mux14.IN26
in[10][18] => Mux13.IN26
in[10][19] => Mux12.IN26
in[10][20] => Mux11.IN26
in[10][21] => Mux10.IN26
in[10][22] => Mux9.IN26
in[10][23] => Mux8.IN26
in[10][24] => Mux7.IN26
in[10][25] => Mux6.IN26
in[10][26] => Mux5.IN26
in[10][27] => Mux4.IN26
in[10][28] => Mux3.IN26
in[10][29] => Mux2.IN26
in[10][30] => Mux1.IN26
in[10][31] => Mux0.IN26
in[11][0] => Mux31.IN25
in[11][1] => Mux30.IN25
in[11][2] => Mux29.IN25
in[11][3] => Mux28.IN25
in[11][4] => Mux27.IN25
in[11][5] => Mux26.IN25
in[11][6] => Mux25.IN25
in[11][7] => Mux24.IN25
in[11][8] => Mux23.IN25
in[11][9] => Mux22.IN25
in[11][10] => Mux21.IN25
in[11][11] => Mux20.IN25
in[11][12] => Mux19.IN25
in[11][13] => Mux18.IN25
in[11][14] => Mux17.IN25
in[11][15] => Mux16.IN25
in[11][16] => Mux15.IN25
in[11][17] => Mux14.IN25
in[11][18] => Mux13.IN25
in[11][19] => Mux12.IN25
in[11][20] => Mux11.IN25
in[11][21] => Mux10.IN25
in[11][22] => Mux9.IN25
in[11][23] => Mux8.IN25
in[11][24] => Mux7.IN25
in[11][25] => Mux6.IN25
in[11][26] => Mux5.IN25
in[11][27] => Mux4.IN25
in[11][28] => Mux3.IN25
in[11][29] => Mux2.IN25
in[11][30] => Mux1.IN25
in[11][31] => Mux0.IN25
in[12][0] => Mux31.IN24
in[12][1] => Mux30.IN24
in[12][2] => Mux29.IN24
in[12][3] => Mux28.IN24
in[12][4] => Mux27.IN24
in[12][5] => Mux26.IN24
in[12][6] => Mux25.IN24
in[12][7] => Mux24.IN24
in[12][8] => Mux23.IN24
in[12][9] => Mux22.IN24
in[12][10] => Mux21.IN24
in[12][11] => Mux20.IN24
in[12][12] => Mux19.IN24
in[12][13] => Mux18.IN24
in[12][14] => Mux17.IN24
in[12][15] => Mux16.IN24
in[12][16] => Mux15.IN24
in[12][17] => Mux14.IN24
in[12][18] => Mux13.IN24
in[12][19] => Mux12.IN24
in[12][20] => Mux11.IN24
in[12][21] => Mux10.IN24
in[12][22] => Mux9.IN24
in[12][23] => Mux8.IN24
in[12][24] => Mux7.IN24
in[12][25] => Mux6.IN24
in[12][26] => Mux5.IN24
in[12][27] => Mux4.IN24
in[12][28] => Mux3.IN24
in[12][29] => Mux2.IN24
in[12][30] => Mux1.IN24
in[12][31] => Mux0.IN24
in[13][0] => Mux31.IN23
in[13][1] => Mux30.IN23
in[13][2] => Mux29.IN23
in[13][3] => Mux28.IN23
in[13][4] => Mux27.IN23
in[13][5] => Mux26.IN23
in[13][6] => Mux25.IN23
in[13][7] => Mux24.IN23
in[13][8] => Mux23.IN23
in[13][9] => Mux22.IN23
in[13][10] => Mux21.IN23
in[13][11] => Mux20.IN23
in[13][12] => Mux19.IN23
in[13][13] => Mux18.IN23
in[13][14] => Mux17.IN23
in[13][15] => Mux16.IN23
in[13][16] => Mux15.IN23
in[13][17] => Mux14.IN23
in[13][18] => Mux13.IN23
in[13][19] => Mux12.IN23
in[13][20] => Mux11.IN23
in[13][21] => Mux10.IN23
in[13][22] => Mux9.IN23
in[13][23] => Mux8.IN23
in[13][24] => Mux7.IN23
in[13][25] => Mux6.IN23
in[13][26] => Mux5.IN23
in[13][27] => Mux4.IN23
in[13][28] => Mux3.IN23
in[13][29] => Mux2.IN23
in[13][30] => Mux1.IN23
in[13][31] => Mux0.IN23
in[14][0] => Mux31.IN22
in[14][1] => Mux30.IN22
in[14][2] => Mux29.IN22
in[14][3] => Mux28.IN22
in[14][4] => Mux27.IN22
in[14][5] => Mux26.IN22
in[14][6] => Mux25.IN22
in[14][7] => Mux24.IN22
in[14][8] => Mux23.IN22
in[14][9] => Mux22.IN22
in[14][10] => Mux21.IN22
in[14][11] => Mux20.IN22
in[14][12] => Mux19.IN22
in[14][13] => Mux18.IN22
in[14][14] => Mux17.IN22
in[14][15] => Mux16.IN22
in[14][16] => Mux15.IN22
in[14][17] => Mux14.IN22
in[14][18] => Mux13.IN22
in[14][19] => Mux12.IN22
in[14][20] => Mux11.IN22
in[14][21] => Mux10.IN22
in[14][22] => Mux9.IN22
in[14][23] => Mux8.IN22
in[14][24] => Mux7.IN22
in[14][25] => Mux6.IN22
in[14][26] => Mux5.IN22
in[14][27] => Mux4.IN22
in[14][28] => Mux3.IN22
in[14][29] => Mux2.IN22
in[14][30] => Mux1.IN22
in[14][31] => Mux0.IN22
in[15][0] => Mux31.IN21
in[15][1] => Mux30.IN21
in[15][2] => Mux29.IN21
in[15][3] => Mux28.IN21
in[15][4] => Mux27.IN21
in[15][5] => Mux26.IN21
in[15][6] => Mux25.IN21
in[15][7] => Mux24.IN21
in[15][8] => Mux23.IN21
in[15][9] => Mux22.IN21
in[15][10] => Mux21.IN21
in[15][11] => Mux20.IN21
in[15][12] => Mux19.IN21
in[15][13] => Mux18.IN21
in[15][14] => Mux17.IN21
in[15][15] => Mux16.IN21
in[15][16] => Mux15.IN21
in[15][17] => Mux14.IN21
in[15][18] => Mux13.IN21
in[15][19] => Mux12.IN21
in[15][20] => Mux11.IN21
in[15][21] => Mux10.IN21
in[15][22] => Mux9.IN21
in[15][23] => Mux8.IN21
in[15][24] => Mux7.IN21
in[15][25] => Mux6.IN21
in[15][26] => Mux5.IN21
in[15][27] => Mux4.IN21
in[15][28] => Mux3.IN21
in[15][29] => Mux2.IN21
in[15][30] => Mux1.IN21
in[15][31] => Mux0.IN21
in[16][0] => Mux31.IN20
in[16][1] => Mux30.IN20
in[16][2] => Mux29.IN20
in[16][3] => Mux28.IN20
in[16][4] => Mux27.IN20
in[16][5] => Mux26.IN20
in[16][6] => Mux25.IN20
in[16][7] => Mux24.IN20
in[16][8] => Mux23.IN20
in[16][9] => Mux22.IN20
in[16][10] => Mux21.IN20
in[16][11] => Mux20.IN20
in[16][12] => Mux19.IN20
in[16][13] => Mux18.IN20
in[16][14] => Mux17.IN20
in[16][15] => Mux16.IN20
in[16][16] => Mux15.IN20
in[16][17] => Mux14.IN20
in[16][18] => Mux13.IN20
in[16][19] => Mux12.IN20
in[16][20] => Mux11.IN20
in[16][21] => Mux10.IN20
in[16][22] => Mux9.IN20
in[16][23] => Mux8.IN20
in[16][24] => Mux7.IN20
in[16][25] => Mux6.IN20
in[16][26] => Mux5.IN20
in[16][27] => Mux4.IN20
in[16][28] => Mux3.IN20
in[16][29] => Mux2.IN20
in[16][30] => Mux1.IN20
in[16][31] => Mux0.IN20
in[17][0] => Mux31.IN19
in[17][1] => Mux30.IN19
in[17][2] => Mux29.IN19
in[17][3] => Mux28.IN19
in[17][4] => Mux27.IN19
in[17][5] => Mux26.IN19
in[17][6] => Mux25.IN19
in[17][7] => Mux24.IN19
in[17][8] => Mux23.IN19
in[17][9] => Mux22.IN19
in[17][10] => Mux21.IN19
in[17][11] => Mux20.IN19
in[17][12] => Mux19.IN19
in[17][13] => Mux18.IN19
in[17][14] => Mux17.IN19
in[17][15] => Mux16.IN19
in[17][16] => Mux15.IN19
in[17][17] => Mux14.IN19
in[17][18] => Mux13.IN19
in[17][19] => Mux12.IN19
in[17][20] => Mux11.IN19
in[17][21] => Mux10.IN19
in[17][22] => Mux9.IN19
in[17][23] => Mux8.IN19
in[17][24] => Mux7.IN19
in[17][25] => Mux6.IN19
in[17][26] => Mux5.IN19
in[17][27] => Mux4.IN19
in[17][28] => Mux3.IN19
in[17][29] => Mux2.IN19
in[17][30] => Mux1.IN19
in[17][31] => Mux0.IN19
in[18][0] => Mux31.IN18
in[18][1] => Mux30.IN18
in[18][2] => Mux29.IN18
in[18][3] => Mux28.IN18
in[18][4] => Mux27.IN18
in[18][5] => Mux26.IN18
in[18][6] => Mux25.IN18
in[18][7] => Mux24.IN18
in[18][8] => Mux23.IN18
in[18][9] => Mux22.IN18
in[18][10] => Mux21.IN18
in[18][11] => Mux20.IN18
in[18][12] => Mux19.IN18
in[18][13] => Mux18.IN18
in[18][14] => Mux17.IN18
in[18][15] => Mux16.IN18
in[18][16] => Mux15.IN18
in[18][17] => Mux14.IN18
in[18][18] => Mux13.IN18
in[18][19] => Mux12.IN18
in[18][20] => Mux11.IN18
in[18][21] => Mux10.IN18
in[18][22] => Mux9.IN18
in[18][23] => Mux8.IN18
in[18][24] => Mux7.IN18
in[18][25] => Mux6.IN18
in[18][26] => Mux5.IN18
in[18][27] => Mux4.IN18
in[18][28] => Mux3.IN18
in[18][29] => Mux2.IN18
in[18][30] => Mux1.IN18
in[18][31] => Mux0.IN18
in[19][0] => Mux31.IN17
in[19][1] => Mux30.IN17
in[19][2] => Mux29.IN17
in[19][3] => Mux28.IN17
in[19][4] => Mux27.IN17
in[19][5] => Mux26.IN17
in[19][6] => Mux25.IN17
in[19][7] => Mux24.IN17
in[19][8] => Mux23.IN17
in[19][9] => Mux22.IN17
in[19][10] => Mux21.IN17
in[19][11] => Mux20.IN17
in[19][12] => Mux19.IN17
in[19][13] => Mux18.IN17
in[19][14] => Mux17.IN17
in[19][15] => Mux16.IN17
in[19][16] => Mux15.IN17
in[19][17] => Mux14.IN17
in[19][18] => Mux13.IN17
in[19][19] => Mux12.IN17
in[19][20] => Mux11.IN17
in[19][21] => Mux10.IN17
in[19][22] => Mux9.IN17
in[19][23] => Mux8.IN17
in[19][24] => Mux7.IN17
in[19][25] => Mux6.IN17
in[19][26] => Mux5.IN17
in[19][27] => Mux4.IN17
in[19][28] => Mux3.IN17
in[19][29] => Mux2.IN17
in[19][30] => Mux1.IN17
in[19][31] => Mux0.IN17
in[20][0] => Mux31.IN16
in[20][1] => Mux30.IN16
in[20][2] => Mux29.IN16
in[20][3] => Mux28.IN16
in[20][4] => Mux27.IN16
in[20][5] => Mux26.IN16
in[20][6] => Mux25.IN16
in[20][7] => Mux24.IN16
in[20][8] => Mux23.IN16
in[20][9] => Mux22.IN16
in[20][10] => Mux21.IN16
in[20][11] => Mux20.IN16
in[20][12] => Mux19.IN16
in[20][13] => Mux18.IN16
in[20][14] => Mux17.IN16
in[20][15] => Mux16.IN16
in[20][16] => Mux15.IN16
in[20][17] => Mux14.IN16
in[20][18] => Mux13.IN16
in[20][19] => Mux12.IN16
in[20][20] => Mux11.IN16
in[20][21] => Mux10.IN16
in[20][22] => Mux9.IN16
in[20][23] => Mux8.IN16
in[20][24] => Mux7.IN16
in[20][25] => Mux6.IN16
in[20][26] => Mux5.IN16
in[20][27] => Mux4.IN16
in[20][28] => Mux3.IN16
in[20][29] => Mux2.IN16
in[20][30] => Mux1.IN16
in[20][31] => Mux0.IN16
in[21][0] => Mux31.IN15
in[21][1] => Mux30.IN15
in[21][2] => Mux29.IN15
in[21][3] => Mux28.IN15
in[21][4] => Mux27.IN15
in[21][5] => Mux26.IN15
in[21][6] => Mux25.IN15
in[21][7] => Mux24.IN15
in[21][8] => Mux23.IN15
in[21][9] => Mux22.IN15
in[21][10] => Mux21.IN15
in[21][11] => Mux20.IN15
in[21][12] => Mux19.IN15
in[21][13] => Mux18.IN15
in[21][14] => Mux17.IN15
in[21][15] => Mux16.IN15
in[21][16] => Mux15.IN15
in[21][17] => Mux14.IN15
in[21][18] => Mux13.IN15
in[21][19] => Mux12.IN15
in[21][20] => Mux11.IN15
in[21][21] => Mux10.IN15
in[21][22] => Mux9.IN15
in[21][23] => Mux8.IN15
in[21][24] => Mux7.IN15
in[21][25] => Mux6.IN15
in[21][26] => Mux5.IN15
in[21][27] => Mux4.IN15
in[21][28] => Mux3.IN15
in[21][29] => Mux2.IN15
in[21][30] => Mux1.IN15
in[21][31] => Mux0.IN15
in[22][0] => Mux31.IN14
in[22][1] => Mux30.IN14
in[22][2] => Mux29.IN14
in[22][3] => Mux28.IN14
in[22][4] => Mux27.IN14
in[22][5] => Mux26.IN14
in[22][6] => Mux25.IN14
in[22][7] => Mux24.IN14
in[22][8] => Mux23.IN14
in[22][9] => Mux22.IN14
in[22][10] => Mux21.IN14
in[22][11] => Mux20.IN14
in[22][12] => Mux19.IN14
in[22][13] => Mux18.IN14
in[22][14] => Mux17.IN14
in[22][15] => Mux16.IN14
in[22][16] => Mux15.IN14
in[22][17] => Mux14.IN14
in[22][18] => Mux13.IN14
in[22][19] => Mux12.IN14
in[22][20] => Mux11.IN14
in[22][21] => Mux10.IN14
in[22][22] => Mux9.IN14
in[22][23] => Mux8.IN14
in[22][24] => Mux7.IN14
in[22][25] => Mux6.IN14
in[22][26] => Mux5.IN14
in[22][27] => Mux4.IN14
in[22][28] => Mux3.IN14
in[22][29] => Mux2.IN14
in[22][30] => Mux1.IN14
in[22][31] => Mux0.IN14
in[23][0] => Mux31.IN13
in[23][1] => Mux30.IN13
in[23][2] => Mux29.IN13
in[23][3] => Mux28.IN13
in[23][4] => Mux27.IN13
in[23][5] => Mux26.IN13
in[23][6] => Mux25.IN13
in[23][7] => Mux24.IN13
in[23][8] => Mux23.IN13
in[23][9] => Mux22.IN13
in[23][10] => Mux21.IN13
in[23][11] => Mux20.IN13
in[23][12] => Mux19.IN13
in[23][13] => Mux18.IN13
in[23][14] => Mux17.IN13
in[23][15] => Mux16.IN13
in[23][16] => Mux15.IN13
in[23][17] => Mux14.IN13
in[23][18] => Mux13.IN13
in[23][19] => Mux12.IN13
in[23][20] => Mux11.IN13
in[23][21] => Mux10.IN13
in[23][22] => Mux9.IN13
in[23][23] => Mux8.IN13
in[23][24] => Mux7.IN13
in[23][25] => Mux6.IN13
in[23][26] => Mux5.IN13
in[23][27] => Mux4.IN13
in[23][28] => Mux3.IN13
in[23][29] => Mux2.IN13
in[23][30] => Mux1.IN13
in[23][31] => Mux0.IN13
in[24][0] => Mux31.IN12
in[24][1] => Mux30.IN12
in[24][2] => Mux29.IN12
in[24][3] => Mux28.IN12
in[24][4] => Mux27.IN12
in[24][5] => Mux26.IN12
in[24][6] => Mux25.IN12
in[24][7] => Mux24.IN12
in[24][8] => Mux23.IN12
in[24][9] => Mux22.IN12
in[24][10] => Mux21.IN12
in[24][11] => Mux20.IN12
in[24][12] => Mux19.IN12
in[24][13] => Mux18.IN12
in[24][14] => Mux17.IN12
in[24][15] => Mux16.IN12
in[24][16] => Mux15.IN12
in[24][17] => Mux14.IN12
in[24][18] => Mux13.IN12
in[24][19] => Mux12.IN12
in[24][20] => Mux11.IN12
in[24][21] => Mux10.IN12
in[24][22] => Mux9.IN12
in[24][23] => Mux8.IN12
in[24][24] => Mux7.IN12
in[24][25] => Mux6.IN12
in[24][26] => Mux5.IN12
in[24][27] => Mux4.IN12
in[24][28] => Mux3.IN12
in[24][29] => Mux2.IN12
in[24][30] => Mux1.IN12
in[24][31] => Mux0.IN12
in[25][0] => Mux31.IN11
in[25][1] => Mux30.IN11
in[25][2] => Mux29.IN11
in[25][3] => Mux28.IN11
in[25][4] => Mux27.IN11
in[25][5] => Mux26.IN11
in[25][6] => Mux25.IN11
in[25][7] => Mux24.IN11
in[25][8] => Mux23.IN11
in[25][9] => Mux22.IN11
in[25][10] => Mux21.IN11
in[25][11] => Mux20.IN11
in[25][12] => Mux19.IN11
in[25][13] => Mux18.IN11
in[25][14] => Mux17.IN11
in[25][15] => Mux16.IN11
in[25][16] => Mux15.IN11
in[25][17] => Mux14.IN11
in[25][18] => Mux13.IN11
in[25][19] => Mux12.IN11
in[25][20] => Mux11.IN11
in[25][21] => Mux10.IN11
in[25][22] => Mux9.IN11
in[25][23] => Mux8.IN11
in[25][24] => Mux7.IN11
in[25][25] => Mux6.IN11
in[25][26] => Mux5.IN11
in[25][27] => Mux4.IN11
in[25][28] => Mux3.IN11
in[25][29] => Mux2.IN11
in[25][30] => Mux1.IN11
in[25][31] => Mux0.IN11
in[26][0] => Mux31.IN10
in[26][1] => Mux30.IN10
in[26][2] => Mux29.IN10
in[26][3] => Mux28.IN10
in[26][4] => Mux27.IN10
in[26][5] => Mux26.IN10
in[26][6] => Mux25.IN10
in[26][7] => Mux24.IN10
in[26][8] => Mux23.IN10
in[26][9] => Mux22.IN10
in[26][10] => Mux21.IN10
in[26][11] => Mux20.IN10
in[26][12] => Mux19.IN10
in[26][13] => Mux18.IN10
in[26][14] => Mux17.IN10
in[26][15] => Mux16.IN10
in[26][16] => Mux15.IN10
in[26][17] => Mux14.IN10
in[26][18] => Mux13.IN10
in[26][19] => Mux12.IN10
in[26][20] => Mux11.IN10
in[26][21] => Mux10.IN10
in[26][22] => Mux9.IN10
in[26][23] => Mux8.IN10
in[26][24] => Mux7.IN10
in[26][25] => Mux6.IN10
in[26][26] => Mux5.IN10
in[26][27] => Mux4.IN10
in[26][28] => Mux3.IN10
in[26][29] => Mux2.IN10
in[26][30] => Mux1.IN10
in[26][31] => Mux0.IN10
in[27][0] => Mux31.IN9
in[27][1] => Mux30.IN9
in[27][2] => Mux29.IN9
in[27][3] => Mux28.IN9
in[27][4] => Mux27.IN9
in[27][5] => Mux26.IN9
in[27][6] => Mux25.IN9
in[27][7] => Mux24.IN9
in[27][8] => Mux23.IN9
in[27][9] => Mux22.IN9
in[27][10] => Mux21.IN9
in[27][11] => Mux20.IN9
in[27][12] => Mux19.IN9
in[27][13] => Mux18.IN9
in[27][14] => Mux17.IN9
in[27][15] => Mux16.IN9
in[27][16] => Mux15.IN9
in[27][17] => Mux14.IN9
in[27][18] => Mux13.IN9
in[27][19] => Mux12.IN9
in[27][20] => Mux11.IN9
in[27][21] => Mux10.IN9
in[27][22] => Mux9.IN9
in[27][23] => Mux8.IN9
in[27][24] => Mux7.IN9
in[27][25] => Mux6.IN9
in[27][26] => Mux5.IN9
in[27][27] => Mux4.IN9
in[27][28] => Mux3.IN9
in[27][29] => Mux2.IN9
in[27][30] => Mux1.IN9
in[27][31] => Mux0.IN9
in[28][0] => Mux31.IN8
in[28][1] => Mux30.IN8
in[28][2] => Mux29.IN8
in[28][3] => Mux28.IN8
in[28][4] => Mux27.IN8
in[28][5] => Mux26.IN8
in[28][6] => Mux25.IN8
in[28][7] => Mux24.IN8
in[28][8] => Mux23.IN8
in[28][9] => Mux22.IN8
in[28][10] => Mux21.IN8
in[28][11] => Mux20.IN8
in[28][12] => Mux19.IN8
in[28][13] => Mux18.IN8
in[28][14] => Mux17.IN8
in[28][15] => Mux16.IN8
in[28][16] => Mux15.IN8
in[28][17] => Mux14.IN8
in[28][18] => Mux13.IN8
in[28][19] => Mux12.IN8
in[28][20] => Mux11.IN8
in[28][21] => Mux10.IN8
in[28][22] => Mux9.IN8
in[28][23] => Mux8.IN8
in[28][24] => Mux7.IN8
in[28][25] => Mux6.IN8
in[28][26] => Mux5.IN8
in[28][27] => Mux4.IN8
in[28][28] => Mux3.IN8
in[28][29] => Mux2.IN8
in[28][30] => Mux1.IN8
in[28][31] => Mux0.IN8
in[29][0] => Mux31.IN7
in[29][1] => Mux30.IN7
in[29][2] => Mux29.IN7
in[29][3] => Mux28.IN7
in[29][4] => Mux27.IN7
in[29][5] => Mux26.IN7
in[29][6] => Mux25.IN7
in[29][7] => Mux24.IN7
in[29][8] => Mux23.IN7
in[29][9] => Mux22.IN7
in[29][10] => Mux21.IN7
in[29][11] => Mux20.IN7
in[29][12] => Mux19.IN7
in[29][13] => Mux18.IN7
in[29][14] => Mux17.IN7
in[29][15] => Mux16.IN7
in[29][16] => Mux15.IN7
in[29][17] => Mux14.IN7
in[29][18] => Mux13.IN7
in[29][19] => Mux12.IN7
in[29][20] => Mux11.IN7
in[29][21] => Mux10.IN7
in[29][22] => Mux9.IN7
in[29][23] => Mux8.IN7
in[29][24] => Mux7.IN7
in[29][25] => Mux6.IN7
in[29][26] => Mux5.IN7
in[29][27] => Mux4.IN7
in[29][28] => Mux3.IN7
in[29][29] => Mux2.IN7
in[29][30] => Mux1.IN7
in[29][31] => Mux0.IN7
in[30][0] => Mux31.IN6
in[30][1] => Mux30.IN6
in[30][2] => Mux29.IN6
in[30][3] => Mux28.IN6
in[30][4] => Mux27.IN6
in[30][5] => Mux26.IN6
in[30][6] => Mux25.IN6
in[30][7] => Mux24.IN6
in[30][8] => Mux23.IN6
in[30][9] => Mux22.IN6
in[30][10] => Mux21.IN6
in[30][11] => Mux20.IN6
in[30][12] => Mux19.IN6
in[30][13] => Mux18.IN6
in[30][14] => Mux17.IN6
in[30][15] => Mux16.IN6
in[30][16] => Mux15.IN6
in[30][17] => Mux14.IN6
in[30][18] => Mux13.IN6
in[30][19] => Mux12.IN6
in[30][20] => Mux11.IN6
in[30][21] => Mux10.IN6
in[30][22] => Mux9.IN6
in[30][23] => Mux8.IN6
in[30][24] => Mux7.IN6
in[30][25] => Mux6.IN6
in[30][26] => Mux5.IN6
in[30][27] => Mux4.IN6
in[30][28] => Mux3.IN6
in[30][29] => Mux2.IN6
in[30][30] => Mux1.IN6
in[30][31] => Mux0.IN6
in[31][0] => Mux31.IN5
in[31][1] => Mux30.IN5
in[31][2] => Mux29.IN5
in[31][3] => Mux28.IN5
in[31][4] => Mux27.IN5
in[31][5] => Mux26.IN5
in[31][6] => Mux25.IN5
in[31][7] => Mux24.IN5
in[31][8] => Mux23.IN5
in[31][9] => Mux22.IN5
in[31][10] => Mux21.IN5
in[31][11] => Mux20.IN5
in[31][12] => Mux19.IN5
in[31][13] => Mux18.IN5
in[31][14] => Mux17.IN5
in[31][15] => Mux16.IN5
in[31][16] => Mux15.IN5
in[31][17] => Mux14.IN5
in[31][18] => Mux13.IN5
in[31][19] => Mux12.IN5
in[31][20] => Mux11.IN5
in[31][21] => Mux10.IN5
in[31][22] => Mux9.IN5
in[31][23] => Mux8.IN5
in[31][24] => Mux7.IN5
in[31][25] => Mux6.IN5
in[31][26] => Mux5.IN5
in[31][27] => Mux4.IN5
in[31][28] => Mux3.IN5
in[31][29] => Mux2.IN5
in[31][30] => Mux1.IN5
in[31][31] => Mux0.IN5
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_TOP:RegFile|RF_RegFile:UUT|RF_mux32:mux32_data2
sel[0] => Mux0.IN4
sel[0] => Mux1.IN4
sel[0] => Mux2.IN4
sel[0] => Mux3.IN4
sel[0] => Mux4.IN4
sel[0] => Mux5.IN4
sel[0] => Mux6.IN4
sel[0] => Mux7.IN4
sel[0] => Mux8.IN4
sel[0] => Mux9.IN4
sel[0] => Mux10.IN4
sel[0] => Mux11.IN4
sel[0] => Mux12.IN4
sel[0] => Mux13.IN4
sel[0] => Mux14.IN4
sel[0] => Mux15.IN4
sel[0] => Mux16.IN4
sel[0] => Mux17.IN4
sel[0] => Mux18.IN4
sel[0] => Mux19.IN4
sel[0] => Mux20.IN4
sel[0] => Mux21.IN4
sel[0] => Mux22.IN4
sel[0] => Mux23.IN4
sel[0] => Mux24.IN4
sel[0] => Mux25.IN4
sel[0] => Mux26.IN4
sel[0] => Mux27.IN4
sel[0] => Mux28.IN4
sel[0] => Mux29.IN4
sel[0] => Mux30.IN4
sel[0] => Mux31.IN4
sel[1] => Mux0.IN3
sel[1] => Mux1.IN3
sel[1] => Mux2.IN3
sel[1] => Mux3.IN3
sel[1] => Mux4.IN3
sel[1] => Mux5.IN3
sel[1] => Mux6.IN3
sel[1] => Mux7.IN3
sel[1] => Mux8.IN3
sel[1] => Mux9.IN3
sel[1] => Mux10.IN3
sel[1] => Mux11.IN3
sel[1] => Mux12.IN3
sel[1] => Mux13.IN3
sel[1] => Mux14.IN3
sel[1] => Mux15.IN3
sel[1] => Mux16.IN3
sel[1] => Mux17.IN3
sel[1] => Mux18.IN3
sel[1] => Mux19.IN3
sel[1] => Mux20.IN3
sel[1] => Mux21.IN3
sel[1] => Mux22.IN3
sel[1] => Mux23.IN3
sel[1] => Mux24.IN3
sel[1] => Mux25.IN3
sel[1] => Mux26.IN3
sel[1] => Mux27.IN3
sel[1] => Mux28.IN3
sel[1] => Mux29.IN3
sel[1] => Mux30.IN3
sel[1] => Mux31.IN3
sel[2] => Mux0.IN2
sel[2] => Mux1.IN2
sel[2] => Mux2.IN2
sel[2] => Mux3.IN2
sel[2] => Mux4.IN2
sel[2] => Mux5.IN2
sel[2] => Mux6.IN2
sel[2] => Mux7.IN2
sel[2] => Mux8.IN2
sel[2] => Mux9.IN2
sel[2] => Mux10.IN2
sel[2] => Mux11.IN2
sel[2] => Mux12.IN2
sel[2] => Mux13.IN2
sel[2] => Mux14.IN2
sel[2] => Mux15.IN2
sel[2] => Mux16.IN2
sel[2] => Mux17.IN2
sel[2] => Mux18.IN2
sel[2] => Mux19.IN2
sel[2] => Mux20.IN2
sel[2] => Mux21.IN2
sel[2] => Mux22.IN2
sel[2] => Mux23.IN2
sel[2] => Mux24.IN2
sel[2] => Mux25.IN2
sel[2] => Mux26.IN2
sel[2] => Mux27.IN2
sel[2] => Mux28.IN2
sel[2] => Mux29.IN2
sel[2] => Mux30.IN2
sel[2] => Mux31.IN2
sel[3] => Mux0.IN1
sel[3] => Mux1.IN1
sel[3] => Mux2.IN1
sel[3] => Mux3.IN1
sel[3] => Mux4.IN1
sel[3] => Mux5.IN1
sel[3] => Mux6.IN1
sel[3] => Mux7.IN1
sel[3] => Mux8.IN1
sel[3] => Mux9.IN1
sel[3] => Mux10.IN1
sel[3] => Mux11.IN1
sel[3] => Mux12.IN1
sel[3] => Mux13.IN1
sel[3] => Mux14.IN1
sel[3] => Mux15.IN1
sel[3] => Mux16.IN1
sel[3] => Mux17.IN1
sel[3] => Mux18.IN1
sel[3] => Mux19.IN1
sel[3] => Mux20.IN1
sel[3] => Mux21.IN1
sel[3] => Mux22.IN1
sel[3] => Mux23.IN1
sel[3] => Mux24.IN1
sel[3] => Mux25.IN1
sel[3] => Mux26.IN1
sel[3] => Mux27.IN1
sel[3] => Mux28.IN1
sel[3] => Mux29.IN1
sel[3] => Mux30.IN1
sel[3] => Mux31.IN1
sel[4] => Mux0.IN0
sel[4] => Mux1.IN0
sel[4] => Mux2.IN0
sel[4] => Mux3.IN0
sel[4] => Mux4.IN0
sel[4] => Mux5.IN0
sel[4] => Mux6.IN0
sel[4] => Mux7.IN0
sel[4] => Mux8.IN0
sel[4] => Mux9.IN0
sel[4] => Mux10.IN0
sel[4] => Mux11.IN0
sel[4] => Mux12.IN0
sel[4] => Mux13.IN0
sel[4] => Mux14.IN0
sel[4] => Mux15.IN0
sel[4] => Mux16.IN0
sel[4] => Mux17.IN0
sel[4] => Mux18.IN0
sel[4] => Mux19.IN0
sel[4] => Mux20.IN0
sel[4] => Mux21.IN0
sel[4] => Mux22.IN0
sel[4] => Mux23.IN0
sel[4] => Mux24.IN0
sel[4] => Mux25.IN0
sel[4] => Mux26.IN0
sel[4] => Mux27.IN0
sel[4] => Mux28.IN0
sel[4] => Mux29.IN0
sel[4] => Mux30.IN0
sel[4] => Mux31.IN0
in[0][0] => Mux31.IN36
in[0][1] => Mux30.IN36
in[0][2] => Mux29.IN36
in[0][3] => Mux28.IN36
in[0][4] => Mux27.IN36
in[0][5] => Mux26.IN36
in[0][6] => Mux25.IN36
in[0][7] => Mux24.IN36
in[0][8] => Mux23.IN36
in[0][9] => Mux22.IN36
in[0][10] => Mux21.IN36
in[0][11] => Mux20.IN36
in[0][12] => Mux19.IN36
in[0][13] => Mux18.IN36
in[0][14] => Mux17.IN36
in[0][15] => Mux16.IN36
in[0][16] => Mux15.IN36
in[0][17] => Mux14.IN36
in[0][18] => Mux13.IN36
in[0][19] => Mux12.IN36
in[0][20] => Mux11.IN36
in[0][21] => Mux10.IN36
in[0][22] => Mux9.IN36
in[0][23] => Mux8.IN36
in[0][24] => Mux7.IN36
in[0][25] => Mux6.IN36
in[0][26] => Mux5.IN36
in[0][27] => Mux4.IN36
in[0][28] => Mux3.IN36
in[0][29] => Mux2.IN36
in[0][30] => Mux1.IN36
in[0][31] => Mux0.IN36
in[1][0] => Mux31.IN35
in[1][1] => Mux30.IN35
in[1][2] => Mux29.IN35
in[1][3] => Mux28.IN35
in[1][4] => Mux27.IN35
in[1][5] => Mux26.IN35
in[1][6] => Mux25.IN35
in[1][7] => Mux24.IN35
in[1][8] => Mux23.IN35
in[1][9] => Mux22.IN35
in[1][10] => Mux21.IN35
in[1][11] => Mux20.IN35
in[1][12] => Mux19.IN35
in[1][13] => Mux18.IN35
in[1][14] => Mux17.IN35
in[1][15] => Mux16.IN35
in[1][16] => Mux15.IN35
in[1][17] => Mux14.IN35
in[1][18] => Mux13.IN35
in[1][19] => Mux12.IN35
in[1][20] => Mux11.IN35
in[1][21] => Mux10.IN35
in[1][22] => Mux9.IN35
in[1][23] => Mux8.IN35
in[1][24] => Mux7.IN35
in[1][25] => Mux6.IN35
in[1][26] => Mux5.IN35
in[1][27] => Mux4.IN35
in[1][28] => Mux3.IN35
in[1][29] => Mux2.IN35
in[1][30] => Mux1.IN35
in[1][31] => Mux0.IN35
in[2][0] => Mux31.IN34
in[2][1] => Mux30.IN34
in[2][2] => Mux29.IN34
in[2][3] => Mux28.IN34
in[2][4] => Mux27.IN34
in[2][5] => Mux26.IN34
in[2][6] => Mux25.IN34
in[2][7] => Mux24.IN34
in[2][8] => Mux23.IN34
in[2][9] => Mux22.IN34
in[2][10] => Mux21.IN34
in[2][11] => Mux20.IN34
in[2][12] => Mux19.IN34
in[2][13] => Mux18.IN34
in[2][14] => Mux17.IN34
in[2][15] => Mux16.IN34
in[2][16] => Mux15.IN34
in[2][17] => Mux14.IN34
in[2][18] => Mux13.IN34
in[2][19] => Mux12.IN34
in[2][20] => Mux11.IN34
in[2][21] => Mux10.IN34
in[2][22] => Mux9.IN34
in[2][23] => Mux8.IN34
in[2][24] => Mux7.IN34
in[2][25] => Mux6.IN34
in[2][26] => Mux5.IN34
in[2][27] => Mux4.IN34
in[2][28] => Mux3.IN34
in[2][29] => Mux2.IN34
in[2][30] => Mux1.IN34
in[2][31] => Mux0.IN34
in[3][0] => Mux31.IN33
in[3][1] => Mux30.IN33
in[3][2] => Mux29.IN33
in[3][3] => Mux28.IN33
in[3][4] => Mux27.IN33
in[3][5] => Mux26.IN33
in[3][6] => Mux25.IN33
in[3][7] => Mux24.IN33
in[3][8] => Mux23.IN33
in[3][9] => Mux22.IN33
in[3][10] => Mux21.IN33
in[3][11] => Mux20.IN33
in[3][12] => Mux19.IN33
in[3][13] => Mux18.IN33
in[3][14] => Mux17.IN33
in[3][15] => Mux16.IN33
in[3][16] => Mux15.IN33
in[3][17] => Mux14.IN33
in[3][18] => Mux13.IN33
in[3][19] => Mux12.IN33
in[3][20] => Mux11.IN33
in[3][21] => Mux10.IN33
in[3][22] => Mux9.IN33
in[3][23] => Mux8.IN33
in[3][24] => Mux7.IN33
in[3][25] => Mux6.IN33
in[3][26] => Mux5.IN33
in[3][27] => Mux4.IN33
in[3][28] => Mux3.IN33
in[3][29] => Mux2.IN33
in[3][30] => Mux1.IN33
in[3][31] => Mux0.IN33
in[4][0] => Mux31.IN32
in[4][1] => Mux30.IN32
in[4][2] => Mux29.IN32
in[4][3] => Mux28.IN32
in[4][4] => Mux27.IN32
in[4][5] => Mux26.IN32
in[4][6] => Mux25.IN32
in[4][7] => Mux24.IN32
in[4][8] => Mux23.IN32
in[4][9] => Mux22.IN32
in[4][10] => Mux21.IN32
in[4][11] => Mux20.IN32
in[4][12] => Mux19.IN32
in[4][13] => Mux18.IN32
in[4][14] => Mux17.IN32
in[4][15] => Mux16.IN32
in[4][16] => Mux15.IN32
in[4][17] => Mux14.IN32
in[4][18] => Mux13.IN32
in[4][19] => Mux12.IN32
in[4][20] => Mux11.IN32
in[4][21] => Mux10.IN32
in[4][22] => Mux9.IN32
in[4][23] => Mux8.IN32
in[4][24] => Mux7.IN32
in[4][25] => Mux6.IN32
in[4][26] => Mux5.IN32
in[4][27] => Mux4.IN32
in[4][28] => Mux3.IN32
in[4][29] => Mux2.IN32
in[4][30] => Mux1.IN32
in[4][31] => Mux0.IN32
in[5][0] => Mux31.IN31
in[5][1] => Mux30.IN31
in[5][2] => Mux29.IN31
in[5][3] => Mux28.IN31
in[5][4] => Mux27.IN31
in[5][5] => Mux26.IN31
in[5][6] => Mux25.IN31
in[5][7] => Mux24.IN31
in[5][8] => Mux23.IN31
in[5][9] => Mux22.IN31
in[5][10] => Mux21.IN31
in[5][11] => Mux20.IN31
in[5][12] => Mux19.IN31
in[5][13] => Mux18.IN31
in[5][14] => Mux17.IN31
in[5][15] => Mux16.IN31
in[5][16] => Mux15.IN31
in[5][17] => Mux14.IN31
in[5][18] => Mux13.IN31
in[5][19] => Mux12.IN31
in[5][20] => Mux11.IN31
in[5][21] => Mux10.IN31
in[5][22] => Mux9.IN31
in[5][23] => Mux8.IN31
in[5][24] => Mux7.IN31
in[5][25] => Mux6.IN31
in[5][26] => Mux5.IN31
in[5][27] => Mux4.IN31
in[5][28] => Mux3.IN31
in[5][29] => Mux2.IN31
in[5][30] => Mux1.IN31
in[5][31] => Mux0.IN31
in[6][0] => Mux31.IN30
in[6][1] => Mux30.IN30
in[6][2] => Mux29.IN30
in[6][3] => Mux28.IN30
in[6][4] => Mux27.IN30
in[6][5] => Mux26.IN30
in[6][6] => Mux25.IN30
in[6][7] => Mux24.IN30
in[6][8] => Mux23.IN30
in[6][9] => Mux22.IN30
in[6][10] => Mux21.IN30
in[6][11] => Mux20.IN30
in[6][12] => Mux19.IN30
in[6][13] => Mux18.IN30
in[6][14] => Mux17.IN30
in[6][15] => Mux16.IN30
in[6][16] => Mux15.IN30
in[6][17] => Mux14.IN30
in[6][18] => Mux13.IN30
in[6][19] => Mux12.IN30
in[6][20] => Mux11.IN30
in[6][21] => Mux10.IN30
in[6][22] => Mux9.IN30
in[6][23] => Mux8.IN30
in[6][24] => Mux7.IN30
in[6][25] => Mux6.IN30
in[6][26] => Mux5.IN30
in[6][27] => Mux4.IN30
in[6][28] => Mux3.IN30
in[6][29] => Mux2.IN30
in[6][30] => Mux1.IN30
in[6][31] => Mux0.IN30
in[7][0] => Mux31.IN29
in[7][1] => Mux30.IN29
in[7][2] => Mux29.IN29
in[7][3] => Mux28.IN29
in[7][4] => Mux27.IN29
in[7][5] => Mux26.IN29
in[7][6] => Mux25.IN29
in[7][7] => Mux24.IN29
in[7][8] => Mux23.IN29
in[7][9] => Mux22.IN29
in[7][10] => Mux21.IN29
in[7][11] => Mux20.IN29
in[7][12] => Mux19.IN29
in[7][13] => Mux18.IN29
in[7][14] => Mux17.IN29
in[7][15] => Mux16.IN29
in[7][16] => Mux15.IN29
in[7][17] => Mux14.IN29
in[7][18] => Mux13.IN29
in[7][19] => Mux12.IN29
in[7][20] => Mux11.IN29
in[7][21] => Mux10.IN29
in[7][22] => Mux9.IN29
in[7][23] => Mux8.IN29
in[7][24] => Mux7.IN29
in[7][25] => Mux6.IN29
in[7][26] => Mux5.IN29
in[7][27] => Mux4.IN29
in[7][28] => Mux3.IN29
in[7][29] => Mux2.IN29
in[7][30] => Mux1.IN29
in[7][31] => Mux0.IN29
in[8][0] => Mux31.IN28
in[8][1] => Mux30.IN28
in[8][2] => Mux29.IN28
in[8][3] => Mux28.IN28
in[8][4] => Mux27.IN28
in[8][5] => Mux26.IN28
in[8][6] => Mux25.IN28
in[8][7] => Mux24.IN28
in[8][8] => Mux23.IN28
in[8][9] => Mux22.IN28
in[8][10] => Mux21.IN28
in[8][11] => Mux20.IN28
in[8][12] => Mux19.IN28
in[8][13] => Mux18.IN28
in[8][14] => Mux17.IN28
in[8][15] => Mux16.IN28
in[8][16] => Mux15.IN28
in[8][17] => Mux14.IN28
in[8][18] => Mux13.IN28
in[8][19] => Mux12.IN28
in[8][20] => Mux11.IN28
in[8][21] => Mux10.IN28
in[8][22] => Mux9.IN28
in[8][23] => Mux8.IN28
in[8][24] => Mux7.IN28
in[8][25] => Mux6.IN28
in[8][26] => Mux5.IN28
in[8][27] => Mux4.IN28
in[8][28] => Mux3.IN28
in[8][29] => Mux2.IN28
in[8][30] => Mux1.IN28
in[8][31] => Mux0.IN28
in[9][0] => Mux31.IN27
in[9][1] => Mux30.IN27
in[9][2] => Mux29.IN27
in[9][3] => Mux28.IN27
in[9][4] => Mux27.IN27
in[9][5] => Mux26.IN27
in[9][6] => Mux25.IN27
in[9][7] => Mux24.IN27
in[9][8] => Mux23.IN27
in[9][9] => Mux22.IN27
in[9][10] => Mux21.IN27
in[9][11] => Mux20.IN27
in[9][12] => Mux19.IN27
in[9][13] => Mux18.IN27
in[9][14] => Mux17.IN27
in[9][15] => Mux16.IN27
in[9][16] => Mux15.IN27
in[9][17] => Mux14.IN27
in[9][18] => Mux13.IN27
in[9][19] => Mux12.IN27
in[9][20] => Mux11.IN27
in[9][21] => Mux10.IN27
in[9][22] => Mux9.IN27
in[9][23] => Mux8.IN27
in[9][24] => Mux7.IN27
in[9][25] => Mux6.IN27
in[9][26] => Mux5.IN27
in[9][27] => Mux4.IN27
in[9][28] => Mux3.IN27
in[9][29] => Mux2.IN27
in[9][30] => Mux1.IN27
in[9][31] => Mux0.IN27
in[10][0] => Mux31.IN26
in[10][1] => Mux30.IN26
in[10][2] => Mux29.IN26
in[10][3] => Mux28.IN26
in[10][4] => Mux27.IN26
in[10][5] => Mux26.IN26
in[10][6] => Mux25.IN26
in[10][7] => Mux24.IN26
in[10][8] => Mux23.IN26
in[10][9] => Mux22.IN26
in[10][10] => Mux21.IN26
in[10][11] => Mux20.IN26
in[10][12] => Mux19.IN26
in[10][13] => Mux18.IN26
in[10][14] => Mux17.IN26
in[10][15] => Mux16.IN26
in[10][16] => Mux15.IN26
in[10][17] => Mux14.IN26
in[10][18] => Mux13.IN26
in[10][19] => Mux12.IN26
in[10][20] => Mux11.IN26
in[10][21] => Mux10.IN26
in[10][22] => Mux9.IN26
in[10][23] => Mux8.IN26
in[10][24] => Mux7.IN26
in[10][25] => Mux6.IN26
in[10][26] => Mux5.IN26
in[10][27] => Mux4.IN26
in[10][28] => Mux3.IN26
in[10][29] => Mux2.IN26
in[10][30] => Mux1.IN26
in[10][31] => Mux0.IN26
in[11][0] => Mux31.IN25
in[11][1] => Mux30.IN25
in[11][2] => Mux29.IN25
in[11][3] => Mux28.IN25
in[11][4] => Mux27.IN25
in[11][5] => Mux26.IN25
in[11][6] => Mux25.IN25
in[11][7] => Mux24.IN25
in[11][8] => Mux23.IN25
in[11][9] => Mux22.IN25
in[11][10] => Mux21.IN25
in[11][11] => Mux20.IN25
in[11][12] => Mux19.IN25
in[11][13] => Mux18.IN25
in[11][14] => Mux17.IN25
in[11][15] => Mux16.IN25
in[11][16] => Mux15.IN25
in[11][17] => Mux14.IN25
in[11][18] => Mux13.IN25
in[11][19] => Mux12.IN25
in[11][20] => Mux11.IN25
in[11][21] => Mux10.IN25
in[11][22] => Mux9.IN25
in[11][23] => Mux8.IN25
in[11][24] => Mux7.IN25
in[11][25] => Mux6.IN25
in[11][26] => Mux5.IN25
in[11][27] => Mux4.IN25
in[11][28] => Mux3.IN25
in[11][29] => Mux2.IN25
in[11][30] => Mux1.IN25
in[11][31] => Mux0.IN25
in[12][0] => Mux31.IN24
in[12][1] => Mux30.IN24
in[12][2] => Mux29.IN24
in[12][3] => Mux28.IN24
in[12][4] => Mux27.IN24
in[12][5] => Mux26.IN24
in[12][6] => Mux25.IN24
in[12][7] => Mux24.IN24
in[12][8] => Mux23.IN24
in[12][9] => Mux22.IN24
in[12][10] => Mux21.IN24
in[12][11] => Mux20.IN24
in[12][12] => Mux19.IN24
in[12][13] => Mux18.IN24
in[12][14] => Mux17.IN24
in[12][15] => Mux16.IN24
in[12][16] => Mux15.IN24
in[12][17] => Mux14.IN24
in[12][18] => Mux13.IN24
in[12][19] => Mux12.IN24
in[12][20] => Mux11.IN24
in[12][21] => Mux10.IN24
in[12][22] => Mux9.IN24
in[12][23] => Mux8.IN24
in[12][24] => Mux7.IN24
in[12][25] => Mux6.IN24
in[12][26] => Mux5.IN24
in[12][27] => Mux4.IN24
in[12][28] => Mux3.IN24
in[12][29] => Mux2.IN24
in[12][30] => Mux1.IN24
in[12][31] => Mux0.IN24
in[13][0] => Mux31.IN23
in[13][1] => Mux30.IN23
in[13][2] => Mux29.IN23
in[13][3] => Mux28.IN23
in[13][4] => Mux27.IN23
in[13][5] => Mux26.IN23
in[13][6] => Mux25.IN23
in[13][7] => Mux24.IN23
in[13][8] => Mux23.IN23
in[13][9] => Mux22.IN23
in[13][10] => Mux21.IN23
in[13][11] => Mux20.IN23
in[13][12] => Mux19.IN23
in[13][13] => Mux18.IN23
in[13][14] => Mux17.IN23
in[13][15] => Mux16.IN23
in[13][16] => Mux15.IN23
in[13][17] => Mux14.IN23
in[13][18] => Mux13.IN23
in[13][19] => Mux12.IN23
in[13][20] => Mux11.IN23
in[13][21] => Mux10.IN23
in[13][22] => Mux9.IN23
in[13][23] => Mux8.IN23
in[13][24] => Mux7.IN23
in[13][25] => Mux6.IN23
in[13][26] => Mux5.IN23
in[13][27] => Mux4.IN23
in[13][28] => Mux3.IN23
in[13][29] => Mux2.IN23
in[13][30] => Mux1.IN23
in[13][31] => Mux0.IN23
in[14][0] => Mux31.IN22
in[14][1] => Mux30.IN22
in[14][2] => Mux29.IN22
in[14][3] => Mux28.IN22
in[14][4] => Mux27.IN22
in[14][5] => Mux26.IN22
in[14][6] => Mux25.IN22
in[14][7] => Mux24.IN22
in[14][8] => Mux23.IN22
in[14][9] => Mux22.IN22
in[14][10] => Mux21.IN22
in[14][11] => Mux20.IN22
in[14][12] => Mux19.IN22
in[14][13] => Mux18.IN22
in[14][14] => Mux17.IN22
in[14][15] => Mux16.IN22
in[14][16] => Mux15.IN22
in[14][17] => Mux14.IN22
in[14][18] => Mux13.IN22
in[14][19] => Mux12.IN22
in[14][20] => Mux11.IN22
in[14][21] => Mux10.IN22
in[14][22] => Mux9.IN22
in[14][23] => Mux8.IN22
in[14][24] => Mux7.IN22
in[14][25] => Mux6.IN22
in[14][26] => Mux5.IN22
in[14][27] => Mux4.IN22
in[14][28] => Mux3.IN22
in[14][29] => Mux2.IN22
in[14][30] => Mux1.IN22
in[14][31] => Mux0.IN22
in[15][0] => Mux31.IN21
in[15][1] => Mux30.IN21
in[15][2] => Mux29.IN21
in[15][3] => Mux28.IN21
in[15][4] => Mux27.IN21
in[15][5] => Mux26.IN21
in[15][6] => Mux25.IN21
in[15][7] => Mux24.IN21
in[15][8] => Mux23.IN21
in[15][9] => Mux22.IN21
in[15][10] => Mux21.IN21
in[15][11] => Mux20.IN21
in[15][12] => Mux19.IN21
in[15][13] => Mux18.IN21
in[15][14] => Mux17.IN21
in[15][15] => Mux16.IN21
in[15][16] => Mux15.IN21
in[15][17] => Mux14.IN21
in[15][18] => Mux13.IN21
in[15][19] => Mux12.IN21
in[15][20] => Mux11.IN21
in[15][21] => Mux10.IN21
in[15][22] => Mux9.IN21
in[15][23] => Mux8.IN21
in[15][24] => Mux7.IN21
in[15][25] => Mux6.IN21
in[15][26] => Mux5.IN21
in[15][27] => Mux4.IN21
in[15][28] => Mux3.IN21
in[15][29] => Mux2.IN21
in[15][30] => Mux1.IN21
in[15][31] => Mux0.IN21
in[16][0] => Mux31.IN20
in[16][1] => Mux30.IN20
in[16][2] => Mux29.IN20
in[16][3] => Mux28.IN20
in[16][4] => Mux27.IN20
in[16][5] => Mux26.IN20
in[16][6] => Mux25.IN20
in[16][7] => Mux24.IN20
in[16][8] => Mux23.IN20
in[16][9] => Mux22.IN20
in[16][10] => Mux21.IN20
in[16][11] => Mux20.IN20
in[16][12] => Mux19.IN20
in[16][13] => Mux18.IN20
in[16][14] => Mux17.IN20
in[16][15] => Mux16.IN20
in[16][16] => Mux15.IN20
in[16][17] => Mux14.IN20
in[16][18] => Mux13.IN20
in[16][19] => Mux12.IN20
in[16][20] => Mux11.IN20
in[16][21] => Mux10.IN20
in[16][22] => Mux9.IN20
in[16][23] => Mux8.IN20
in[16][24] => Mux7.IN20
in[16][25] => Mux6.IN20
in[16][26] => Mux5.IN20
in[16][27] => Mux4.IN20
in[16][28] => Mux3.IN20
in[16][29] => Mux2.IN20
in[16][30] => Mux1.IN20
in[16][31] => Mux0.IN20
in[17][0] => Mux31.IN19
in[17][1] => Mux30.IN19
in[17][2] => Mux29.IN19
in[17][3] => Mux28.IN19
in[17][4] => Mux27.IN19
in[17][5] => Mux26.IN19
in[17][6] => Mux25.IN19
in[17][7] => Mux24.IN19
in[17][8] => Mux23.IN19
in[17][9] => Mux22.IN19
in[17][10] => Mux21.IN19
in[17][11] => Mux20.IN19
in[17][12] => Mux19.IN19
in[17][13] => Mux18.IN19
in[17][14] => Mux17.IN19
in[17][15] => Mux16.IN19
in[17][16] => Mux15.IN19
in[17][17] => Mux14.IN19
in[17][18] => Mux13.IN19
in[17][19] => Mux12.IN19
in[17][20] => Mux11.IN19
in[17][21] => Mux10.IN19
in[17][22] => Mux9.IN19
in[17][23] => Mux8.IN19
in[17][24] => Mux7.IN19
in[17][25] => Mux6.IN19
in[17][26] => Mux5.IN19
in[17][27] => Mux4.IN19
in[17][28] => Mux3.IN19
in[17][29] => Mux2.IN19
in[17][30] => Mux1.IN19
in[17][31] => Mux0.IN19
in[18][0] => Mux31.IN18
in[18][1] => Mux30.IN18
in[18][2] => Mux29.IN18
in[18][3] => Mux28.IN18
in[18][4] => Mux27.IN18
in[18][5] => Mux26.IN18
in[18][6] => Mux25.IN18
in[18][7] => Mux24.IN18
in[18][8] => Mux23.IN18
in[18][9] => Mux22.IN18
in[18][10] => Mux21.IN18
in[18][11] => Mux20.IN18
in[18][12] => Mux19.IN18
in[18][13] => Mux18.IN18
in[18][14] => Mux17.IN18
in[18][15] => Mux16.IN18
in[18][16] => Mux15.IN18
in[18][17] => Mux14.IN18
in[18][18] => Mux13.IN18
in[18][19] => Mux12.IN18
in[18][20] => Mux11.IN18
in[18][21] => Mux10.IN18
in[18][22] => Mux9.IN18
in[18][23] => Mux8.IN18
in[18][24] => Mux7.IN18
in[18][25] => Mux6.IN18
in[18][26] => Mux5.IN18
in[18][27] => Mux4.IN18
in[18][28] => Mux3.IN18
in[18][29] => Mux2.IN18
in[18][30] => Mux1.IN18
in[18][31] => Mux0.IN18
in[19][0] => Mux31.IN17
in[19][1] => Mux30.IN17
in[19][2] => Mux29.IN17
in[19][3] => Mux28.IN17
in[19][4] => Mux27.IN17
in[19][5] => Mux26.IN17
in[19][6] => Mux25.IN17
in[19][7] => Mux24.IN17
in[19][8] => Mux23.IN17
in[19][9] => Mux22.IN17
in[19][10] => Mux21.IN17
in[19][11] => Mux20.IN17
in[19][12] => Mux19.IN17
in[19][13] => Mux18.IN17
in[19][14] => Mux17.IN17
in[19][15] => Mux16.IN17
in[19][16] => Mux15.IN17
in[19][17] => Mux14.IN17
in[19][18] => Mux13.IN17
in[19][19] => Mux12.IN17
in[19][20] => Mux11.IN17
in[19][21] => Mux10.IN17
in[19][22] => Mux9.IN17
in[19][23] => Mux8.IN17
in[19][24] => Mux7.IN17
in[19][25] => Mux6.IN17
in[19][26] => Mux5.IN17
in[19][27] => Mux4.IN17
in[19][28] => Mux3.IN17
in[19][29] => Mux2.IN17
in[19][30] => Mux1.IN17
in[19][31] => Mux0.IN17
in[20][0] => Mux31.IN16
in[20][1] => Mux30.IN16
in[20][2] => Mux29.IN16
in[20][3] => Mux28.IN16
in[20][4] => Mux27.IN16
in[20][5] => Mux26.IN16
in[20][6] => Mux25.IN16
in[20][7] => Mux24.IN16
in[20][8] => Mux23.IN16
in[20][9] => Mux22.IN16
in[20][10] => Mux21.IN16
in[20][11] => Mux20.IN16
in[20][12] => Mux19.IN16
in[20][13] => Mux18.IN16
in[20][14] => Mux17.IN16
in[20][15] => Mux16.IN16
in[20][16] => Mux15.IN16
in[20][17] => Mux14.IN16
in[20][18] => Mux13.IN16
in[20][19] => Mux12.IN16
in[20][20] => Mux11.IN16
in[20][21] => Mux10.IN16
in[20][22] => Mux9.IN16
in[20][23] => Mux8.IN16
in[20][24] => Mux7.IN16
in[20][25] => Mux6.IN16
in[20][26] => Mux5.IN16
in[20][27] => Mux4.IN16
in[20][28] => Mux3.IN16
in[20][29] => Mux2.IN16
in[20][30] => Mux1.IN16
in[20][31] => Mux0.IN16
in[21][0] => Mux31.IN15
in[21][1] => Mux30.IN15
in[21][2] => Mux29.IN15
in[21][3] => Mux28.IN15
in[21][4] => Mux27.IN15
in[21][5] => Mux26.IN15
in[21][6] => Mux25.IN15
in[21][7] => Mux24.IN15
in[21][8] => Mux23.IN15
in[21][9] => Mux22.IN15
in[21][10] => Mux21.IN15
in[21][11] => Mux20.IN15
in[21][12] => Mux19.IN15
in[21][13] => Mux18.IN15
in[21][14] => Mux17.IN15
in[21][15] => Mux16.IN15
in[21][16] => Mux15.IN15
in[21][17] => Mux14.IN15
in[21][18] => Mux13.IN15
in[21][19] => Mux12.IN15
in[21][20] => Mux11.IN15
in[21][21] => Mux10.IN15
in[21][22] => Mux9.IN15
in[21][23] => Mux8.IN15
in[21][24] => Mux7.IN15
in[21][25] => Mux6.IN15
in[21][26] => Mux5.IN15
in[21][27] => Mux4.IN15
in[21][28] => Mux3.IN15
in[21][29] => Mux2.IN15
in[21][30] => Mux1.IN15
in[21][31] => Mux0.IN15
in[22][0] => Mux31.IN14
in[22][1] => Mux30.IN14
in[22][2] => Mux29.IN14
in[22][3] => Mux28.IN14
in[22][4] => Mux27.IN14
in[22][5] => Mux26.IN14
in[22][6] => Mux25.IN14
in[22][7] => Mux24.IN14
in[22][8] => Mux23.IN14
in[22][9] => Mux22.IN14
in[22][10] => Mux21.IN14
in[22][11] => Mux20.IN14
in[22][12] => Mux19.IN14
in[22][13] => Mux18.IN14
in[22][14] => Mux17.IN14
in[22][15] => Mux16.IN14
in[22][16] => Mux15.IN14
in[22][17] => Mux14.IN14
in[22][18] => Mux13.IN14
in[22][19] => Mux12.IN14
in[22][20] => Mux11.IN14
in[22][21] => Mux10.IN14
in[22][22] => Mux9.IN14
in[22][23] => Mux8.IN14
in[22][24] => Mux7.IN14
in[22][25] => Mux6.IN14
in[22][26] => Mux5.IN14
in[22][27] => Mux4.IN14
in[22][28] => Mux3.IN14
in[22][29] => Mux2.IN14
in[22][30] => Mux1.IN14
in[22][31] => Mux0.IN14
in[23][0] => Mux31.IN13
in[23][1] => Mux30.IN13
in[23][2] => Mux29.IN13
in[23][3] => Mux28.IN13
in[23][4] => Mux27.IN13
in[23][5] => Mux26.IN13
in[23][6] => Mux25.IN13
in[23][7] => Mux24.IN13
in[23][8] => Mux23.IN13
in[23][9] => Mux22.IN13
in[23][10] => Mux21.IN13
in[23][11] => Mux20.IN13
in[23][12] => Mux19.IN13
in[23][13] => Mux18.IN13
in[23][14] => Mux17.IN13
in[23][15] => Mux16.IN13
in[23][16] => Mux15.IN13
in[23][17] => Mux14.IN13
in[23][18] => Mux13.IN13
in[23][19] => Mux12.IN13
in[23][20] => Mux11.IN13
in[23][21] => Mux10.IN13
in[23][22] => Mux9.IN13
in[23][23] => Mux8.IN13
in[23][24] => Mux7.IN13
in[23][25] => Mux6.IN13
in[23][26] => Mux5.IN13
in[23][27] => Mux4.IN13
in[23][28] => Mux3.IN13
in[23][29] => Mux2.IN13
in[23][30] => Mux1.IN13
in[23][31] => Mux0.IN13
in[24][0] => Mux31.IN12
in[24][1] => Mux30.IN12
in[24][2] => Mux29.IN12
in[24][3] => Mux28.IN12
in[24][4] => Mux27.IN12
in[24][5] => Mux26.IN12
in[24][6] => Mux25.IN12
in[24][7] => Mux24.IN12
in[24][8] => Mux23.IN12
in[24][9] => Mux22.IN12
in[24][10] => Mux21.IN12
in[24][11] => Mux20.IN12
in[24][12] => Mux19.IN12
in[24][13] => Mux18.IN12
in[24][14] => Mux17.IN12
in[24][15] => Mux16.IN12
in[24][16] => Mux15.IN12
in[24][17] => Mux14.IN12
in[24][18] => Mux13.IN12
in[24][19] => Mux12.IN12
in[24][20] => Mux11.IN12
in[24][21] => Mux10.IN12
in[24][22] => Mux9.IN12
in[24][23] => Mux8.IN12
in[24][24] => Mux7.IN12
in[24][25] => Mux6.IN12
in[24][26] => Mux5.IN12
in[24][27] => Mux4.IN12
in[24][28] => Mux3.IN12
in[24][29] => Mux2.IN12
in[24][30] => Mux1.IN12
in[24][31] => Mux0.IN12
in[25][0] => Mux31.IN11
in[25][1] => Mux30.IN11
in[25][2] => Mux29.IN11
in[25][3] => Mux28.IN11
in[25][4] => Mux27.IN11
in[25][5] => Mux26.IN11
in[25][6] => Mux25.IN11
in[25][7] => Mux24.IN11
in[25][8] => Mux23.IN11
in[25][9] => Mux22.IN11
in[25][10] => Mux21.IN11
in[25][11] => Mux20.IN11
in[25][12] => Mux19.IN11
in[25][13] => Mux18.IN11
in[25][14] => Mux17.IN11
in[25][15] => Mux16.IN11
in[25][16] => Mux15.IN11
in[25][17] => Mux14.IN11
in[25][18] => Mux13.IN11
in[25][19] => Mux12.IN11
in[25][20] => Mux11.IN11
in[25][21] => Mux10.IN11
in[25][22] => Mux9.IN11
in[25][23] => Mux8.IN11
in[25][24] => Mux7.IN11
in[25][25] => Mux6.IN11
in[25][26] => Mux5.IN11
in[25][27] => Mux4.IN11
in[25][28] => Mux3.IN11
in[25][29] => Mux2.IN11
in[25][30] => Mux1.IN11
in[25][31] => Mux0.IN11
in[26][0] => Mux31.IN10
in[26][1] => Mux30.IN10
in[26][2] => Mux29.IN10
in[26][3] => Mux28.IN10
in[26][4] => Mux27.IN10
in[26][5] => Mux26.IN10
in[26][6] => Mux25.IN10
in[26][7] => Mux24.IN10
in[26][8] => Mux23.IN10
in[26][9] => Mux22.IN10
in[26][10] => Mux21.IN10
in[26][11] => Mux20.IN10
in[26][12] => Mux19.IN10
in[26][13] => Mux18.IN10
in[26][14] => Mux17.IN10
in[26][15] => Mux16.IN10
in[26][16] => Mux15.IN10
in[26][17] => Mux14.IN10
in[26][18] => Mux13.IN10
in[26][19] => Mux12.IN10
in[26][20] => Mux11.IN10
in[26][21] => Mux10.IN10
in[26][22] => Mux9.IN10
in[26][23] => Mux8.IN10
in[26][24] => Mux7.IN10
in[26][25] => Mux6.IN10
in[26][26] => Mux5.IN10
in[26][27] => Mux4.IN10
in[26][28] => Mux3.IN10
in[26][29] => Mux2.IN10
in[26][30] => Mux1.IN10
in[26][31] => Mux0.IN10
in[27][0] => Mux31.IN9
in[27][1] => Mux30.IN9
in[27][2] => Mux29.IN9
in[27][3] => Mux28.IN9
in[27][4] => Mux27.IN9
in[27][5] => Mux26.IN9
in[27][6] => Mux25.IN9
in[27][7] => Mux24.IN9
in[27][8] => Mux23.IN9
in[27][9] => Mux22.IN9
in[27][10] => Mux21.IN9
in[27][11] => Mux20.IN9
in[27][12] => Mux19.IN9
in[27][13] => Mux18.IN9
in[27][14] => Mux17.IN9
in[27][15] => Mux16.IN9
in[27][16] => Mux15.IN9
in[27][17] => Mux14.IN9
in[27][18] => Mux13.IN9
in[27][19] => Mux12.IN9
in[27][20] => Mux11.IN9
in[27][21] => Mux10.IN9
in[27][22] => Mux9.IN9
in[27][23] => Mux8.IN9
in[27][24] => Mux7.IN9
in[27][25] => Mux6.IN9
in[27][26] => Mux5.IN9
in[27][27] => Mux4.IN9
in[27][28] => Mux3.IN9
in[27][29] => Mux2.IN9
in[27][30] => Mux1.IN9
in[27][31] => Mux0.IN9
in[28][0] => Mux31.IN8
in[28][1] => Mux30.IN8
in[28][2] => Mux29.IN8
in[28][3] => Mux28.IN8
in[28][4] => Mux27.IN8
in[28][5] => Mux26.IN8
in[28][6] => Mux25.IN8
in[28][7] => Mux24.IN8
in[28][8] => Mux23.IN8
in[28][9] => Mux22.IN8
in[28][10] => Mux21.IN8
in[28][11] => Mux20.IN8
in[28][12] => Mux19.IN8
in[28][13] => Mux18.IN8
in[28][14] => Mux17.IN8
in[28][15] => Mux16.IN8
in[28][16] => Mux15.IN8
in[28][17] => Mux14.IN8
in[28][18] => Mux13.IN8
in[28][19] => Mux12.IN8
in[28][20] => Mux11.IN8
in[28][21] => Mux10.IN8
in[28][22] => Mux9.IN8
in[28][23] => Mux8.IN8
in[28][24] => Mux7.IN8
in[28][25] => Mux6.IN8
in[28][26] => Mux5.IN8
in[28][27] => Mux4.IN8
in[28][28] => Mux3.IN8
in[28][29] => Mux2.IN8
in[28][30] => Mux1.IN8
in[28][31] => Mux0.IN8
in[29][0] => Mux31.IN7
in[29][1] => Mux30.IN7
in[29][2] => Mux29.IN7
in[29][3] => Mux28.IN7
in[29][4] => Mux27.IN7
in[29][5] => Mux26.IN7
in[29][6] => Mux25.IN7
in[29][7] => Mux24.IN7
in[29][8] => Mux23.IN7
in[29][9] => Mux22.IN7
in[29][10] => Mux21.IN7
in[29][11] => Mux20.IN7
in[29][12] => Mux19.IN7
in[29][13] => Mux18.IN7
in[29][14] => Mux17.IN7
in[29][15] => Mux16.IN7
in[29][16] => Mux15.IN7
in[29][17] => Mux14.IN7
in[29][18] => Mux13.IN7
in[29][19] => Mux12.IN7
in[29][20] => Mux11.IN7
in[29][21] => Mux10.IN7
in[29][22] => Mux9.IN7
in[29][23] => Mux8.IN7
in[29][24] => Mux7.IN7
in[29][25] => Mux6.IN7
in[29][26] => Mux5.IN7
in[29][27] => Mux4.IN7
in[29][28] => Mux3.IN7
in[29][29] => Mux2.IN7
in[29][30] => Mux1.IN7
in[29][31] => Mux0.IN7
in[30][0] => Mux31.IN6
in[30][1] => Mux30.IN6
in[30][2] => Mux29.IN6
in[30][3] => Mux28.IN6
in[30][4] => Mux27.IN6
in[30][5] => Mux26.IN6
in[30][6] => Mux25.IN6
in[30][7] => Mux24.IN6
in[30][8] => Mux23.IN6
in[30][9] => Mux22.IN6
in[30][10] => Mux21.IN6
in[30][11] => Mux20.IN6
in[30][12] => Mux19.IN6
in[30][13] => Mux18.IN6
in[30][14] => Mux17.IN6
in[30][15] => Mux16.IN6
in[30][16] => Mux15.IN6
in[30][17] => Mux14.IN6
in[30][18] => Mux13.IN6
in[30][19] => Mux12.IN6
in[30][20] => Mux11.IN6
in[30][21] => Mux10.IN6
in[30][22] => Mux9.IN6
in[30][23] => Mux8.IN6
in[30][24] => Mux7.IN6
in[30][25] => Mux6.IN6
in[30][26] => Mux5.IN6
in[30][27] => Mux4.IN6
in[30][28] => Mux3.IN6
in[30][29] => Mux2.IN6
in[30][30] => Mux1.IN6
in[30][31] => Mux0.IN6
in[31][0] => Mux31.IN5
in[31][1] => Mux30.IN5
in[31][2] => Mux29.IN5
in[31][3] => Mux28.IN5
in[31][4] => Mux27.IN5
in[31][5] => Mux26.IN5
in[31][6] => Mux25.IN5
in[31][7] => Mux24.IN5
in[31][8] => Mux23.IN5
in[31][9] => Mux22.IN5
in[31][10] => Mux21.IN5
in[31][11] => Mux20.IN5
in[31][12] => Mux19.IN5
in[31][13] => Mux18.IN5
in[31][14] => Mux17.IN5
in[31][15] => Mux16.IN5
in[31][16] => Mux15.IN5
in[31][17] => Mux14.IN5
in[31][18] => Mux13.IN5
in[31][19] => Mux12.IN5
in[31][20] => Mux11.IN5
in[31][21] => Mux10.IN5
in[31][22] => Mux9.IN5
in[31][23] => Mux8.IN5
in[31][24] => Mux7.IN5
in[31][25] => Mux6.IN5
in[31][26] => Mux5.IN5
in[31][27] => Mux4.IN5
in[31][28] => Mux3.IN5
in[31][29] => Mux2.IN5
in[31][30] => Mux1.IN5
in[31][31] => Mux0.IN5
out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|SignExtend:signExt
IN[0] => OUT[0].DATAIN
IN[1] => OUT[1].DATAIN
IN[2] => OUT[2].DATAIN
IN[3] => OUT[3].DATAIN
IN[4] => OUT[4].DATAIN
IN[5] => OUT[5].DATAIN
IN[6] => OUT[6].DATAIN
IN[7] => OUT[7].DATAIN
IN[8] => OUT[8].DATAIN
IN[9] => OUT[9].DATAIN
IN[10] => OUT[10].DATAIN
IN[11] => OUT[11].DATAIN
IN[12] => OUT[12].DATAIN
IN[13] => OUT[13].DATAIN
IN[14] => OUT[14].DATAIN
IN[15] => OUT[15].DATAIN
IN[15] => OUT[31].DATAIN
IN[15] => OUT[30].DATAIN
IN[15] => OUT[29].DATAIN
IN[15] => OUT[28].DATAIN
IN[15] => OUT[27].DATAIN
IN[15] => OUT[26].DATAIN
IN[15] => OUT[25].DATAIN
IN[15] => OUT[24].DATAIN
IN[15] => OUT[23].DATAIN
IN[15] => OUT[22].DATAIN
IN[15] => OUT[21].DATAIN
IN[15] => OUT[20].DATAIN
IN[15] => OUT[19].DATAIN
IN[15] => OUT[18].DATAIN
IN[15] => OUT[17].DATAIN
IN[15] => OUT[16].DATAIN
OUT[0] <= IN[0].DB_MAX_OUTPUT_PORT_TYPE
OUT[1] <= IN[1].DB_MAX_OUTPUT_PORT_TYPE
OUT[2] <= IN[2].DB_MAX_OUTPUT_PORT_TYPE
OUT[3] <= IN[3].DB_MAX_OUTPUT_PORT_TYPE
OUT[4] <= IN[4].DB_MAX_OUTPUT_PORT_TYPE
OUT[5] <= IN[5].DB_MAX_OUTPUT_PORT_TYPE
OUT[6] <= IN[6].DB_MAX_OUTPUT_PORT_TYPE
OUT[7] <= IN[7].DB_MAX_OUTPUT_PORT_TYPE
OUT[8] <= IN[8].DB_MAX_OUTPUT_PORT_TYPE
OUT[9] <= IN[9].DB_MAX_OUTPUT_PORT_TYPE
OUT[10] <= IN[10].DB_MAX_OUTPUT_PORT_TYPE
OUT[11] <= IN[11].DB_MAX_OUTPUT_PORT_TYPE
OUT[12] <= IN[12].DB_MAX_OUTPUT_PORT_TYPE
OUT[13] <= IN[13].DB_MAX_OUTPUT_PORT_TYPE
OUT[14] <= IN[14].DB_MAX_OUTPUT_PORT_TYPE
OUT[15] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[16] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[17] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[18] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[19] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[20] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[21] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[22] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[23] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[24] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[25] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[26] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[27] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[28] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[29] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[30] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE
OUT[31] <= IN[15].DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_FFD:RDReg1
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|RF_FFD:RDReg2
d[0] => q[0]~reg0.DATAIN
d[1] => q[1]~reg0.DATAIN
d[2] => q[2]~reg0.DATAIN
d[3] => q[3]~reg0.DATAIN
d[4] => q[4]~reg0.DATAIN
d[5] => q[5]~reg0.DATAIN
d[6] => q[6]~reg0.DATAIN
d[7] => q[7]~reg0.DATAIN
d[8] => q[8]~reg0.DATAIN
d[9] => q[9]~reg0.DATAIN
d[10] => q[10]~reg0.DATAIN
d[11] => q[11]~reg0.DATAIN
d[12] => q[12]~reg0.DATAIN
d[13] => q[13]~reg0.DATAIN
d[14] => q[14]~reg0.DATAIN
d[15] => q[15]~reg0.DATAIN
d[16] => q[16]~reg0.DATAIN
d[17] => q[17]~reg0.DATAIN
d[18] => q[18]~reg0.DATAIN
d[19] => q[19]~reg0.DATAIN
d[20] => q[20]~reg0.DATAIN
d[21] => q[21]~reg0.DATAIN
d[22] => q[22]~reg0.DATAIN
d[23] => q[23]~reg0.DATAIN
d[24] => q[24]~reg0.DATAIN
d[25] => q[25]~reg0.DATAIN
d[26] => q[26]~reg0.DATAIN
d[27] => q[27]~reg0.DATAIN
d[28] => q[28]~reg0.DATAIN
d[29] => q[29]~reg0.DATAIN
d[30] => q[30]~reg0.DATAIN
d[31] => q[31]~reg0.DATAIN
clk => q[0]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[31]~reg0.CLK
reset => q[0]~reg0.ACLR
reset => q[1]~reg0.ACLR
reset => q[2]~reg0.ACLR
reset => q[3]~reg0.ACLR
reset => q[4]~reg0.ACLR
reset => q[5]~reg0.ACLR
reset => q[6]~reg0.ACLR
reset => q[7]~reg0.ACLR
reset => q[8]~reg0.ACLR
reset => q[9]~reg0.ACLR
reset => q[10]~reg0.ACLR
reset => q[11]~reg0.ACLR
reset => q[12]~reg0.ACLR
reset => q[13]~reg0.ACLR
reset => q[14]~reg0.ACLR
reset => q[15]~reg0.ACLR
reset => q[16]~reg0.ACLR
reset => q[17]~reg0.ACLR
reset => q[18]~reg0.ACLR
reset => q[19]~reg0.ACLR
reset => q[20]~reg0.ACLR
reset => q[21]~reg0.ACLR
reset => q[22]~reg0.ACLR
reset => q[23]~reg0.ACLR
reset => q[24]~reg0.ACLR
reset => q[25]~reg0.ACLR
reset => q[26]~reg0.ACLR
reset => q[27]~reg0.ACLR
reset => q[28]~reg0.ACLR
reset => q[29]~reg0.ACLR
reset => q[30]~reg0.ACLR
reset => q[31]~reg0.ACLR
enable => q[0]~reg0.ENA
enable => q[31]~reg0.ENA
enable => q[30]~reg0.ENA
enable => q[29]~reg0.ENA
enable => q[28]~reg0.ENA
enable => q[27]~reg0.ENA
enable => q[26]~reg0.ENA
enable => q[25]~reg0.ENA
enable => q[24]~reg0.ENA
enable => q[23]~reg0.ENA
enable => q[22]~reg0.ENA
enable => q[21]~reg0.ENA
enable => q[20]~reg0.ENA
enable => q[19]~reg0.ENA
enable => q[18]~reg0.ENA
enable => q[17]~reg0.ENA
enable => q[16]~reg0.ENA
enable => q[15]~reg0.ENA
enable => q[14]~reg0.ENA
enable => q[13]~reg0.ENA
enable => q[12]~reg0.ENA
enable => q[11]~reg0.ENA
enable => q[10]~reg0.ENA
enable => q[9]~reg0.ENA
enable => q[8]~reg0.ENA
enable => q[7]~reg0.ENA
enable => q[6]~reg0.ENA
enable => q[5]~reg0.ENA
enable => q[4]~reg0.ENA
enable => q[3]~reg0.ENA
enable => q[2]~reg0.ENA
enable => q[1]~reg0.ENA
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|MUX2t1:ALUmuxA
a_i[0] => out.DATAA
a_i[1] => out.DATAA
a_i[2] => out.DATAA
a_i[3] => out.DATAA
a_i[4] => out.DATAA
a_i[5] => out.DATAA
a_i[6] => out.DATAA
a_i[7] => out.DATAA
a_i[8] => out.DATAA
a_i[9] => out.DATAA
a_i[10] => out.DATAA
a_i[11] => out.DATAA
a_i[12] => out.DATAA
a_i[13] => out.DATAA
a_i[14] => out.DATAA
a_i[15] => out.DATAA
a_i[16] => out.DATAA
a_i[17] => out.DATAA
a_i[18] => out.DATAA
a_i[19] => out.DATAA
a_i[20] => out.DATAA
a_i[21] => out.DATAA
a_i[22] => out.DATAA
a_i[23] => out.DATAA
a_i[24] => out.DATAA
a_i[25] => out.DATAA
a_i[26] => out.DATAA
a_i[27] => out.DATAA
a_i[28] => out.DATAA
a_i[29] => out.DATAA
a_i[30] => out.DATAA
a_i[31] => out.DATAA
b_i[0] => out.DATAB
b_i[1] => out.DATAB
b_i[2] => out.DATAB
b_i[3] => out.DATAB
b_i[4] => out.DATAB
b_i[5] => out.DATAB
b_i[6] => out.DATAB
b_i[7] => out.DATAB
b_i[8] => out.DATAB
b_i[9] => out.DATAB
b_i[10] => out.DATAB
b_i[11] => out.DATAB
b_i[12] => out.DATAB
b_i[13] => out.DATAB
b_i[14] => out.DATAB
b_i[15] => out.DATAB
b_i[16] => out.DATAB
b_i[17] => out.DATAB
b_i[18] => out.DATAB
b_i[19] => out.DATAB
b_i[20] => out.DATAB
b_i[21] => out.DATAB
b_i[22] => out.DATAB
b_i[23] => out.DATAB
b_i[24] => out.DATAB
b_i[25] => out.DATAB
b_i[26] => out.DATAB
b_i[27] => out.DATAB
b_i[28] => out.DATAB
b_i[29] => out.DATAB
b_i[30] => out.DATAB
b_i[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|ALU:alu
srca_i[0] => Add0.IN32
srca_i[0] => Add1.IN64
srca_i[0] => aluresult_o.IN0
srca_i[0] => aluresult_o.IN0
srca_i[0] => LessThan0.IN32
srca_i[0] => ShiftLeft0.IN32
srca_i[0] => ShiftRight0.IN32
srca_i[1] => Add0.IN31
srca_i[1] => Add1.IN63
srca_i[1] => aluresult_o.IN0
srca_i[1] => aluresult_o.IN0
srca_i[1] => LessThan0.IN31
srca_i[1] => ShiftLeft0.IN31
srca_i[1] => ShiftRight0.IN31
srca_i[2] => Add0.IN30
srca_i[2] => Add1.IN62
srca_i[2] => aluresult_o.IN0
srca_i[2] => aluresult_o.IN0
srca_i[2] => LessThan0.IN30
srca_i[2] => ShiftLeft0.IN30
srca_i[2] => ShiftRight0.IN30
srca_i[3] => Add0.IN29
srca_i[3] => Add1.IN61
srca_i[3] => aluresult_o.IN0
srca_i[3] => aluresult_o.IN0
srca_i[3] => LessThan0.IN29
srca_i[3] => ShiftLeft0.IN29
srca_i[3] => ShiftRight0.IN29
srca_i[4] => Add0.IN28
srca_i[4] => Add1.IN60
srca_i[4] => aluresult_o.IN0
srca_i[4] => aluresult_o.IN0
srca_i[4] => LessThan0.IN28
srca_i[4] => ShiftLeft0.IN28
srca_i[4] => ShiftRight0.IN28
srca_i[5] => Add0.IN27
srca_i[5] => Add1.IN59
srca_i[5] => aluresult_o.IN0
srca_i[5] => aluresult_o.IN0
srca_i[5] => LessThan0.IN27
srca_i[5] => ShiftLeft0.IN27
srca_i[5] => ShiftRight0.IN27
srca_i[6] => Add0.IN26
srca_i[6] => Add1.IN58
srca_i[6] => aluresult_o.IN0
srca_i[6] => aluresult_o.IN0
srca_i[6] => LessThan0.IN26
srca_i[6] => ShiftLeft0.IN26
srca_i[6] => ShiftRight0.IN26
srca_i[7] => Add0.IN25
srca_i[7] => Add1.IN57
srca_i[7] => aluresult_o.IN0
srca_i[7] => aluresult_o.IN0
srca_i[7] => LessThan0.IN25
srca_i[7] => ShiftLeft0.IN25
srca_i[7] => ShiftRight0.IN25
srca_i[8] => Add0.IN24
srca_i[8] => Add1.IN56
srca_i[8] => aluresult_o.IN0
srca_i[8] => aluresult_o.IN0
srca_i[8] => LessThan0.IN24
srca_i[8] => ShiftLeft0.IN24
srca_i[8] => ShiftRight0.IN24
srca_i[9] => Add0.IN23
srca_i[9] => Add1.IN55
srca_i[9] => aluresult_o.IN0
srca_i[9] => aluresult_o.IN0
srca_i[9] => LessThan0.IN23
srca_i[9] => ShiftLeft0.IN23
srca_i[9] => ShiftRight0.IN23
srca_i[10] => Add0.IN22
srca_i[10] => Add1.IN54
srca_i[10] => aluresult_o.IN0
srca_i[10] => aluresult_o.IN0
srca_i[10] => LessThan0.IN22
srca_i[10] => ShiftLeft0.IN22
srca_i[10] => ShiftRight0.IN22
srca_i[11] => Add0.IN21
srca_i[11] => Add1.IN53
srca_i[11] => aluresult_o.IN0
srca_i[11] => aluresult_o.IN0
srca_i[11] => LessThan0.IN21
srca_i[11] => ShiftLeft0.IN21
srca_i[11] => ShiftRight0.IN21
srca_i[12] => Add0.IN20
srca_i[12] => Add1.IN52
srca_i[12] => aluresult_o.IN0
srca_i[12] => aluresult_o.IN0
srca_i[12] => LessThan0.IN20
srca_i[12] => ShiftLeft0.IN20
srca_i[12] => ShiftRight0.IN20
srca_i[13] => Add0.IN19
srca_i[13] => Add1.IN51
srca_i[13] => aluresult_o.IN0
srca_i[13] => aluresult_o.IN0
srca_i[13] => LessThan0.IN19
srca_i[13] => ShiftLeft0.IN19
srca_i[13] => ShiftRight0.IN19
srca_i[14] => Add0.IN18
srca_i[14] => Add1.IN50
srca_i[14] => aluresult_o.IN0
srca_i[14] => aluresult_o.IN0
srca_i[14] => LessThan0.IN18
srca_i[14] => ShiftLeft0.IN18
srca_i[14] => ShiftRight0.IN18
srca_i[15] => Add0.IN17
srca_i[15] => Add1.IN49
srca_i[15] => aluresult_o.IN0
srca_i[15] => aluresult_o.IN0
srca_i[15] => LessThan0.IN17
srca_i[15] => ShiftLeft0.IN17
srca_i[15] => ShiftRight0.IN17
srca_i[16] => Add0.IN16
srca_i[16] => Add1.IN48
srca_i[16] => aluresult_o.IN0
srca_i[16] => aluresult_o.IN0
srca_i[16] => LessThan0.IN16
srca_i[16] => ShiftLeft0.IN16
srca_i[16] => ShiftRight0.IN16
srca_i[17] => Add0.IN15
srca_i[17] => Add1.IN47
srca_i[17] => aluresult_o.IN0
srca_i[17] => aluresult_o.IN0
srca_i[17] => LessThan0.IN15
srca_i[17] => ShiftLeft0.IN15
srca_i[17] => ShiftRight0.IN15
srca_i[18] => Add0.IN14
srca_i[18] => Add1.IN46
srca_i[18] => aluresult_o.IN0
srca_i[18] => aluresult_o.IN0
srca_i[18] => LessThan0.IN14
srca_i[18] => ShiftLeft0.IN14
srca_i[18] => ShiftRight0.IN14
srca_i[19] => Add0.IN13
srca_i[19] => Add1.IN45
srca_i[19] => aluresult_o.IN0
srca_i[19] => aluresult_o.IN0
srca_i[19] => LessThan0.IN13
srca_i[19] => ShiftLeft0.IN13
srca_i[19] => ShiftRight0.IN13
srca_i[20] => Add0.IN12
srca_i[20] => Add1.IN44
srca_i[20] => aluresult_o.IN0
srca_i[20] => aluresult_o.IN0
srca_i[20] => LessThan0.IN12
srca_i[20] => ShiftLeft0.IN12
srca_i[20] => ShiftRight0.IN12
srca_i[21] => Add0.IN11
srca_i[21] => Add1.IN43
srca_i[21] => aluresult_o.IN0
srca_i[21] => aluresult_o.IN0
srca_i[21] => LessThan0.IN11
srca_i[21] => ShiftLeft0.IN11
srca_i[21] => ShiftRight0.IN11
srca_i[22] => Add0.IN10
srca_i[22] => Add1.IN42
srca_i[22] => aluresult_o.IN0
srca_i[22] => aluresult_o.IN0
srca_i[22] => LessThan0.IN10
srca_i[22] => ShiftLeft0.IN10
srca_i[22] => ShiftRight0.IN10
srca_i[23] => Add0.IN9
srca_i[23] => Add1.IN41
srca_i[23] => aluresult_o.IN0
srca_i[23] => aluresult_o.IN0
srca_i[23] => LessThan0.IN9
srca_i[23] => ShiftLeft0.IN9
srca_i[23] => ShiftRight0.IN9
srca_i[24] => Add0.IN8
srca_i[24] => Add1.IN40
srca_i[24] => aluresult_o.IN0
srca_i[24] => aluresult_o.IN0
srca_i[24] => LessThan0.IN8
srca_i[24] => ShiftLeft0.IN8
srca_i[24] => ShiftRight0.IN8
srca_i[25] => Add0.IN7
srca_i[25] => Add1.IN39
srca_i[25] => aluresult_o.IN0
srca_i[25] => aluresult_o.IN0
srca_i[25] => LessThan0.IN7
srca_i[25] => ShiftLeft0.IN7
srca_i[25] => ShiftRight0.IN7
srca_i[26] => Add0.IN6
srca_i[26] => Add1.IN38
srca_i[26] => aluresult_o.IN0
srca_i[26] => aluresult_o.IN0
srca_i[26] => LessThan0.IN6
srca_i[26] => ShiftLeft0.IN6
srca_i[26] => ShiftRight0.IN6
srca_i[27] => Add0.IN5
srca_i[27] => Add1.IN37
srca_i[27] => aluresult_o.IN0
srca_i[27] => aluresult_o.IN0
srca_i[27] => LessThan0.IN5
srca_i[27] => ShiftLeft0.IN5
srca_i[27] => ShiftRight0.IN5
srca_i[28] => Add0.IN4
srca_i[28] => Add1.IN36
srca_i[28] => aluresult_o.IN0
srca_i[28] => aluresult_o.IN0
srca_i[28] => LessThan0.IN4
srca_i[28] => ShiftLeft0.IN4
srca_i[28] => ShiftRight0.IN4
srca_i[29] => Add0.IN3
srca_i[29] => Add1.IN35
srca_i[29] => aluresult_o.IN0
srca_i[29] => aluresult_o.IN0
srca_i[29] => LessThan0.IN3
srca_i[29] => ShiftLeft0.IN3
srca_i[29] => ShiftRight0.IN3
srca_i[30] => Add0.IN2
srca_i[30] => Add1.IN34
srca_i[30] => aluresult_o.IN0
srca_i[30] => aluresult_o.IN0
srca_i[30] => LessThan0.IN2
srca_i[30] => ShiftLeft0.IN2
srca_i[30] => ShiftRight0.IN2
srca_i[31] => Add0.IN1
srca_i[31] => Add1.IN33
srca_i[31] => aluresult_o.IN0
srca_i[31] => aluresult_o.IN0
srca_i[31] => LessThan0.IN1
srca_i[31] => ShiftLeft0.IN1
srca_i[31] => ShiftRight0.IN1
srcb_i[0] => Add0.IN64
srcb_i[0] => aluresult_o.IN1
srcb_i[0] => aluresult_o.IN1
srcb_i[0] => LessThan0.IN64
srcb_i[0] => ShiftLeft0.IN64
srcb_i[0] => ShiftRight0.IN64
srcb_i[0] => Add1.IN32
srcb_i[1] => Add0.IN63
srcb_i[1] => aluresult_o.IN1
srcb_i[1] => aluresult_o.IN1
srcb_i[1] => LessThan0.IN63
srcb_i[1] => ShiftLeft0.IN63
srcb_i[1] => ShiftRight0.IN63
srcb_i[1] => Add1.IN31
srcb_i[2] => Add0.IN62
srcb_i[2] => aluresult_o.IN1
srcb_i[2] => aluresult_o.IN1
srcb_i[2] => LessThan0.IN62
srcb_i[2] => ShiftLeft0.IN62
srcb_i[2] => ShiftRight0.IN62
srcb_i[2] => Add1.IN30
srcb_i[3] => Add0.IN61
srcb_i[3] => aluresult_o.IN1
srcb_i[3] => aluresult_o.IN1
srcb_i[3] => LessThan0.IN61
srcb_i[3] => ShiftLeft0.IN61
srcb_i[3] => ShiftRight0.IN61
srcb_i[3] => Add1.IN29
srcb_i[4] => Add0.IN60
srcb_i[4] => aluresult_o.IN1
srcb_i[4] => aluresult_o.IN1
srcb_i[4] => LessThan0.IN60
srcb_i[4] => ShiftLeft0.IN60
srcb_i[4] => ShiftRight0.IN60
srcb_i[4] => Add1.IN28
srcb_i[5] => Add0.IN59
srcb_i[5] => aluresult_o.IN1
srcb_i[5] => aluresult_o.IN1
srcb_i[5] => LessThan0.IN59
srcb_i[5] => ShiftLeft0.IN59
srcb_i[5] => ShiftRight0.IN59
srcb_i[5] => Add1.IN27
srcb_i[6] => Add0.IN58
srcb_i[6] => aluresult_o.IN1
srcb_i[6] => aluresult_o.IN1
srcb_i[6] => LessThan0.IN58
srcb_i[6] => ShiftLeft0.IN58
srcb_i[6] => ShiftRight0.IN58
srcb_i[6] => Add1.IN26
srcb_i[7] => Add0.IN57
srcb_i[7] => aluresult_o.IN1
srcb_i[7] => aluresult_o.IN1
srcb_i[7] => LessThan0.IN57
srcb_i[7] => ShiftLeft0.IN57
srcb_i[7] => ShiftRight0.IN57
srcb_i[7] => Add1.IN25
srcb_i[8] => Add0.IN56
srcb_i[8] => aluresult_o.IN1
srcb_i[8] => aluresult_o.IN1
srcb_i[8] => LessThan0.IN56
srcb_i[8] => ShiftLeft0.IN56
srcb_i[8] => ShiftRight0.IN56
srcb_i[8] => Add1.IN24
srcb_i[9] => Add0.IN55
srcb_i[9] => aluresult_o.IN1
srcb_i[9] => aluresult_o.IN1
srcb_i[9] => LessThan0.IN55
srcb_i[9] => ShiftLeft0.IN55
srcb_i[9] => ShiftRight0.IN55
srcb_i[9] => Add1.IN23
srcb_i[10] => Add0.IN54
srcb_i[10] => aluresult_o.IN1
srcb_i[10] => aluresult_o.IN1
srcb_i[10] => LessThan0.IN54
srcb_i[10] => ShiftLeft0.IN54
srcb_i[10] => ShiftRight0.IN54
srcb_i[10] => Add1.IN22
srcb_i[11] => Add0.IN53
srcb_i[11] => aluresult_o.IN1
srcb_i[11] => aluresult_o.IN1
srcb_i[11] => LessThan0.IN53
srcb_i[11] => ShiftLeft0.IN53
srcb_i[11] => ShiftRight0.IN53
srcb_i[11] => Add1.IN21
srcb_i[12] => Add0.IN52
srcb_i[12] => aluresult_o.IN1
srcb_i[12] => aluresult_o.IN1
srcb_i[12] => LessThan0.IN52
srcb_i[12] => ShiftLeft0.IN52
srcb_i[12] => ShiftRight0.IN52
srcb_i[12] => Add1.IN20
srcb_i[13] => Add0.IN51
srcb_i[13] => aluresult_o.IN1
srcb_i[13] => aluresult_o.IN1
srcb_i[13] => LessThan0.IN51
srcb_i[13] => ShiftLeft0.IN51
srcb_i[13] => ShiftRight0.IN51
srcb_i[13] => Add1.IN19
srcb_i[14] => Add0.IN50
srcb_i[14] => aluresult_o.IN1
srcb_i[14] => aluresult_o.IN1
srcb_i[14] => LessThan0.IN50
srcb_i[14] => ShiftLeft0.IN50
srcb_i[14] => ShiftRight0.IN50
srcb_i[14] => Add1.IN18
srcb_i[15] => Add0.IN49
srcb_i[15] => aluresult_o.IN1
srcb_i[15] => aluresult_o.IN1
srcb_i[15] => LessThan0.IN49
srcb_i[15] => ShiftLeft0.IN49
srcb_i[15] => ShiftRight0.IN49
srcb_i[15] => Add1.IN17
srcb_i[16] => Add0.IN48
srcb_i[16] => aluresult_o.IN1
srcb_i[16] => aluresult_o.IN1
srcb_i[16] => LessThan0.IN48
srcb_i[16] => ShiftLeft0.IN48
srcb_i[16] => ShiftRight0.IN48
srcb_i[16] => Add1.IN16
srcb_i[17] => Add0.IN47
srcb_i[17] => aluresult_o.IN1
srcb_i[17] => aluresult_o.IN1
srcb_i[17] => LessThan0.IN47
srcb_i[17] => ShiftLeft0.IN47
srcb_i[17] => ShiftRight0.IN47
srcb_i[17] => Add1.IN15
srcb_i[18] => Add0.IN46
srcb_i[18] => aluresult_o.IN1
srcb_i[18] => aluresult_o.IN1
srcb_i[18] => LessThan0.IN46
srcb_i[18] => ShiftLeft0.IN46
srcb_i[18] => ShiftRight0.IN46
srcb_i[18] => Add1.IN14
srcb_i[19] => Add0.IN45
srcb_i[19] => aluresult_o.IN1
srcb_i[19] => aluresult_o.IN1
srcb_i[19] => LessThan0.IN45
srcb_i[19] => ShiftLeft0.IN45
srcb_i[19] => ShiftRight0.IN45
srcb_i[19] => Add1.IN13
srcb_i[20] => Add0.IN44
srcb_i[20] => aluresult_o.IN1
srcb_i[20] => aluresult_o.IN1
srcb_i[20] => LessThan0.IN44
srcb_i[20] => ShiftLeft0.IN44
srcb_i[20] => ShiftRight0.IN44
srcb_i[20] => Add1.IN12
srcb_i[21] => Add0.IN43
srcb_i[21] => aluresult_o.IN1
srcb_i[21] => aluresult_o.IN1
srcb_i[21] => LessThan0.IN43
srcb_i[21] => ShiftLeft0.IN43
srcb_i[21] => ShiftRight0.IN43
srcb_i[21] => Add1.IN11
srcb_i[22] => Add0.IN42
srcb_i[22] => aluresult_o.IN1
srcb_i[22] => aluresult_o.IN1
srcb_i[22] => LessThan0.IN42
srcb_i[22] => ShiftLeft0.IN42
srcb_i[22] => ShiftRight0.IN42
srcb_i[22] => Add1.IN10
srcb_i[23] => Add0.IN41
srcb_i[23] => aluresult_o.IN1
srcb_i[23] => aluresult_o.IN1
srcb_i[23] => LessThan0.IN41
srcb_i[23] => ShiftLeft0.IN41
srcb_i[23] => ShiftRight0.IN41
srcb_i[23] => Add1.IN9
srcb_i[24] => Add0.IN40
srcb_i[24] => aluresult_o.IN1
srcb_i[24] => aluresult_o.IN1
srcb_i[24] => LessThan0.IN40
srcb_i[24] => ShiftLeft0.IN40
srcb_i[24] => ShiftRight0.IN40
srcb_i[24] => Add1.IN8
srcb_i[25] => Add0.IN39
srcb_i[25] => aluresult_o.IN1
srcb_i[25] => aluresult_o.IN1
srcb_i[25] => LessThan0.IN39
srcb_i[25] => ShiftLeft0.IN39
srcb_i[25] => ShiftRight0.IN39
srcb_i[25] => Add1.IN7
srcb_i[26] => Add0.IN38
srcb_i[26] => aluresult_o.IN1
srcb_i[26] => aluresult_o.IN1
srcb_i[26] => LessThan0.IN38
srcb_i[26] => ShiftLeft0.IN38
srcb_i[26] => ShiftRight0.IN38
srcb_i[26] => Add1.IN6
srcb_i[27] => Add0.IN37
srcb_i[27] => aluresult_o.IN1
srcb_i[27] => aluresult_o.IN1
srcb_i[27] => LessThan0.IN37
srcb_i[27] => ShiftLeft0.IN37
srcb_i[27] => ShiftRight0.IN37
srcb_i[27] => Add1.IN5
srcb_i[28] => Add0.IN36
srcb_i[28] => aluresult_o.IN1
srcb_i[28] => aluresult_o.IN1
srcb_i[28] => LessThan0.IN36
srcb_i[28] => ShiftLeft0.IN36
srcb_i[28] => ShiftRight0.IN36
srcb_i[28] => Add1.IN4
srcb_i[29] => Add0.IN35
srcb_i[29] => aluresult_o.IN1
srcb_i[29] => aluresult_o.IN1
srcb_i[29] => LessThan0.IN35
srcb_i[29] => ShiftLeft0.IN35
srcb_i[29] => ShiftRight0.IN35
srcb_i[29] => Add1.IN3
srcb_i[30] => Add0.IN34
srcb_i[30] => aluresult_o.IN1
srcb_i[30] => aluresult_o.IN1
srcb_i[30] => LessThan0.IN34
srcb_i[30] => ShiftLeft0.IN34
srcb_i[30] => ShiftRight0.IN34
srcb_i[30] => Add1.IN2
srcb_i[31] => Add0.IN33
srcb_i[31] => aluresult_o.IN1
srcb_i[31] => aluresult_o.IN1
srcb_i[31] => LessThan0.IN33
srcb_i[31] => ShiftLeft0.IN33
srcb_i[31] => ShiftRight0.IN33
srcb_i[31] => Add1.IN1
sel_i[0] => Mux0.IN10
sel_i[0] => Mux1.IN10
sel_i[0] => Mux2.IN10
sel_i[0] => Mux3.IN10
sel_i[0] => Mux4.IN10
sel_i[0] => Mux5.IN10
sel_i[0] => Mux6.IN10
sel_i[0] => Mux7.IN10
sel_i[0] => Mux8.IN10
sel_i[0] => Mux9.IN10
sel_i[0] => Mux10.IN10
sel_i[0] => Mux11.IN10
sel_i[0] => Mux12.IN10
sel_i[0] => Mux13.IN10
sel_i[0] => Mux14.IN10
sel_i[0] => Mux15.IN10
sel_i[0] => Mux16.IN10
sel_i[0] => Mux17.IN10
sel_i[0] => Mux18.IN10
sel_i[0] => Mux19.IN10
sel_i[0] => Mux20.IN10
sel_i[0] => Mux21.IN10
sel_i[0] => Mux22.IN10
sel_i[0] => Mux23.IN10
sel_i[0] => Mux24.IN10
sel_i[0] => Mux25.IN10
sel_i[0] => Mux26.IN10
sel_i[0] => Mux27.IN10
sel_i[0] => Mux28.IN10
sel_i[0] => Mux29.IN10
sel_i[0] => Mux30.IN10
sel_i[0] => Mux31.IN10
sel_i[1] => Mux0.IN9
sel_i[1] => Mux1.IN9
sel_i[1] => Mux2.IN9
sel_i[1] => Mux3.IN9
sel_i[1] => Mux4.IN9
sel_i[1] => Mux5.IN9
sel_i[1] => Mux6.IN9
sel_i[1] => Mux7.IN9
sel_i[1] => Mux8.IN9
sel_i[1] => Mux9.IN9
sel_i[1] => Mux10.IN9
sel_i[1] => Mux11.IN9
sel_i[1] => Mux12.IN9
sel_i[1] => Mux13.IN9
sel_i[1] => Mux14.IN9
sel_i[1] => Mux15.IN9
sel_i[1] => Mux16.IN9
sel_i[1] => Mux17.IN9
sel_i[1] => Mux18.IN9
sel_i[1] => Mux19.IN9
sel_i[1] => Mux20.IN9
sel_i[1] => Mux21.IN9
sel_i[1] => Mux22.IN9
sel_i[1] => Mux23.IN9
sel_i[1] => Mux24.IN9
sel_i[1] => Mux25.IN9
sel_i[1] => Mux26.IN9
sel_i[1] => Mux27.IN9
sel_i[1] => Mux28.IN9
sel_i[1] => Mux29.IN9
sel_i[1] => Mux30.IN9
sel_i[1] => Mux31.IN9
sel_i[2] => Mux0.IN8
sel_i[2] => Mux1.IN8
sel_i[2] => Mux2.IN8
sel_i[2] => Mux3.IN8
sel_i[2] => Mux4.IN8
sel_i[2] => Mux5.IN8
sel_i[2] => Mux6.IN8
sel_i[2] => Mux7.IN8
sel_i[2] => Mux8.IN8
sel_i[2] => Mux9.IN8
sel_i[2] => Mux10.IN8
sel_i[2] => Mux11.IN8
sel_i[2] => Mux12.IN8
sel_i[2] => Mux13.IN8
sel_i[2] => Mux14.IN8
sel_i[2] => Mux15.IN8
sel_i[2] => Mux16.IN8
sel_i[2] => Mux17.IN8
sel_i[2] => Mux18.IN8
sel_i[2] => Mux19.IN8
sel_i[2] => Mux20.IN8
sel_i[2] => Mux21.IN8
sel_i[2] => Mux22.IN8
sel_i[2] => Mux23.IN8
sel_i[2] => Mux24.IN8
sel_i[2] => Mux25.IN8
sel_i[2] => Mux26.IN8
sel_i[2] => Mux27.IN8
sel_i[2] => Mux28.IN8
sel_i[2] => Mux29.IN8
sel_i[2] => Mux30.IN8
sel_i[2] => Mux31.IN8
clk => aluout_o[0]~reg0.CLK
clk => aluout_o[1]~reg0.CLK
clk => aluout_o[2]~reg0.CLK
clk => aluout_o[3]~reg0.CLK
clk => aluout_o[4]~reg0.CLK
clk => aluout_o[5]~reg0.CLK
clk => aluout_o[6]~reg0.CLK
clk => aluout_o[7]~reg0.CLK
clk => aluout_o[8]~reg0.CLK
clk => aluout_o[9]~reg0.CLK
clk => aluout_o[10]~reg0.CLK
clk => aluout_o[11]~reg0.CLK
clk => aluout_o[12]~reg0.CLK
clk => aluout_o[13]~reg0.CLK
clk => aluout_o[14]~reg0.CLK
clk => aluout_o[15]~reg0.CLK
clk => aluout_o[16]~reg0.CLK
clk => aluout_o[17]~reg0.CLK
clk => aluout_o[18]~reg0.CLK
clk => aluout_o[19]~reg0.CLK
clk => aluout_o[20]~reg0.CLK
clk => aluout_o[21]~reg0.CLK
clk => aluout_o[22]~reg0.CLK
clk => aluout_o[23]~reg0.CLK
clk => aluout_o[24]~reg0.CLK
clk => aluout_o[25]~reg0.CLK
clk => aluout_o[26]~reg0.CLK
clk => aluout_o[27]~reg0.CLK
clk => aluout_o[28]~reg0.CLK
clk => aluout_o[29]~reg0.CLK
clk => aluout_o[30]~reg0.CLK
clk => aluout_o[31]~reg0.CLK
aluresult_o[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
aluresult_o[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[0] <= aluout_o[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[1] <= aluout_o[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[2] <= aluout_o[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[3] <= aluout_o[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[4] <= aluout_o[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[5] <= aluout_o[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[6] <= aluout_o[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[7] <= aluout_o[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[8] <= aluout_o[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[9] <= aluout_o[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[10] <= aluout_o[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[11] <= aluout_o[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[12] <= aluout_o[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[13] <= aluout_o[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[14] <= aluout_o[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[15] <= aluout_o[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[16] <= aluout_o[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[17] <= aluout_o[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[18] <= aluout_o[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[19] <= aluout_o[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[20] <= aluout_o[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[21] <= aluout_o[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[22] <= aluout_o[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[23] <= aluout_o[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[24] <= aluout_o[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[25] <= aluout_o[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[26] <= aluout_o[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[27] <= aluout_o[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[28] <= aluout_o[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[29] <= aluout_o[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[30] <= aluout_o[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
aluout_o[31] <= aluout_o[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
zeroflag_o <= WideNor0.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|MUX4t1:MUX4
a_i[0] => out.DATAA
a_i[1] => out.DATAA
a_i[2] => out.DATAA
a_i[3] => out.DATAA
a_i[4] => out.DATAA
a_i[5] => out.DATAA
a_i[6] => out.DATAA
a_i[7] => out.DATAA
a_i[8] => out.DATAA
a_i[9] => out.DATAA
a_i[10] => out.DATAA
a_i[11] => out.DATAA
a_i[12] => out.DATAA
a_i[13] => out.DATAA
a_i[14] => out.DATAA
a_i[15] => out.DATAA
a_i[16] => out.DATAA
a_i[17] => out.DATAA
a_i[18] => out.DATAA
a_i[19] => out.DATAA
a_i[20] => out.DATAA
a_i[21] => out.DATAA
a_i[22] => out.DATAA
a_i[23] => out.DATAA
a_i[24] => out.DATAA
a_i[25] => out.DATAA
a_i[26] => out.DATAA
a_i[27] => out.DATAA
a_i[28] => out.DATAA
a_i[29] => out.DATAA
a_i[30] => out.DATAA
a_i[31] => out.DATAA
b_i[0] => out.DATAB
b_i[1] => out.DATAB
b_i[2] => out.DATAB
b_i[3] => out.DATAB
b_i[4] => out.DATAB
b_i[5] => out.DATAB
b_i[6] => out.DATAB
b_i[7] => out.DATAB
b_i[8] => out.DATAB
b_i[9] => out.DATAB
b_i[10] => out.DATAB
b_i[11] => out.DATAB
b_i[12] => out.DATAB
b_i[13] => out.DATAB
b_i[14] => out.DATAB
b_i[15] => out.DATAB
b_i[16] => out.DATAB
b_i[17] => out.DATAB
b_i[18] => out.DATAB
b_i[19] => out.DATAB
b_i[20] => out.DATAB
b_i[21] => out.DATAB
b_i[22] => out.DATAB
b_i[23] => out.DATAB
b_i[24] => out.DATAB
b_i[25] => out.DATAB
b_i[26] => out.DATAB
b_i[27] => out.DATAB
b_i[28] => out.DATAB
b_i[29] => out.DATAB
b_i[30] => out.DATAB
b_i[31] => out.DATAB
c_i[0] => out.DATAA
c_i[1] => out.DATAA
c_i[2] => out.DATAA
c_i[3] => out.DATAA
c_i[4] => out.DATAA
c_i[5] => out.DATAA
c_i[6] => out.DATAA
c_i[7] => out.DATAA
c_i[8] => out.DATAA
c_i[9] => out.DATAA
c_i[10] => out.DATAA
c_i[11] => out.DATAA
c_i[12] => out.DATAA
c_i[13] => out.DATAA
c_i[14] => out.DATAA
c_i[15] => out.DATAA
c_i[16] => out.DATAA
c_i[17] => out.DATAA
c_i[18] => out.DATAA
c_i[19] => out.DATAA
c_i[20] => out.DATAA
c_i[21] => out.DATAA
c_i[22] => out.DATAA
c_i[23] => out.DATAA
c_i[24] => out.DATAA
c_i[25] => out.DATAA
c_i[26] => out.DATAA
c_i[27] => out.DATAA
c_i[28] => out.DATAA
c_i[29] => out.DATAA
c_i[30] => out.DATAA
c_i[31] => out.DATAA
d_i[0] => out.DATAB
d_i[1] => out.DATAB
d_i[2] => out.DATAB
d_i[3] => out.DATAB
d_i[4] => out.DATAB
d_i[5] => out.DATAB
d_i[6] => out.DATAB
d_i[7] => out.DATAB
d_i[8] => out.DATAB
d_i[9] => out.DATAB
d_i[10] => out.DATAB
d_i[11] => out.DATAB
d_i[12] => out.DATAB
d_i[13] => out.DATAB
d_i[14] => out.DATAB
d_i[15] => out.DATAB
d_i[16] => out.DATAB
d_i[17] => out.DATAB
d_i[18] => out.DATAB
d_i[19] => out.DATAB
d_i[20] => out.DATAB
d_i[21] => out.DATAB
d_i[22] => out.DATAB
d_i[23] => out.DATAB
d_i[24] => out.DATAB
d_i[25] => out.DATAB
d_i[26] => out.DATAB
d_i[27] => out.DATAB
d_i[28] => out.DATAB
d_i[29] => out.DATAB
d_i[30] => out.DATAB
d_i[31] => out.DATAB
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[0] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
sel[1] => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|SHFF2:SHFL2
in[0] => out[2].DATAIN
in[1] => out[3].DATAIN
in[2] => out[4].DATAIN
in[3] => out[5].DATAIN
in[4] => out[6].DATAIN
in[5] => out[7].DATAIN
in[6] => out[8].DATAIN
in[7] => out[9].DATAIN
in[8] => out[10].DATAIN
in[9] => out[11].DATAIN
in[10] => out[12].DATAIN
in[11] => out[13].DATAIN
in[12] => out[14].DATAIN
in[13] => out[15].DATAIN
in[14] => out[16].DATAIN
in[15] => out[17].DATAIN
in[16] => out[18].DATAIN
in[17] => out[19].DATAIN
in[18] => out[20].DATAIN
in[19] => out[21].DATAIN
in[20] => out[22].DATAIN
in[21] => out[23].DATAIN
in[22] => out[24].DATAIN
in[23] => out[25].DATAIN
in[24] => out[26].DATAIN
in[25] => out[27].DATAIN
in[26] => out[28].DATAIN
in[27] => out[29].DATAIN
in[28] => out[30].DATAIN
in[29] => out[31].DATAIN
in[30] => ~NO_FANOUT~
in[31] => ~NO_FANOUT~
out[0] <= <GND>
out[1] <= <GND>
out[2] <= in[0].DB_MAX_OUTPUT_PORT_TYPE
out[3] <= in[1].DB_MAX_OUTPUT_PORT_TYPE
out[4] <= in[2].DB_MAX_OUTPUT_PORT_TYPE
out[5] <= in[3].DB_MAX_OUTPUT_PORT_TYPE
out[6] <= in[4].DB_MAX_OUTPUT_PORT_TYPE
out[7] <= in[5].DB_MAX_OUTPUT_PORT_TYPE
out[8] <= in[6].DB_MAX_OUTPUT_PORT_TYPE
out[9] <= in[7].DB_MAX_OUTPUT_PORT_TYPE
out[10] <= in[8].DB_MAX_OUTPUT_PORT_TYPE
out[11] <= in[9].DB_MAX_OUTPUT_PORT_TYPE
out[12] <= in[10].DB_MAX_OUTPUT_PORT_TYPE
out[13] <= in[11].DB_MAX_OUTPUT_PORT_TYPE
out[14] <= in[12].DB_MAX_OUTPUT_PORT_TYPE
out[15] <= in[13].DB_MAX_OUTPUT_PORT_TYPE
out[16] <= in[14].DB_MAX_OUTPUT_PORT_TYPE
out[17] <= in[15].DB_MAX_OUTPUT_PORT_TYPE
out[18] <= in[16].DB_MAX_OUTPUT_PORT_TYPE
out[19] <= in[17].DB_MAX_OUTPUT_PORT_TYPE
out[20] <= in[18].DB_MAX_OUTPUT_PORT_TYPE
out[21] <= in[19].DB_MAX_OUTPUT_PORT_TYPE
out[22] <= in[20].DB_MAX_OUTPUT_PORT_TYPE
out[23] <= in[21].DB_MAX_OUTPUT_PORT_TYPE
out[24] <= in[22].DB_MAX_OUTPUT_PORT_TYPE
out[25] <= in[23].DB_MAX_OUTPUT_PORT_TYPE
out[26] <= in[24].DB_MAX_OUTPUT_PORT_TYPE
out[27] <= in[25].DB_MAX_OUTPUT_PORT_TYPE
out[28] <= in[26].DB_MAX_OUTPUT_PORT_TYPE
out[29] <= in[27].DB_MAX_OUTPUT_PORT_TYPE
out[30] <= in[28].DB_MAX_OUTPUT_PORT_TYPE
out[31] <= in[29].DB_MAX_OUTPUT_PORT_TYPE


|DATA_PATH|DataPath:DUV|MUX2t1:muxALUout
a_i[0] => out.DATAA
a_i[1] => out.DATAA
a_i[2] => out.DATAA
a_i[3] => out.DATAA
a_i[4] => out.DATAA
a_i[5] => out.DATAA
a_i[6] => out.DATAA
a_i[7] => out.DATAA
a_i[8] => out.DATAA
a_i[9] => out.DATAA
a_i[10] => out.DATAA
a_i[11] => out.DATAA
a_i[12] => out.DATAA
a_i[13] => out.DATAA
a_i[14] => out.DATAA
a_i[15] => out.DATAA
a_i[16] => out.DATAA
a_i[17] => out.DATAA
a_i[18] => out.DATAA
a_i[19] => out.DATAA
a_i[20] => out.DATAA
a_i[21] => out.DATAA
a_i[22] => out.DATAA
a_i[23] => out.DATAA
a_i[24] => out.DATAA
a_i[25] => out.DATAA
a_i[26] => out.DATAA
a_i[27] => out.DATAA
a_i[28] => out.DATAA
a_i[29] => out.DATAA
a_i[30] => out.DATAA
a_i[31] => out.DATAA
b_i[0] => out.DATAB
b_i[1] => out.DATAB
b_i[2] => out.DATAB
b_i[3] => out.DATAB
b_i[4] => out.DATAB
b_i[5] => out.DATAB
b_i[6] => out.DATAB
b_i[7] => out.DATAB
b_i[8] => out.DATAB
b_i[9] => out.DATAB
b_i[10] => out.DATAB
b_i[11] => out.DATAB
b_i[12] => out.DATAB
b_i[13] => out.DATAB
b_i[14] => out.DATAB
b_i[15] => out.DATAB
b_i[16] => out.DATAB
b_i[17] => out.DATAB
b_i[18] => out.DATAB
b_i[19] => out.DATAB
b_i[20] => out.DATAB
b_i[21] => out.DATAB
b_i[22] => out.DATAB
b_i[23] => out.DATAB
b_i[24] => out.DATAB
b_i[25] => out.DATAB
b_i[26] => out.DATAB
b_i[27] => out.DATAB
b_i[28] => out.DATAB
b_i[29] => out.DATAB
b_i[30] => out.DATAB
b_i[31] => out.DATAB
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
sel => out.OUTPUTSELECT
out[0] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[1] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[2] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[3] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[4] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[5] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[6] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[7] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[8] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[9] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[10] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[11] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[12] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[13] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[14] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[15] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[16] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[17] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[18] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[19] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[20] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[21] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[22] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[23] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[24] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[25] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[26] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[27] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[28] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[29] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[30] <= out.DB_MAX_OUTPUT_PORT_TYPE
out[31] <= out.DB_MAX_OUTPUT_PORT_TYPE


