#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Mon Aug 13 18:55:44 2018
# Process ID: 7116
# Current directory: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.runs/synth_1
# Command line: vivado.exe -log sayici_devre.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sayici_devre.tcl
# Log file: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.runs/synth_1/sayici_devre.vds
# Journal file: D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source sayici_devre.tcl -notrace
Command: synth_design -top sayici_devre -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4660 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 344.664 ; gain = 93.160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sayici_devre' [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/sources_1/new/sayici_devre.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'sayici_devre' (1#1) [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/sources_1/new/sayici_devre.vhd:42]
WARNING: [Synth 8-3917] design sayici_devre has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design sayici_devre has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design sayici_devre has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design sayici_devre has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 386.680 ; gain = 135.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 386.680 ; gain = 135.176
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:9]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports CLK100MHZ]'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:9]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:210]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:210]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:213]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:213]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp7'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:218]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:218]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp15'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:219]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:219]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:222]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:222]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:225]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:225]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:227]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:227]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn7'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:228]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:228]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:230]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:230]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn15'. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:231]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc:231]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.srcs/constrs_1/imports/Desktop/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/sayici_devre_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/sayici_devre_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 598.563 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 598.563 ; gain = 347.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 598.563 ; gain = 347.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 598.563 ; gain = 347.059
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 598.563 ; gain = 347.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design sayici_devre has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design sayici_devre has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design sayici_devre has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design sayici_devre has port an[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 598.563 ; gain = 347.059
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 654.594 ; gain = 403.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 654.594 ; gain = 403.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT4 |     7|
|2     |IBUF |     4|
|3     |OBUF |    11|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    22|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 664.734 ; gain = 201.348
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 664.734 ; gain = 413.230
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 27 Warnings, 19 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 676.332 ; gain = 437.352
INFO: [Common 17-1381] The checkpoint 'D:/ME/FPGA CD_rev2_1/vhdl_projeleri/deney6_sayici_devre/deney6_sayici_devre.runs/synth_1/sayici_devre.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sayici_devre_utilization_synth.rpt -pb sayici_devre_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 676.332 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug 13 18:56:31 2018...
