# 100DaysOfRTL
_______________________________________________________

DAY 1 : FULL ADDER

DAY 2 : FULL SUBTRACTOR

DAY 3 : 4X1 MUX

DAY 4 : 1X4 DMUX 

DAY 5 : RIPPLE CARRY ADDER

DAY 6 : 8x1 MUX

DAY 7 : 1X8 DEMUX

DAY 8 : BCD ADDER

DAY 9 : RIPPLE CARRY ADDER/SUBTRACTOR

DAY 10 : CARRY LOOK AHEAD ADDER

DAY 11 : 8X3 ENCODER

DAY 12 : 3X8 DECODER

DAY 13 : PRORITY ENCODER

____________________________________________________________

DAY 14 : 4 BIT BINARY TO GRAY CODE CONVERTER

DAY 15 : 4 BIT GRAY CODE TO BINARY CONVERTER 

DAY 16 : 4 BIT BINARY TO XS-3 CODE CONVERTER

DAY 17 : 4 BIT BINARY TO BCD CONVERTER

____________________________________________________________

DAY 18 : CLOCK GENERATOR

DAY 19 : ALU

DAY 20 : COMPARATOR

____________________________________________________________

DAY 21 : SR LATCH

DAY 22 : SR FF (sync and async reset)

DAY 23 : D FF  (sync and async reset)

DAY 24 : JK & T FF (sync and async reset)

DAY 25 : ASYNCHRONOUS UP COUNTER

DAY 26 : ASYNCHRONOUS DOWN COUNTER

DAY 27 : ASYNCHRONOUS UP/DOWN COUNTER

DAY 28 : EDGE DETECTOR

DAY 29 : MOD-N COUNTER

DAY 30 : ODD COUNTER 

DAY 31 : PARITY GENERATOR

DAY 32 : RING AND JHONSON COUNTER

DAY 33 : GRAY COUNTER 

DAY 34 : CLOCK FREQUENCY DIVIDER (N-BIT)

_____________________________________________________

DAY 35 : SISO SHIFT REGISTER

DAY 36 : PISO SHIFT REGISTER

DAY 37 : SIPO SHIFT REGISTER

DAY 38 : PIPO SHIFT REGISTER

DAY 39 : UNIVERSAL SHIFT REGISTER

DAY 40 : BARREL SHIFTER

DAY 41 : LINEAR FEEDBACK SHIFT REGISTER

DAY 42 : RANDOM NUMBER GENERATOR USING LFSR 

DAY 43 : ENDIANESS
_____________________________________________________

DAY 44 : FSM-1 (BASIC ONE-HOT STYLE COUNTER)

DAY 45 : FSM-2 (MEALY FSM FOR RISING EDGE DETETCTION)

DAY 46 : FSM-3 (MOORE FSM FOR RISING EDGE DETETCTION)

DAY 47 : FSM-4 (MEALY FSM NON OVERLAPPING 1010 DETECTOR)

DAY 48 : FSM-4 (MEALY FSM OVERLAPPING 1010 DETECTOR)

DAY 49 : FSM-5 (SERIAL ADDER USING FSM/MOORE FSM)

DAY 50 : FSM-6 (SIMPLE VENDING MACHINE LOGIC)
_____________________________________________________

DAY 51 : SINGLE PORT ROM

DAY 52 : SINGLE PORT RAM

DAY 53 : DUAL PORT RAM 

DAY 54 : SYNCHRONOUS FIFO V1

DAY 55 : SYNCHRONOUS FIFO V2

DAY 56 : SYNCHRONOUS FIFO V3 (with almost_full , almost_empty flags)

DAY 57 : ASYNCHRONOUS FIFO 


### SOFTWARE USED : EDA PLAYGROUND / XILINX ISE
### TOOLS AND SIMULATORS : ICARUS VERILOG .9.7 / YOSYS


