// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_V_dout,
        data_V_V_empty_n,
        data_V_V_read,
        res_V_V_din,
        res_V_V_full_n,
        res_V_V_write
);

parameter    ap_ST_fsm_state1 = 40'd1;
parameter    ap_ST_fsm_state2 = 40'd2;
parameter    ap_ST_fsm_state3 = 40'd4;
parameter    ap_ST_fsm_state4 = 40'd8;
parameter    ap_ST_fsm_pp0_stage0 = 40'd16;
parameter    ap_ST_fsm_state9 = 40'd32;
parameter    ap_ST_fsm_state10 = 40'd64;
parameter    ap_ST_fsm_state11 = 40'd128;
parameter    ap_ST_fsm_state12 = 40'd256;
parameter    ap_ST_fsm_state13 = 40'd512;
parameter    ap_ST_fsm_state14 = 40'd1024;
parameter    ap_ST_fsm_state15 = 40'd2048;
parameter    ap_ST_fsm_state16 = 40'd4096;
parameter    ap_ST_fsm_state17 = 40'd8192;
parameter    ap_ST_fsm_state18 = 40'd16384;
parameter    ap_ST_fsm_state19 = 40'd32768;
parameter    ap_ST_fsm_state20 = 40'd65536;
parameter    ap_ST_fsm_state21 = 40'd131072;
parameter    ap_ST_fsm_state22 = 40'd262144;
parameter    ap_ST_fsm_state23 = 40'd524288;
parameter    ap_ST_fsm_state24 = 40'd1048576;
parameter    ap_ST_fsm_state25 = 40'd2097152;
parameter    ap_ST_fsm_state26 = 40'd4194304;
parameter    ap_ST_fsm_state27 = 40'd8388608;
parameter    ap_ST_fsm_state28 = 40'd16777216;
parameter    ap_ST_fsm_state29 = 40'd33554432;
parameter    ap_ST_fsm_state30 = 40'd67108864;
parameter    ap_ST_fsm_state31 = 40'd134217728;
parameter    ap_ST_fsm_state32 = 40'd268435456;
parameter    ap_ST_fsm_state33 = 40'd536870912;
parameter    ap_ST_fsm_state34 = 40'd1073741824;
parameter    ap_ST_fsm_state35 = 40'd2147483648;
parameter    ap_ST_fsm_state36 = 40'd4294967296;
parameter    ap_ST_fsm_state37 = 40'd8589934592;
parameter    ap_ST_fsm_state38 = 40'd17179869184;
parameter    ap_ST_fsm_state39 = 40'd34359738368;
parameter    ap_ST_fsm_state40 = 40'd68719476736;
parameter    ap_ST_fsm_state41 = 40'd137438953472;
parameter    ap_ST_fsm_state42 = 40'd274877906944;
parameter    ap_ST_fsm_state43 = 40'd549755813888;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_V_dout;
input   data_V_V_empty_n;
output   data_V_V_read;
output  [15:0] res_V_V_din;
input   res_V_V_full_n;
output   res_V_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_V_read;
reg res_V_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [39:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] sX_5;
reg   [31:0] sY_5;
reg   [31:0] pY_5;
reg   [31:0] pX_5;
reg   [9:0] layer_in_V_address0;
reg    layer_in_V_ce0;
reg    layer_in_V_we0;
wire   [15:0] layer_in_V_q0;
wire   [9:0] w12_V_address0;
reg    w12_V_ce0;
wire   [382:0] w12_V_q0;
reg    data_V_V_blk_n;
wire    ap_CS_fsm_state3;
wire   [0:0] icmp_ln208_fu_2952_p2;
reg    res_V_V_blk_n;
wire    ap_CS_fsm_state42;
reg   [15:0] acc_V_63_0_reg_1391;
reg   [15:0] acc_V_62_0_reg_1404;
reg   [15:0] acc_V_61_0_reg_1417;
reg   [15:0] acc_V_60_0_reg_1430;
reg   [15:0] acc_V_59_0_reg_1443;
reg   [15:0] acc_V_58_0_reg_1456;
reg   [15:0] acc_V_57_0_reg_1469;
reg   [15:0] acc_V_56_0_reg_1482;
reg   [15:0] acc_V_55_0_reg_1495;
reg   [15:0] acc_V_54_0_reg_1508;
reg   [15:0] acc_V_53_0_reg_1521;
reg   [15:0] acc_V_52_0_reg_1534;
reg   [15:0] acc_V_51_0_reg_1547;
reg   [15:0] acc_V_50_0_reg_1560;
reg   [15:0] acc_V_49_0_reg_1573;
reg   [15:0] acc_V_48_0_reg_1586;
reg   [15:0] acc_V_47_0_reg_1599;
reg   [15:0] acc_V_46_0_reg_1612;
reg   [15:0] acc_V_45_0_reg_1625;
reg   [15:0] acc_V_44_0_reg_1638;
reg   [15:0] acc_V_43_0_reg_1651;
reg   [15:0] acc_V_42_0_reg_1664;
reg   [15:0] acc_V_41_0_reg_1677;
reg   [15:0] acc_V_40_0_reg_1690;
reg   [15:0] acc_V_39_0_reg_1703;
reg   [15:0] acc_V_38_0_reg_1716;
reg   [15:0] acc_V_37_0_reg_1729;
reg   [15:0] acc_V_36_0_reg_1742;
reg   [15:0] acc_V_35_0_reg_1755;
reg   [15:0] acc_V_34_0_reg_1768;
reg   [15:0] acc_V_33_0_reg_1781;
reg   [15:0] acc_V_32_0_reg_1794;
reg   [15:0] acc_V_31_0_reg_1807;
reg   [15:0] acc_V_30_0_reg_1820;
reg   [15:0] acc_V_29_0_reg_1833;
reg   [15:0] acc_V_28_0_reg_1846;
reg   [15:0] acc_V_27_0_reg_1859;
reg   [15:0] acc_V_26_0_reg_1872;
reg   [15:0] acc_V_25_0_reg_1885;
reg   [15:0] acc_V_24_0_reg_1898;
reg   [15:0] acc_V_23_0_reg_1911;
reg   [15:0] acc_V_22_0_reg_1924;
reg   [15:0] acc_V_21_0_reg_1937;
reg   [15:0] acc_V_20_0_reg_1950;
reg   [15:0] acc_V_19_0_reg_1963;
reg   [15:0] acc_V_18_0_reg_1976;
reg   [15:0] acc_V_17_0_reg_1989;
reg   [15:0] acc_V_16_0_reg_2002;
reg   [15:0] acc_V_15_0_reg_2015;
reg   [15:0] acc_V_14_0_reg_2028;
reg   [15:0] acc_V_13_0_reg_2041;
reg   [15:0] acc_V_12_0_reg_2054;
reg   [15:0] acc_V_11_0_reg_2067;
reg   [15:0] acc_V_10_0_reg_2080;
reg   [15:0] acc_V_9_0_reg_2093;
reg   [15:0] acc_V_8_0_reg_2106;
reg   [15:0] acc_V_7_0_reg_2119;
reg   [15:0] acc_V_6_0_reg_2132;
reg   [15:0] acc_V_5_0_reg_2145;
reg   [15:0] acc_V_4_0_reg_2158;
reg   [15:0] acc_V_3_0_reg_2171;
reg   [15:0] acc_V_2_0_reg_2184;
reg   [15:0] acc_V_1_0_reg_2197;
reg   [15:0] acc_V_0_0_reg_2210;
reg   [9:0] in_index_reg_2223;
reg    ap_block_state1;
wire   [7:0] i_fu_2946_p2;
reg   [7:0] i_reg_4575;
wire    ap_CS_fsm_state2;
wire   [6:0] i1_fu_2958_p2;
reg    ap_block_state3;
wire   [0:0] icmp_ln215_fu_2969_p2;
reg   [0:0] icmp_ln215_reg_4588;
wire    ap_CS_fsm_state4;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_ready;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done;
wire   [0:0] icmp_ln215_10_fu_2975_p2;
reg   [0:0] icmp_ln215_10_reg_4593;
wire   [0:0] and_ln215_8_fu_3025_p2;
reg   [0:0] and_ln215_8_reg_4598;
wire   [0:0] icmp_ln336_fu_3031_p2;
reg   [0:0] icmp_ln336_reg_4602;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln336_reg_4602_pp0_iter1_reg;
reg   [0:0] icmp_ln336_reg_4602_pp0_iter2_reg;
wire   [9:0] ir_fu_3037_p2;
reg    ap_enable_reg_pp0_iter0;
reg   [15:0] layer_in_V_load_reg_4621;
wire   [5:0] trunc_ln344_fu_3049_p1;
reg   [5:0] trunc_ln344_reg_4689;
reg   [5:0] tmp_127_reg_4694;
reg   [5:0] tmp_128_reg_4699;
reg   [5:0] tmp_129_reg_4704;
reg   [5:0] tmp_130_reg_4709;
reg   [5:0] tmp_131_reg_4714;
reg   [5:0] tmp_132_reg_4719;
reg   [5:0] tmp_133_reg_4724;
reg   [5:0] tmp_134_reg_4729;
reg   [5:0] tmp_135_reg_4734;
reg   [5:0] tmp_136_reg_4739;
reg   [5:0] tmp_137_reg_4744;
reg   [5:0] tmp_138_reg_4749;
reg   [5:0] tmp_139_reg_4754;
reg   [5:0] tmp_140_reg_4759;
reg   [5:0] tmp_141_reg_4764;
reg   [5:0] tmp_142_reg_4769;
reg   [5:0] tmp_143_reg_4774;
reg   [5:0] tmp_144_reg_4779;
reg   [5:0] tmp_145_reg_4784;
reg   [5:0] tmp_146_reg_4789;
reg   [5:0] tmp_147_reg_4794;
reg   [5:0] tmp_148_reg_4799;
reg   [5:0] tmp_149_reg_4804;
reg   [5:0] tmp_150_reg_4809;
reg   [5:0] tmp_151_reg_4814;
reg   [5:0] tmp_152_reg_4819;
reg   [5:0] tmp_153_reg_4824;
reg   [5:0] tmp_154_reg_4829;
reg   [5:0] tmp_155_reg_4834;
reg   [5:0] tmp_156_reg_4839;
reg   [5:0] tmp_157_reg_4844;
reg   [5:0] tmp_158_reg_4849;
reg   [5:0] tmp_159_reg_4854;
reg   [5:0] tmp_160_reg_4859;
reg   [5:0] tmp_161_reg_4864;
reg   [5:0] tmp_162_reg_4869;
reg   [5:0] tmp_163_reg_4874;
reg   [5:0] tmp_164_reg_4879;
reg   [5:0] tmp_165_reg_4884;
reg   [5:0] tmp_166_reg_4889;
reg   [5:0] tmp_167_reg_4894;
reg   [5:0] tmp_168_reg_4899;
reg   [5:0] tmp_169_reg_4904;
reg   [5:0] tmp_170_reg_4909;
reg   [5:0] tmp_171_reg_4914;
reg   [5:0] tmp_172_reg_4919;
reg   [5:0] tmp_173_reg_4924;
reg   [5:0] tmp_174_reg_4929;
reg   [5:0] tmp_175_reg_4934;
reg   [5:0] tmp_176_reg_4939;
reg   [5:0] tmp_177_reg_4944;
reg   [5:0] tmp_178_reg_4949;
reg   [5:0] tmp_179_reg_4954;
reg   [5:0] tmp_180_reg_4959;
reg   [5:0] tmp_181_reg_4964;
reg   [5:0] tmp_182_reg_4969;
reg   [5:0] tmp_183_reg_4974;
reg   [5:0] tmp_184_reg_4979;
reg   [5:0] tmp_185_reg_4984;
reg   [5:0] tmp_186_reg_4989;
reg   [5:0] tmp_187_reg_4994;
reg   [5:0] tmp_188_reg_4999;
reg   [4:0] tmp_189_reg_5004;
wire   [15:0] acc_0_V_fu_3687_p2;
reg    ap_enable_reg_pp0_iter3;
wire   [15:0] acc_1_V_fu_3693_p2;
wire   [15:0] acc_2_V_fu_3699_p2;
wire   [15:0] acc_3_V_fu_3705_p2;
wire   [15:0] acc_4_V_fu_3711_p2;
wire   [15:0] acc_5_V_fu_3717_p2;
wire   [15:0] acc_6_V_fu_3723_p2;
wire   [15:0] acc_7_V_fu_3729_p2;
wire   [15:0] acc_8_V_fu_3735_p2;
wire   [15:0] acc_9_V_fu_3741_p2;
wire   [15:0] acc_10_V_fu_3747_p2;
wire   [15:0] acc_11_V_fu_3753_p2;
wire   [15:0] acc_12_V_fu_3759_p2;
wire   [15:0] acc_13_V_fu_3765_p2;
wire   [15:0] acc_14_V_fu_3771_p2;
wire   [15:0] acc_15_V_fu_3777_p2;
wire   [15:0] acc_16_V_fu_3783_p2;
wire   [15:0] acc_17_V_fu_3789_p2;
wire   [15:0] acc_18_V_fu_3795_p2;
wire   [15:0] acc_19_V_fu_3801_p2;
wire   [15:0] acc_20_V_fu_3807_p2;
wire   [15:0] acc_21_V_fu_3813_p2;
wire   [15:0] acc_22_V_fu_3819_p2;
wire   [15:0] acc_23_V_fu_3825_p2;
wire   [15:0] acc_24_V_fu_3831_p2;
wire   [15:0] acc_25_V_fu_3837_p2;
wire   [15:0] acc_26_V_fu_3843_p2;
wire   [15:0] acc_27_V_fu_3849_p2;
wire   [15:0] acc_28_V_fu_3855_p2;
wire   [15:0] acc_29_V_fu_3861_p2;
wire   [15:0] acc_30_V_fu_3867_p2;
wire   [15:0] acc_31_V_fu_3873_p2;
wire   [15:0] acc_32_V_fu_3879_p2;
wire   [15:0] acc_33_V_fu_3885_p2;
wire   [15:0] acc_34_V_fu_3891_p2;
wire   [15:0] acc_35_V_fu_3897_p2;
wire   [15:0] acc_36_V_fu_3903_p2;
wire   [15:0] acc_37_V_fu_3909_p2;
wire   [15:0] acc_38_V_fu_3915_p2;
wire   [15:0] acc_39_V_fu_3921_p2;
wire   [15:0] acc_40_V_fu_3927_p2;
wire   [15:0] acc_41_V_fu_3933_p2;
wire   [15:0] acc_42_V_fu_3939_p2;
wire   [15:0] acc_43_V_fu_3945_p2;
wire   [15:0] acc_44_V_fu_3951_p2;
wire   [15:0] acc_45_V_fu_3957_p2;
wire   [15:0] acc_46_V_fu_3963_p2;
wire   [15:0] acc_47_V_fu_3969_p2;
wire   [15:0] acc_48_V_fu_3975_p2;
wire   [15:0] acc_49_V_fu_3981_p2;
wire   [15:0] acc_50_V_fu_3987_p2;
wire   [15:0] acc_51_V_fu_3993_p2;
wire   [15:0] acc_52_V_fu_3999_p2;
wire   [15:0] acc_53_V_fu_4005_p2;
wire   [15:0] acc_54_V_fu_4011_p2;
wire   [15:0] acc_55_V_fu_4017_p2;
wire   [15:0] acc_56_V_fu_4023_p2;
wire   [15:0] acc_57_V_fu_4029_p2;
wire   [15:0] acc_58_V_fu_4035_p2;
wire   [15:0] acc_59_V_fu_4041_p2;
wire   [15:0] acc_60_V_fu_4047_p2;
wire   [15:0] acc_61_V_fu_4053_p2;
wire   [15:0] acc_62_V_fu_4059_p2;
wire   [15:0] acc_63_V_fu_4065_p2;
wire   [6:0] i_ic_fu_4077_p2;
reg   [6:0] i_ic_reg_5332;
wire    ap_CS_fsm_state41;
wire   [0:0] icmp_ln226_fu_4071_p2;
wire   [0:0] icmp_ln237_fu_4088_p2;
reg   [0:0] icmp_ln237_reg_5342;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state5;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg   [5:0] tmpdata_V_address0;
reg    tmpdata_V_ce0;
reg    tmpdata_V_we0;
wire   [15:0] tmpdata_V_q0;
reg   [5:0] layer_out_i_address0;
reg    layer_out_i_ce0;
reg    layer_out_i_we0;
reg   [15:0] layer_out_i_d0;
wire   [15:0] layer_out_i_q0;
reg   [5:0] layer_out_i_address1;
reg    layer_out_i_ce1;
reg    layer_out_i_we1;
reg   [15:0] layer_out_i_d1;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_idle;
wire   [5:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_data_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_data_V_ce0;
wire   [9:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_address0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_ce0;
wire    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_we0;
wire   [15:0] grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_d0;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call8;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call8;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call8;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call8;
wire    ap_block_pp0_stage0_11001_ignoreCallOp301;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call10;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call10;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call10;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call10;
wire    ap_block_pp0_stage0_11001_ignoreCallOp302;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call12;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call12;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call12;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call12;
wire    ap_block_pp0_stage0_11001_ignoreCallOp303;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call14;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call14;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call14;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call14;
wire    ap_block_pp0_stage0_11001_ignoreCallOp304;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call16;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call16;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call16;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call16;
wire    ap_block_pp0_stage0_11001_ignoreCallOp305;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call18;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call18;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call18;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call18;
wire    ap_block_pp0_stage0_11001_ignoreCallOp306;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call20;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call20;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call20;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call20;
wire    ap_block_pp0_stage0_11001_ignoreCallOp307;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call22;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call22;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call22;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call22;
wire    ap_block_pp0_stage0_11001_ignoreCallOp308;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call24;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call24;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call24;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call24;
wire    ap_block_pp0_stage0_11001_ignoreCallOp309;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call26;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call26;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call26;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call26;
wire    ap_block_pp0_stage0_11001_ignoreCallOp310;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call28;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call28;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call28;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call28;
wire    ap_block_pp0_stage0_11001_ignoreCallOp311;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call30;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call30;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call30;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call30;
wire    ap_block_pp0_stage0_11001_ignoreCallOp312;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call32;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call32;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call32;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call32;
wire    ap_block_pp0_stage0_11001_ignoreCallOp313;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call34;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call34;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call34;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call34;
wire    ap_block_pp0_stage0_11001_ignoreCallOp314;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call36;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call36;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call36;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call36;
wire    ap_block_pp0_stage0_11001_ignoreCallOp315;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call38;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call38;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call38;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call38;
wire    ap_block_pp0_stage0_11001_ignoreCallOp316;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call40;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call40;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call40;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call40;
wire    ap_block_pp0_stage0_11001_ignoreCallOp317;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call42;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call42;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call42;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call42;
wire    ap_block_pp0_stage0_11001_ignoreCallOp318;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call44;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call44;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call44;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call44;
wire    ap_block_pp0_stage0_11001_ignoreCallOp319;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call46;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call46;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call46;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call46;
wire    ap_block_pp0_stage0_11001_ignoreCallOp320;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call48;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call48;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call48;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call48;
wire    ap_block_pp0_stage0_11001_ignoreCallOp321;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call50;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call50;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call50;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call50;
wire    ap_block_pp0_stage0_11001_ignoreCallOp322;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call52;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call52;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call52;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call52;
wire    ap_block_pp0_stage0_11001_ignoreCallOp323;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call54;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call54;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call54;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call54;
wire    ap_block_pp0_stage0_11001_ignoreCallOp324;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call56;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call56;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call56;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call56;
wire    ap_block_pp0_stage0_11001_ignoreCallOp325;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call58;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call58;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call58;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call58;
wire    ap_block_pp0_stage0_11001_ignoreCallOp326;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call60;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call60;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call60;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call60;
wire    ap_block_pp0_stage0_11001_ignoreCallOp327;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call62;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call62;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call62;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call62;
wire    ap_block_pp0_stage0_11001_ignoreCallOp328;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call64;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call64;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call64;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call64;
wire    ap_block_pp0_stage0_11001_ignoreCallOp329;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call66;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call66;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call66;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call66;
wire    ap_block_pp0_stage0_11001_ignoreCallOp330;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call68;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call68;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call68;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call68;
wire    ap_block_pp0_stage0_11001_ignoreCallOp331;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call70;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call70;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call70;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call70;
wire    ap_block_pp0_stage0_11001_ignoreCallOp332;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call72;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call72;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call72;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call72;
wire    ap_block_pp0_stage0_11001_ignoreCallOp333;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call74;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call74;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call74;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call74;
wire    ap_block_pp0_stage0_11001_ignoreCallOp334;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call76;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call76;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call76;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call76;
wire    ap_block_pp0_stage0_11001_ignoreCallOp335;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call78;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call78;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call78;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call78;
wire    ap_block_pp0_stage0_11001_ignoreCallOp336;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call80;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call80;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call80;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call80;
wire    ap_block_pp0_stage0_11001_ignoreCallOp337;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call82;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call82;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call82;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call82;
wire    ap_block_pp0_stage0_11001_ignoreCallOp338;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call84;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call84;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call84;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call84;
wire    ap_block_pp0_stage0_11001_ignoreCallOp339;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call86;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call86;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call86;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call86;
wire    ap_block_pp0_stage0_11001_ignoreCallOp340;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call88;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call88;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call88;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call88;
wire    ap_block_pp0_stage0_11001_ignoreCallOp341;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call90;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call90;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call90;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call90;
wire    ap_block_pp0_stage0_11001_ignoreCallOp342;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call92;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call92;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call92;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call92;
wire    ap_block_pp0_stage0_11001_ignoreCallOp343;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call94;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call94;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call94;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call94;
wire    ap_block_pp0_stage0_11001_ignoreCallOp344;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call96;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call96;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call96;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call96;
wire    ap_block_pp0_stage0_11001_ignoreCallOp345;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call98;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call98;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call98;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call98;
wire    ap_block_pp0_stage0_11001_ignoreCallOp346;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call100;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call100;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call100;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call100;
wire    ap_block_pp0_stage0_11001_ignoreCallOp347;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call102;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call102;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call102;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call102;
wire    ap_block_pp0_stage0_11001_ignoreCallOp348;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call104;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call104;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call104;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call104;
wire    ap_block_pp0_stage0_11001_ignoreCallOp349;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call106;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call106;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call106;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call106;
wire    ap_block_pp0_stage0_11001_ignoreCallOp350;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call108;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call108;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call108;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call108;
wire    ap_block_pp0_stage0_11001_ignoreCallOp351;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call110;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call110;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call110;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call110;
wire    ap_block_pp0_stage0_11001_ignoreCallOp352;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call112;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call112;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call112;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call112;
wire    ap_block_pp0_stage0_11001_ignoreCallOp353;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call114;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call114;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call114;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call114;
wire    ap_block_pp0_stage0_11001_ignoreCallOp354;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call116;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call116;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call116;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call116;
wire    ap_block_pp0_stage0_11001_ignoreCallOp355;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call118;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call118;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call118;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call118;
wire    ap_block_pp0_stage0_11001_ignoreCallOp356;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call120;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call120;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call120;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call120;
wire    ap_block_pp0_stage0_11001_ignoreCallOp357;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call122;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call122;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call122;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call122;
wire    ap_block_pp0_stage0_11001_ignoreCallOp358;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call124;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call124;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call124;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call124;
wire    ap_block_pp0_stage0_11001_ignoreCallOp359;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call126;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call126;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call126;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call126;
wire    ap_block_pp0_stage0_11001_ignoreCallOp360;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call128;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call128;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call128;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call128;
wire    ap_block_pp0_stage0_11001_ignoreCallOp361;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call130;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call130;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call130;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call130;
wire    ap_block_pp0_stage0_11001_ignoreCallOp362;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call132;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call132;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call132;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call132;
wire    ap_block_pp0_stage0_11001_ignoreCallOp363;
wire   [5:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_w_V;
wire   [15:0] grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_ap_return;
reg    grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_ap_ce;
wire    ap_block_state5_pp0_stage0_iter0_ignore_call135;
wire    ap_block_state6_pp0_stage0_iter1_ignore_call135;
wire    ap_block_state7_pp0_stage0_iter2_ignore_call135;
wire    ap_block_state8_pp0_stage0_iter3_ignore_call135;
wire    ap_block_pp0_stage0_11001_ignoreCallOp365;
reg   [7:0] i_0_i_reg_1369;
wire    ap_CS_fsm_state43;
reg   [6:0] i1_0_i_reg_1380;
wire   [0:0] icmp_ln206_fu_2940_p2;
reg   [6:0] i_ic_0_i_reg_2234;
wire    ap_CS_fsm_state40;
reg    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start_reg;
reg    ap_block_state3_ignore_call4;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln210_fu_2964_p1;
wire   [63:0] zext_ln344_fu_3043_p1;
wire   [63:0] zext_ln228_fu_4083_p1;
wire   [31:0] select_ln252_fu_4112_p3;
wire   [31:0] add_ln245_fu_4153_p2;
wire   [0:0] icmp_ln241_fu_4147_p2;
wire   [31:0] add_ln250_fu_4094_p2;
reg   [31:0] pX_5_loc_0_fu_764;
reg   [31:0] sX_5_loc_0_fu_768;
reg   [31:0] pY_5_loc_0_fu_772;
reg   [31:0] sY_5_loc_0_fu_776;
wire   [31:0] select_ln247_fu_4171_p3;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state17;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state33;
wire    ap_CS_fsm_state34;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state39;
wire   [30:0] tmp_190_fu_2981_p4;
wire   [30:0] tmp_191_fu_2997_p4;
wire   [0:0] icmp_ln215_11_fu_2991_p2;
wire   [0:0] icmp_ln215_12_fu_3007_p2;
wire   [0:0] and_ln215_7_fu_3019_p2;
wire   [0:0] and_ln215_fu_3013_p2;
wire   [31:0] add_ln252_fu_4106_p2;
wire   [31:0] add_ln247_fu_4165_p2;
reg   [39:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_3336;
reg    ap_condition_3341;
reg    ap_condition_3355;
reg    ap_condition_3360;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 40'd1;
#0 sX_5 = 32'd0;
#0 sY_5 = 32'd0;
#0 pY_5 = 32'd0;
#0 pX_5 = 32'd0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start_reg = 1'b0;
end

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_layfcY #(
    .DataWidth( 16 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
layer_in_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_in_V_address0),
    .ce0(layer_in_V_ce0),
    .we0(layer_in_V_we0),
    .d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_d0),
    .q0(layer_in_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_w12_V #(
    .DataWidth( 383 ),
    .AddressRange( 576 ),
    .AddressWidth( 10 ))
w12_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(w12_V_address0),
    .ce0(w12_V_ce0),
    .q0(w12_V_q0)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tmpdata_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tmpdata_V_address0),
    .ce0(tmpdata_V_ce0),
    .we0(tmpdata_V_we0),
    .d0(data_V_V_dout),
    .q0(tmpdata_V_q0)
);

conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config9_s_layec6D #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
layer_out_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(layer_out_i_address0),
    .ce0(layer_out_i_ce0),
    .we0(layer_out_i_we0),
    .d0(layer_out_i_d0),
    .q0(layer_out_i_q0),
    .address1(layer_out_i_address1),
    .ce1(layer_out_i_ce1),
    .we1(layer_out_i_we1),
    .d1(layer_out_i_d1)
);

cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start),
    .ap_done(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done),
    .ap_idle(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_idle),
    .ap_ready(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_ready),
    .data_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_data_V_address0),
    .data_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_data_V_ce0),
    .data_V_q0(tmpdata_V_q0),
    .output_V_address0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_address0),
    .output_V_ce0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_ce0),
    .output_V_we0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_we0),
    .output_V_d0(grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_d0),
    .output_V_q0(layer_in_V_q0)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(trunc_ln344_reg_4689),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_127_reg_4694),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_128_reg_4699),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_129_reg_4704),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_130_reg_4709),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_131_reg_4714),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_132_reg_4719),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_133_reg_4724),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_134_reg_4729),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_135_reg_4734),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_136_reg_4739),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_137_reg_4744),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_138_reg_4749),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_139_reg_4754),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_140_reg_4759),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_141_reg_4764),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_142_reg_4769),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_143_reg_4774),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_144_reg_4779),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_145_reg_4784),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_146_reg_4789),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_147_reg_4794),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_148_reg_4799),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_149_reg_4804),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_150_reg_4809),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_151_reg_4814),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_152_reg_4819),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_153_reg_4824),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_154_reg_4829),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_155_reg_4834),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_156_reg_4839),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_157_reg_4844),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_158_reg_4849),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_159_reg_4854),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_160_reg_4859),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_161_reg_4864),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_162_reg_4869),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_163_reg_4874),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_164_reg_4879),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_165_reg_4884),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_166_reg_4889),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_167_reg_4894),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_168_reg_4899),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_169_reg_4904),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_170_reg_4909),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_171_reg_4914),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_172_reg_4919),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_173_reg_4924),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_174_reg_4929),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_175_reg_4934),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_176_reg_4939),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_177_reg_4944),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_178_reg_4949),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_179_reg_4954),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_180_reg_4959),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_181_reg_4964),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_182_reg_4969),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_183_reg_4974),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_184_reg_4979),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_185_reg_4984),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_186_reg_4989),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_187_reg_4994),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(tmp_188_reg_4999),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880_ap_ce)
);

product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .a_V(layer_in_V_load_reg_4621),
    .w_V(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_w_V),
    .ap_return(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_ap_return),
    .ap_ce(grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_ap_ce)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln206_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state5) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state5)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state5);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start_reg <= 1'b0;
    end else begin
        if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd1))) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start_reg <= 1'b1;
        end else if ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_ready == 1'b1)) begin
            grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_0_0_reg_2210 <= acc_0_V_fu_3687_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_0_0_reg_2210 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_10_0_reg_2080 <= acc_10_V_fu_3747_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_10_0_reg_2080 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_11_0_reg_2067 <= acc_11_V_fu_3753_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_11_0_reg_2067 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_12_0_reg_2054 <= acc_12_V_fu_3759_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_12_0_reg_2054 <= 16'd65408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_13_0_reg_2041 <= acc_13_V_fu_3765_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_13_0_reg_2041 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_14_0_reg_2028 <= acc_14_V_fu_3771_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_14_0_reg_2028 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_15_0_reg_2015 <= acc_15_V_fu_3777_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_15_0_reg_2015 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_16_0_reg_2002 <= acc_16_V_fu_3783_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_16_0_reg_2002 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_17_0_reg_1989 <= acc_17_V_fu_3789_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_17_0_reg_1989 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_18_0_reg_1976 <= acc_18_V_fu_3795_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_18_0_reg_1976 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_19_0_reg_1963 <= acc_19_V_fu_3801_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_19_0_reg_1963 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_1_0_reg_2197 <= acc_1_V_fu_3693_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_1_0_reg_2197 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_20_0_reg_1950 <= acc_20_V_fu_3807_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_20_0_reg_1950 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_21_0_reg_1937 <= acc_21_V_fu_3813_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_21_0_reg_1937 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_22_0_reg_1924 <= acc_22_V_fu_3819_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_22_0_reg_1924 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_23_0_reg_1911 <= acc_23_V_fu_3825_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_23_0_reg_1911 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_24_0_reg_1898 <= acc_24_V_fu_3831_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_24_0_reg_1898 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_25_0_reg_1885 <= acc_25_V_fu_3837_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_25_0_reg_1885 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_26_0_reg_1872 <= acc_26_V_fu_3843_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_26_0_reg_1872 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_27_0_reg_1859 <= acc_27_V_fu_3849_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_27_0_reg_1859 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_28_0_reg_1846 <= acc_28_V_fu_3855_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_28_0_reg_1846 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_29_0_reg_1833 <= acc_29_V_fu_3861_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_29_0_reg_1833 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_2_0_reg_2184 <= acc_2_V_fu_3699_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_2_0_reg_2184 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_30_0_reg_1820 <= acc_30_V_fu_3867_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_30_0_reg_1820 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_31_0_reg_1807 <= acc_31_V_fu_3873_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_31_0_reg_1807 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_32_0_reg_1794 <= acc_32_V_fu_3879_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_32_0_reg_1794 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_33_0_reg_1781 <= acc_33_V_fu_3885_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_33_0_reg_1781 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_34_0_reg_1768 <= acc_34_V_fu_3891_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_34_0_reg_1768 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_35_0_reg_1755 <= acc_35_V_fu_3897_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_35_0_reg_1755 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_36_0_reg_1742 <= acc_36_V_fu_3903_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_36_0_reg_1742 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_37_0_reg_1729 <= acc_37_V_fu_3909_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_37_0_reg_1729 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_38_0_reg_1716 <= acc_38_V_fu_3915_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_38_0_reg_1716 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_39_0_reg_1703 <= acc_39_V_fu_3921_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_39_0_reg_1703 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_3_0_reg_2171 <= acc_3_V_fu_3705_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_3_0_reg_2171 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_40_0_reg_1690 <= acc_40_V_fu_3927_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_40_0_reg_1690 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_41_0_reg_1677 <= acc_41_V_fu_3933_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_41_0_reg_1677 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_42_0_reg_1664 <= acc_42_V_fu_3939_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_42_0_reg_1664 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_43_0_reg_1651 <= acc_43_V_fu_3945_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_43_0_reg_1651 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_44_0_reg_1638 <= acc_44_V_fu_3951_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_44_0_reg_1638 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_45_0_reg_1625 <= acc_45_V_fu_3957_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_45_0_reg_1625 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_46_0_reg_1612 <= acc_46_V_fu_3963_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_46_0_reg_1612 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_47_0_reg_1599 <= acc_47_V_fu_3969_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_47_0_reg_1599 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_48_0_reg_1586 <= acc_48_V_fu_3975_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_48_0_reg_1586 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_49_0_reg_1573 <= acc_49_V_fu_3981_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_49_0_reg_1573 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_4_0_reg_2158 <= acc_4_V_fu_3711_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_4_0_reg_2158 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_50_0_reg_1560 <= acc_50_V_fu_3987_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_50_0_reg_1560 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_51_0_reg_1547 <= acc_51_V_fu_3993_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_51_0_reg_1547 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_52_0_reg_1534 <= acc_52_V_fu_3999_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_52_0_reg_1534 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_53_0_reg_1521 <= acc_53_V_fu_4005_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_53_0_reg_1521 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_54_0_reg_1508 <= acc_54_V_fu_4011_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_54_0_reg_1508 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_55_0_reg_1495 <= acc_55_V_fu_4017_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_55_0_reg_1495 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_56_0_reg_1482 <= acc_56_V_fu_4023_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_56_0_reg_1482 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_57_0_reg_1469 <= acc_57_V_fu_4029_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_57_0_reg_1469 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_58_0_reg_1456 <= acc_58_V_fu_4035_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_58_0_reg_1456 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_59_0_reg_1443 <= acc_59_V_fu_4041_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_59_0_reg_1443 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_5_0_reg_2145 <= acc_5_V_fu_3717_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_5_0_reg_2145 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_60_0_reg_1430 <= acc_60_V_fu_4047_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_60_0_reg_1430 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_61_0_reg_1417 <= acc_61_V_fu_4053_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_61_0_reg_1417 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_62_0_reg_1404 <= acc_62_V_fu_4059_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_62_0_reg_1404 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_63_0_reg_1391 <= acc_63_V_fu_4065_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_63_0_reg_1391 <= 16'd256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_6_0_reg_2132 <= acc_6_V_fu_3723_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_6_0_reg_2132 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_7_0_reg_2119 <= acc_7_V_fu_3729_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_7_0_reg_2119 <= 16'd512;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_8_0_reg_2106 <= acc_8_V_fu_3735_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_8_0_reg_2106 <= 16'd384;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1) & (icmp_ln336_reg_4602_pp0_iter2_reg == 1'd0))) begin
        acc_V_9_0_reg_2093 <= acc_9_V_fu_3741_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        acc_V_9_0_reg_2093 <= 16'd128;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln206_fu_2940_p2 == 1'd0))) begin
        i1_0_i_reg_1380 <= 7'd0;
    end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd0))) begin
        i1_0_i_reg_1380 <= i1_fu_2958_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        i_0_i_reg_1369 <= i_reg_4575;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_i_reg_1369 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        i_ic_0_i_reg_2234 <= i_ic_reg_5332;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        i_ic_0_i_reg_2234 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_fu_3031_p2 == 1'd0))) begin
        in_index_reg_2223 <= ir_fu_3037_p2;
    end else if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        in_index_reg_2223 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        if ((1'b1 == ap_condition_3341)) begin
            pX_5 <= 32'd0;
        end else if ((1'b1 == ap_condition_3336)) begin
            pX_5 <= add_ln250_fu_4094_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_5342 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        pX_5_loc_0_fu_764 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_4088_p2 == 1'd0) & (1'd0 == and_ln215_8_reg_4598)) | ((icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln237_fu_4088_p2 == 1'd0))))) begin
        pX_5_loc_0_fu_764 <= add_ln250_fu_4094_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pX_5_loc_0_fu_764 <= pX_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        if ((1'b1 == ap_condition_3360)) begin
            pY_5 <= 32'd0;
        end else if ((1'b1 == ap_condition_3355)) begin
            pY_5 <= add_ln245_fu_4153_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd1) & (1'd0 == and_ln215_8_reg_4598)) | ((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd1))))) begin
        pY_5_loc_0_fu_772 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_4088_p2 == 1'd1) & (1'd0 == and_ln215_8_reg_4598) & (icmp_ln241_fu_4147_p2 == 1'd0)) | ((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd0))))) begin
        pY_5_loc_0_fu_772 <= add_ln245_fu_4153_p2;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        pY_5_loc_0_fu_772 <= pY_5;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        if ((1'b1 == ap_condition_3341)) begin
            sX_5 <= 32'd0;
        end else if ((1'b1 == ap_condition_3336)) begin
            sX_5 <= select_ln252_fu_4112_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_5342 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        sX_5_loc_0_fu_768 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_4088_p2 == 1'd0) & (1'd0 == and_ln215_8_reg_4598)) | ((icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln237_fu_4088_p2 == 1'd0))))) begin
        sX_5_loc_0_fu_768 <= select_ln252_fu_4112_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sX_5_loc_0_fu_768 <= sX_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd1) & (1'd0 == and_ln215_8_reg_4598)) | ((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd1))))) begin
        sY_5_loc_0_fu_776 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (((icmp_ln237_fu_4088_p2 == 1'd1) & (1'd0 == and_ln215_8_reg_4598) & (icmp_ln241_fu_4147_p2 == 1'd0)) | ((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd0))))) begin
        sY_5_loc_0_fu_776 <= select_ln247_fu_4171_p3;
    end else if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        sY_5_loc_0_fu_776 <= sY_5;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        and_ln215_8_reg_4598 <= and_ln215_8_fu_3025_p2;
        icmp_ln215_10_reg_4593 <= icmp_ln215_10_fu_2975_p2;
        icmp_ln215_reg_4588 <= icmp_ln215_fu_2969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'd1 == and_ln215_8_reg_4598) & (1'b1 == ap_CS_fsm_state41))) begin
        i_ic_reg_5332 <= i_ic_fu_4077_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        i_reg_4575 <= i_fu_2946_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & ((icmp_ln226_fu_4071_p2 == 1'd1) | (1'd0 == and_ln215_8_reg_4598)))) begin
        icmp_ln237_reg_5342 <= icmp_ln237_fu_4088_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln336_reg_4602 <= icmp_ln336_fu_3031_p2;
        icmp_ln336_reg_4602_pp0_iter1_reg <= icmp_ln336_reg_4602;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln336_reg_4602_pp0_iter2_reg <= icmp_ln336_reg_4602_pp0_iter1_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln336_reg_4602 == 1'd0))) begin
        layer_in_V_load_reg_4621 <= layer_in_V_q0;
        tmp_127_reg_4694 <= {{w12_V_q0[11:6]}};
        tmp_128_reg_4699 <= {{w12_V_q0[17:12]}};
        tmp_129_reg_4704 <= {{w12_V_q0[23:18]}};
        tmp_130_reg_4709 <= {{w12_V_q0[29:24]}};
        tmp_131_reg_4714 <= {{w12_V_q0[35:30]}};
        tmp_132_reg_4719 <= {{w12_V_q0[41:36]}};
        tmp_133_reg_4724 <= {{w12_V_q0[47:42]}};
        tmp_134_reg_4729 <= {{w12_V_q0[53:48]}};
        tmp_135_reg_4734 <= {{w12_V_q0[59:54]}};
        tmp_136_reg_4739 <= {{w12_V_q0[65:60]}};
        tmp_137_reg_4744 <= {{w12_V_q0[71:66]}};
        tmp_138_reg_4749 <= {{w12_V_q0[77:72]}};
        tmp_139_reg_4754 <= {{w12_V_q0[83:78]}};
        tmp_140_reg_4759 <= {{w12_V_q0[89:84]}};
        tmp_141_reg_4764 <= {{w12_V_q0[95:90]}};
        tmp_142_reg_4769 <= {{w12_V_q0[101:96]}};
        tmp_143_reg_4774 <= {{w12_V_q0[107:102]}};
        tmp_144_reg_4779 <= {{w12_V_q0[113:108]}};
        tmp_145_reg_4784 <= {{w12_V_q0[119:114]}};
        tmp_146_reg_4789 <= {{w12_V_q0[125:120]}};
        tmp_147_reg_4794 <= {{w12_V_q0[131:126]}};
        tmp_148_reg_4799 <= {{w12_V_q0[137:132]}};
        tmp_149_reg_4804 <= {{w12_V_q0[143:138]}};
        tmp_150_reg_4809 <= {{w12_V_q0[149:144]}};
        tmp_151_reg_4814 <= {{w12_V_q0[155:150]}};
        tmp_152_reg_4819 <= {{w12_V_q0[161:156]}};
        tmp_153_reg_4824 <= {{w12_V_q0[167:162]}};
        tmp_154_reg_4829 <= {{w12_V_q0[173:168]}};
        tmp_155_reg_4834 <= {{w12_V_q0[179:174]}};
        tmp_156_reg_4839 <= {{w12_V_q0[185:180]}};
        tmp_157_reg_4844 <= {{w12_V_q0[191:186]}};
        tmp_158_reg_4849 <= {{w12_V_q0[197:192]}};
        tmp_159_reg_4854 <= {{w12_V_q0[203:198]}};
        tmp_160_reg_4859 <= {{w12_V_q0[209:204]}};
        tmp_161_reg_4864 <= {{w12_V_q0[215:210]}};
        tmp_162_reg_4869 <= {{w12_V_q0[221:216]}};
        tmp_163_reg_4874 <= {{w12_V_q0[227:222]}};
        tmp_164_reg_4879 <= {{w12_V_q0[233:228]}};
        tmp_165_reg_4884 <= {{w12_V_q0[239:234]}};
        tmp_166_reg_4889 <= {{w12_V_q0[245:240]}};
        tmp_167_reg_4894 <= {{w12_V_q0[251:246]}};
        tmp_168_reg_4899 <= {{w12_V_q0[257:252]}};
        tmp_169_reg_4904 <= {{w12_V_q0[263:258]}};
        tmp_170_reg_4909 <= {{w12_V_q0[269:264]}};
        tmp_171_reg_4914 <= {{w12_V_q0[275:270]}};
        tmp_172_reg_4919 <= {{w12_V_q0[281:276]}};
        tmp_173_reg_4924 <= {{w12_V_q0[287:282]}};
        tmp_174_reg_4929 <= {{w12_V_q0[293:288]}};
        tmp_175_reg_4934 <= {{w12_V_q0[299:294]}};
        tmp_176_reg_4939 <= {{w12_V_q0[305:300]}};
        tmp_177_reg_4944 <= {{w12_V_q0[311:306]}};
        tmp_178_reg_4949 <= {{w12_V_q0[317:312]}};
        tmp_179_reg_4954 <= {{w12_V_q0[323:318]}};
        tmp_180_reg_4959 <= {{w12_V_q0[329:324]}};
        tmp_181_reg_4964 <= {{w12_V_q0[335:330]}};
        tmp_182_reg_4969 <= {{w12_V_q0[341:336]}};
        tmp_183_reg_4974 <= {{w12_V_q0[347:342]}};
        tmp_184_reg_4979 <= {{w12_V_q0[353:348]}};
        tmp_185_reg_4984 <= {{w12_V_q0[359:354]}};
        tmp_186_reg_4989 <= {{w12_V_q0[365:360]}};
        tmp_187_reg_4994 <= {{w12_V_q0[371:366]}};
        tmp_188_reg_4999 <= {{w12_V_q0[377:372]}};
        tmp_189_reg_5004 <= {{w12_V_q0[382:378]}};
        trunc_ln344_reg_4689 <= trunc_ln344_fu_3049_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln237_reg_5342 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        sY_5 <= sY_5_loc_0_fu_776;
    end
end

always @ (*) begin
    if ((icmp_ln336_fu_3031_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state5 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state5 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd0))) begin
        data_V_V_blk_n = data_V_V_empty_n;
    end else begin
        data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd0))) begin
        data_V_V_read = 1'b1;
    end else begin
        data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp301) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp302) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp303) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp304) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp305) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp306) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp307) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp308) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp309) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp310) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp311) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp312) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp313) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp314) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp315) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp316) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp317))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp318))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp319))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp320))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp321))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp322))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp323))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp324))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp325))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp326))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp327))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp328))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp329))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp330))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp331))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp332))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp333))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp334))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp335))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp336))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp337))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp338))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp339))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp340))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp341))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp342))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp343))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp344))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp345))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp346))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp347))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp348))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp349))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp350))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp351))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp352))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp353))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp354))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp355))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp356))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp357))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp358))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp359))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp360))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp361))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp362))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp363))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp365))) begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_ap_ce = 1'b1;
    end else begin
        grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln206_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_address0 = zext_ln344_fu_3043_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_address0;
    end else begin
        layer_in_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        layer_in_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_ce0;
    end else begin
        layer_in_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        layer_in_V_we0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_output_V_we0;
    end else begin
        layer_in_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        layer_out_i_address0 = zext_ln228_fu_4083_p1;
    end else if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address0 = 64'd62;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address0 = 64'd60;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address0 = 64'd58;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address0 = 64'd56;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address0 = 64'd54;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address0 = 64'd52;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address0 = 64'd50;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address0 = 64'd48;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address0 = 64'd46;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address0 = 64'd44;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address0 = 64'd42;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address0 = 64'd40;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address0 = 64'd38;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address0 = 64'd36;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address0 = 64'd34;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address0 = 64'd32;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address0 = 64'd30;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address0 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address0 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address0 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address0 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address0 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address0 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address0 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address0 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address0 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address0 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address0 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address0 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address0 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address0 = 64'd0;
    end else begin
        layer_out_i_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_address1 = 64'd63;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_address1 = 64'd61;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_address1 = 64'd59;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_address1 = 64'd57;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_address1 = 64'd55;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_address1 = 64'd53;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_address1 = 64'd51;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_address1 = 64'd49;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_address1 = 64'd47;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_address1 = 64'd45;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_address1 = 64'd43;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_address1 = 64'd41;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_address1 = 64'd39;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_address1 = 64'd37;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_address1 = 64'd35;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_address1 = 64'd33;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_address1 = 64'd31;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_address1 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_address1 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_address1 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_address1 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_address1 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_address1 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_address1 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_address1 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_address1 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_address1 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_address1 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_address1 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_address1 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_address1 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_address1 = 64'd1;
    end else begin
        layer_out_i_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_ce0 = 1'b1;
    end else begin
        layer_out_i_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_ce1 = 1'b1;
    end else begin
        layer_out_i_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d0 = acc_V_62_0_reg_1404;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d0 = acc_V_60_0_reg_1430;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d0 = acc_V_58_0_reg_1456;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d0 = acc_V_56_0_reg_1482;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d0 = acc_V_54_0_reg_1508;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d0 = acc_V_52_0_reg_1534;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d0 = acc_V_50_0_reg_1560;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d0 = acc_V_48_0_reg_1586;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d0 = acc_V_46_0_reg_1612;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d0 = acc_V_44_0_reg_1638;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d0 = acc_V_42_0_reg_1664;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d0 = acc_V_40_0_reg_1690;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d0 = acc_V_38_0_reg_1716;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d0 = acc_V_36_0_reg_1742;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d0 = acc_V_34_0_reg_1768;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d0 = acc_V_32_0_reg_1794;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d0 = acc_V_30_0_reg_1820;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d0 = acc_V_28_0_reg_1846;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d0 = acc_V_26_0_reg_1872;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d0 = acc_V_24_0_reg_1898;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d0 = acc_V_22_0_reg_1924;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d0 = acc_V_20_0_reg_1950;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d0 = acc_V_18_0_reg_1976;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d0 = acc_V_16_0_reg_2002;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d0 = acc_V_14_0_reg_2028;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d0 = acc_V_12_0_reg_2054;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d0 = acc_V_10_0_reg_2080;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d0 = acc_V_8_0_reg_2106;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d0 = acc_V_6_0_reg_2132;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d0 = acc_V_4_0_reg_2158;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d0 = acc_V_2_0_reg_2184;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d0 = acc_V_0_0_reg_2210;
    end else begin
        layer_out_i_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        layer_out_i_d1 = acc_V_63_0_reg_1391;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        layer_out_i_d1 = acc_V_61_0_reg_1417;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        layer_out_i_d1 = acc_V_59_0_reg_1443;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        layer_out_i_d1 = acc_V_57_0_reg_1469;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        layer_out_i_d1 = acc_V_55_0_reg_1495;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        layer_out_i_d1 = acc_V_53_0_reg_1521;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        layer_out_i_d1 = acc_V_51_0_reg_1547;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        layer_out_i_d1 = acc_V_49_0_reg_1573;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        layer_out_i_d1 = acc_V_47_0_reg_1599;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        layer_out_i_d1 = acc_V_45_0_reg_1625;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        layer_out_i_d1 = acc_V_43_0_reg_1651;
    end else if ((1'b1 == ap_CS_fsm_state29)) begin
        layer_out_i_d1 = acc_V_41_0_reg_1677;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        layer_out_i_d1 = acc_V_39_0_reg_1703;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        layer_out_i_d1 = acc_V_37_0_reg_1729;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        layer_out_i_d1 = acc_V_35_0_reg_1755;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        layer_out_i_d1 = acc_V_33_0_reg_1781;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        layer_out_i_d1 = acc_V_31_0_reg_1807;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        layer_out_i_d1 = acc_V_29_0_reg_1833;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        layer_out_i_d1 = acc_V_27_0_reg_1859;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        layer_out_i_d1 = acc_V_25_0_reg_1885;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        layer_out_i_d1 = acc_V_23_0_reg_1911;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        layer_out_i_d1 = acc_V_21_0_reg_1937;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        layer_out_i_d1 = acc_V_19_0_reg_1963;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        layer_out_i_d1 = acc_V_17_0_reg_1989;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        layer_out_i_d1 = acc_V_15_0_reg_2015;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        layer_out_i_d1 = acc_V_13_0_reg_2041;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        layer_out_i_d1 = acc_V_11_0_reg_2067;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        layer_out_i_d1 = acc_V_9_0_reg_2093;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        layer_out_i_d1 = acc_V_7_0_reg_2119;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        layer_out_i_d1 = acc_V_5_0_reg_2145;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        layer_out_i_d1 = acc_V_3_0_reg_2171;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        layer_out_i_d1 = acc_V_1_0_reg_2197;
    end else begin
        layer_out_i_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_we0 = 1'b1;
    end else begin
        layer_out_i_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state39) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35) | (1'b1 == ap_CS_fsm_state34) | (1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state40))) begin
        layer_out_i_we1 = 1'b1;
    end else begin
        layer_out_i_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        res_V_V_blk_n = res_V_V_full_n;
    end else begin
        res_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
        res_V_V_write = 1'b1;
    end else begin
        res_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd0))) begin
        tmpdata_V_address0 = zext_ln210_fu_2964_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_address0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_data_V_address0;
    end else begin
        tmpdata_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd0))) begin
        tmpdata_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        tmpdata_V_ce0 = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_data_V_ce0;
    end else begin
        tmpdata_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd0))) begin
        tmpdata_V_we0 = 1'b1;
    end else begin
        tmpdata_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        w12_V_ce0 = 1'b1;
    end else begin
        w12_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln206_fu_2940_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0)) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln208_fu_2952_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'd1 == and_ln215_8_fu_3025_p2) & (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4) & (1'd0 == and_ln215_8_fu_3025_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_3031_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)) & ~((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter2 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_enable_reg_pp0_iter1 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln336_fu_3031_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & ((icmp_ln226_fu_4071_p2 == 1'd1) | (1'd0 == and_ln215_8_reg_4598)))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            if (((res_V_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state42))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign acc_0_V_fu_3687_p2 = (acc_V_0_0_reg_2210 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2508_ap_return);

assign acc_10_V_fu_3747_p2 = (acc_V_10_0_reg_2080 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2568_ap_return);

assign acc_11_V_fu_3753_p2 = (acc_V_11_0_reg_2067 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2574_ap_return);

assign acc_12_V_fu_3759_p2 = (acc_V_12_0_reg_2054 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2580_ap_return);

assign acc_13_V_fu_3765_p2 = (acc_V_13_0_reg_2041 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2586_ap_return);

assign acc_14_V_fu_3771_p2 = (acc_V_14_0_reg_2028 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2592_ap_return);

assign acc_15_V_fu_3777_p2 = (acc_V_15_0_reg_2015 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2598_ap_return);

assign acc_16_V_fu_3783_p2 = (acc_V_16_0_reg_2002 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2604_ap_return);

assign acc_17_V_fu_3789_p2 = (acc_V_17_0_reg_1989 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2610_ap_return);

assign acc_18_V_fu_3795_p2 = (acc_V_18_0_reg_1976 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2616_ap_return);

assign acc_19_V_fu_3801_p2 = (acc_V_19_0_reg_1963 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2622_ap_return);

assign acc_1_V_fu_3693_p2 = (acc_V_1_0_reg_2197 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2514_ap_return);

assign acc_20_V_fu_3807_p2 = (acc_V_20_0_reg_1950 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2628_ap_return);

assign acc_21_V_fu_3813_p2 = (acc_V_21_0_reg_1937 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2634_ap_return);

assign acc_22_V_fu_3819_p2 = (acc_V_22_0_reg_1924 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2640_ap_return);

assign acc_23_V_fu_3825_p2 = (acc_V_23_0_reg_1911 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2646_ap_return);

assign acc_24_V_fu_3831_p2 = (acc_V_24_0_reg_1898 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2652_ap_return);

assign acc_25_V_fu_3837_p2 = (acc_V_25_0_reg_1885 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2658_ap_return);

assign acc_26_V_fu_3843_p2 = (acc_V_26_0_reg_1872 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2664_ap_return);

assign acc_27_V_fu_3849_p2 = (acc_V_27_0_reg_1859 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2670_ap_return);

assign acc_28_V_fu_3855_p2 = (acc_V_28_0_reg_1846 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2676_ap_return);

assign acc_29_V_fu_3861_p2 = (acc_V_29_0_reg_1833 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2682_ap_return);

assign acc_2_V_fu_3699_p2 = (acc_V_2_0_reg_2184 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2520_ap_return);

assign acc_30_V_fu_3867_p2 = (acc_V_30_0_reg_1820 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2688_ap_return);

assign acc_31_V_fu_3873_p2 = (acc_V_31_0_reg_1807 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2694_ap_return);

assign acc_32_V_fu_3879_p2 = (acc_V_32_0_reg_1794 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2700_ap_return);

assign acc_33_V_fu_3885_p2 = (acc_V_33_0_reg_1781 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2706_ap_return);

assign acc_34_V_fu_3891_p2 = (acc_V_34_0_reg_1768 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2712_ap_return);

assign acc_35_V_fu_3897_p2 = (acc_V_35_0_reg_1755 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2718_ap_return);

assign acc_36_V_fu_3903_p2 = (acc_V_36_0_reg_1742 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2724_ap_return);

assign acc_37_V_fu_3909_p2 = (acc_V_37_0_reg_1729 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2730_ap_return);

assign acc_38_V_fu_3915_p2 = (acc_V_38_0_reg_1716 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2736_ap_return);

assign acc_39_V_fu_3921_p2 = (acc_V_39_0_reg_1703 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2742_ap_return);

assign acc_3_V_fu_3705_p2 = (acc_V_3_0_reg_2171 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2526_ap_return);

assign acc_40_V_fu_3927_p2 = (acc_V_40_0_reg_1690 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2748_ap_return);

assign acc_41_V_fu_3933_p2 = (acc_V_41_0_reg_1677 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2754_ap_return);

assign acc_42_V_fu_3939_p2 = (acc_V_42_0_reg_1664 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2760_ap_return);

assign acc_43_V_fu_3945_p2 = (acc_V_43_0_reg_1651 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2766_ap_return);

assign acc_44_V_fu_3951_p2 = (acc_V_44_0_reg_1638 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2772_ap_return);

assign acc_45_V_fu_3957_p2 = (acc_V_45_0_reg_1625 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2778_ap_return);

assign acc_46_V_fu_3963_p2 = (acc_V_46_0_reg_1612 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2784_ap_return);

assign acc_47_V_fu_3969_p2 = (acc_V_47_0_reg_1599 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2790_ap_return);

assign acc_48_V_fu_3975_p2 = (acc_V_48_0_reg_1586 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2796_ap_return);

assign acc_49_V_fu_3981_p2 = (acc_V_49_0_reg_1573 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2802_ap_return);

assign acc_4_V_fu_3711_p2 = (acc_V_4_0_reg_2158 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2532_ap_return);

assign acc_50_V_fu_3987_p2 = (acc_V_50_0_reg_1560 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2808_ap_return);

assign acc_51_V_fu_3993_p2 = (acc_V_51_0_reg_1547 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2814_ap_return);

assign acc_52_V_fu_3999_p2 = (acc_V_52_0_reg_1534 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2820_ap_return);

assign acc_53_V_fu_4005_p2 = (acc_V_53_0_reg_1521 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2826_ap_return);

assign acc_54_V_fu_4011_p2 = (acc_V_54_0_reg_1508 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2832_ap_return);

assign acc_55_V_fu_4017_p2 = (acc_V_55_0_reg_1495 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2838_ap_return);

assign acc_56_V_fu_4023_p2 = (acc_V_56_0_reg_1482 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2844_ap_return);

assign acc_57_V_fu_4029_p2 = (acc_V_57_0_reg_1469 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2850_ap_return);

assign acc_58_V_fu_4035_p2 = (acc_V_58_0_reg_1456 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2856_ap_return);

assign acc_59_V_fu_4041_p2 = (acc_V_59_0_reg_1443 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2862_ap_return);

assign acc_5_V_fu_3717_p2 = (acc_V_5_0_reg_2145 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2538_ap_return);

assign acc_60_V_fu_4047_p2 = (acc_V_60_0_reg_1430 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2868_ap_return);

assign acc_61_V_fu_4053_p2 = (acc_V_61_0_reg_1417 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2874_ap_return);

assign acc_62_V_fu_4059_p2 = (acc_V_62_0_reg_1404 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2880_ap_return);

assign acc_63_V_fu_4065_p2 = (acc_V_63_0_reg_1391 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_ap_return);

assign acc_6_V_fu_3723_p2 = (acc_V_6_0_reg_2132 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2544_ap_return);

assign acc_7_V_fu_3729_p2 = (acc_V_7_0_reg_2119 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2550_ap_return);

assign acc_8_V_fu_3735_p2 = (acc_V_8_0_reg_2106 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2556_ap_return);

assign acc_9_V_fu_3741_p2 = (acc_V_9_0_reg_2093 + grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2562_ap_return);

assign add_ln245_fu_4153_p2 = (pY_5_loc_0_fu_772 + 32'd1);

assign add_ln247_fu_4165_p2 = (sY_5_loc_0_fu_776 + 32'd1);

assign add_ln250_fu_4094_p2 = (pX_5_loc_0_fu_764 + 32'd1);

assign add_ln252_fu_4106_p2 = (sX_5_loc_0_fu_768 + 32'd1);

assign and_ln215_7_fu_3019_p2 = (icmp_ln215_12_fu_3007_p2 & icmp_ln215_11_fu_2991_p2);

assign and_ln215_8_fu_3025_p2 = (and_ln215_fu_3013_p2 & and_ln215_7_fu_3019_p2);

assign and_ln215_fu_3013_p2 = (icmp_ln215_fu_2969_p2 & icmp_ln215_10_fu_2975_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd5];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp301 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp302 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp303 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp304 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp305 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp306 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp307 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp308 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp309 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp310 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp311 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp312 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp313 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp314 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp315 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp316 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp317 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp318 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp319 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp320 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp321 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp322 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp323 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp324 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp325 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp326 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp327 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp328 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp329 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp330 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp331 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp332 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp333 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp334 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp335 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp336 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp337 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp338 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp339 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp340 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp341 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp342 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp343 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp344 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp345 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp346 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp347 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp348 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp349 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp350 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp351 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp352 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp353 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp354 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp355 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp356 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp357 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp358 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp359 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp360 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp361 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp362 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp363 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001_ignoreCallOp365 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

always @ (*) begin
    ap_block_state3 = ((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0));
end

always @ (*) begin
    ap_block_state3_ignore_call4 = ((data_V_V_empty_n == 1'b0) & (icmp_ln208_fu_2952_p2 == 1'd0));
end

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2_ignore_call98 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call10 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call100 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call102 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call104 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call106 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call108 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call110 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call112 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call114 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call116 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call118 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call12 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call120 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call122 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call124 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call126 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call128 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call130 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call132 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call135 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call14 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call16 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call18 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call20 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call22 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call24 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call26 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call28 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call30 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call32 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call34 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call36 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call38 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call40 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call42 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call44 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call46 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call48 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call50 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call52 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call54 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call56 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call58 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call60 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call62 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call64 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call66 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call68 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call70 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call72 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call74 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call76 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call78 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call8 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call80 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call82 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call84 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call86 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call88 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call90 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call92 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call94 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call96 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3_ignore_call98 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_3336 = (((icmp_ln237_fu_4088_p2 == 1'd0) & (1'd0 == and_ln215_8_reg_4598)) | ((icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln237_fu_4088_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_3341 = (((icmp_ln237_fu_4088_p2 == 1'd1) & (1'd0 == and_ln215_8_reg_4598)) | ((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln226_fu_4071_p2 == 1'd1)));
end

always @ (*) begin
    ap_condition_3355 = (((icmp_ln237_fu_4088_p2 == 1'd1) & (1'd0 == and_ln215_8_reg_4598) & (icmp_ln241_fu_4147_p2 == 1'd0)) | ((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd0)));
end

always @ (*) begin
    ap_condition_3360 = (((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd1) & (1'd0 == and_ln215_8_reg_4598)) | ((icmp_ln237_fu_4088_p2 == 1'd1) & (icmp_ln226_fu_4071_p2 == 1'd1) & (icmp_ln241_fu_4147_p2 == 1'd1)));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_ready = internal_ap_ready;

assign grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start = grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config12_s_fu_2245_ap_start_reg;

assign grp_product_dense_ap_fixed_ap_fixed_ap_fixed_16_4_5_3_0_s_fu_2886_w_V = $signed(tmp_189_reg_5004);

assign i1_fu_2958_p2 = (i1_0_i_reg_1380 + 7'd1);

assign i_fu_2946_p2 = (i_0_i_reg_1369 + 8'd1);

assign i_ic_fu_4077_p2 = (i_ic_0_i_reg_2234 + 7'd1);

assign icmp_ln206_fu_2940_p2 = ((i_0_i_reg_1369 == 8'd225) ? 1'b1 : 1'b0);

assign icmp_ln208_fu_2952_p2 = ((i1_0_i_reg_1380 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln215_10_fu_2975_p2 = ((sY_5_loc_0_fu_776 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln215_11_fu_2991_p2 = (($signed(tmp_190_fu_2981_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_12_fu_3007_p2 = (($signed(tmp_191_fu_2997_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln215_fu_2969_p2 = ((sX_5_loc_0_fu_768 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln226_fu_4071_p2 = ((i_ic_0_i_reg_2234 == 7'd64) ? 1'b1 : 1'b0);

assign icmp_ln237_fu_4088_p2 = ((pX_5_loc_0_fu_764 == 32'd14) ? 1'b1 : 1'b0);

assign icmp_ln241_fu_4147_p2 = ((pY_5_loc_0_fu_772 == 32'd14) ? 1'b1 : 1'b0);

assign icmp_ln336_fu_3031_p2 = ((in_index_reg_2223 == 10'd576) ? 1'b1 : 1'b0);

assign ir_fu_3037_p2 = (in_index_reg_2223 + 10'd1);

assign res_V_V_din = layer_out_i_q0;

assign select_ln247_fu_4171_p3 = ((icmp_ln215_10_reg_4593[0:0] === 1'b1) ? 32'd2 : add_ln247_fu_4165_p2);

assign select_ln252_fu_4112_p3 = ((icmp_ln215_reg_4588[0:0] === 1'b1) ? 32'd2 : add_ln252_fu_4106_p2);

assign start_out = real_start;

assign tmp_190_fu_2981_p4 = {{pY_5_loc_0_fu_772[31:1]}};

assign tmp_191_fu_2997_p4 = {{pX_5_loc_0_fu_764[31:1]}};

assign trunc_ln344_fu_3049_p1 = w12_V_q0[5:0];

assign w12_V_address0 = zext_ln344_fu_3043_p1;

assign zext_ln210_fu_2964_p1 = i1_0_i_reg_1380;

assign zext_ln228_fu_4083_p1 = i_ic_0_i_reg_2234;

assign zext_ln344_fu_3043_p1 = in_index_reg_2223;

endmodule //conv_2d_cl_me_ap_fixed_ap_fixed_16_4_5_3_0_config12_s
