set _CHIPNAME esp8266

transport select jtag

reset_config trst_and_srst

adapter_khz 1000

jtag newtap $_CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f

set _TARGETNAME $_CHIPNAME.cpu
target create $_TARGETNAME xtensa -endian little -chain-position $_TARGETNAME

# esp8266 seems to have a quirk where the JTAG hardware doesn't work
# at all for ~20ms after RST is released. We do a custom reset to
# avoid JTAG layer errors
proc init_reset {mode} {
        # assert both resets (SRST/TRST not a clear division on esp8266 anyhow)
        jtag_reset 1 1
        sleep 30
        jtag_reset 0 0

	# wait for debug port to wake up
	sleep 30

	# validate scanchain
	jtag arp_init
}


# Disable system watchdog when halted to avoid unexpected resets
$_TARGETNAME configure -event halted {
	stop_wdt
}

proc stop_wdt { } {
	mww 0x60000900 0
}
