Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Agc/Desktop/New folder/Az9_Adnan_Rose/BasicComputer_tb_isim_beh.exe -prj C:/Users/Agc/Desktop/New folder/Az9_Adnan_Rose/BasicComputer_tb_beh.prj work.BasicComputer_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Agc/Desktop/New folder/Az9_Adnan_Rose/RAM.vhd" into library work
Parsing VHDL file "C:/Users/Agc/Desktop/New folder/Az9_Adnan_Rose/CPU.vhd" into library work
Parsing VHDL file "C:/Users/Agc/Desktop/New folder/Az9_Adnan_Rose/basic_comp.vhd" into library work
Parsing VHDL file "C:/Users/Agc/Desktop/New folder/Az9_Adnan_Rose/basic_comp_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture cpu_arch of entity CPU8BIT2 [cpu8bit2_default]
Compiling architecture behavioral of entity RAM16x8 [ram16x8_default]
Compiling architecture struct of entity BasicComputer [basiccomputer_default]
Compiling architecture behavioral of entity basiccomputer_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 12 VHDL Units
Built simulation executable C:/Users/Agc/Desktop/New folder/Az9_Adnan_Rose/BasicComputer_tb_isim_beh.exe
Fuse Memory Usage: 37216 KB
Fuse CPU Usage: 265 ms
