Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Sun Mar 26 19:58:49 2017
| Host         : DESKTOP-2SMIO6T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 109 register/latch pins with no clock driven by root clock pin: design_1_i/clockdivider_0/U0/divided_clock_reg[15]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/counter_0/U0/increment_reg[13]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 493 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.704        0.000                      0                   32        0.252        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.704        0.000                      0                   32        0.252        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.704ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.294ns  (logic 1.540ns (67.119%)  route 0.754ns (32.881%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.701     5.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y71         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.754     6.514    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.036 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.598 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.598    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_6
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.578    15.001    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[13]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.062    15.302    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -7.598    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.273ns  (logic 1.519ns (66.815%)  route 0.754ns (33.185%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.701     5.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y71         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.754     6.514    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.036 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.577 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.577    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_4
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.578    15.001    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.062    15.302    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -7.577    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.199ns  (logic 1.445ns (65.698%)  route 0.754ns (34.302%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.701     5.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y71         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.754     6.514    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.036 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.503 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.503    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_5
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.578    15.001    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[14]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.062    15.302    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 1.429ns (65.447%)  route 0.754ns (34.553%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.001ns = ( 15.001 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.701     5.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y71         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.754     6.514    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.036 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.264    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_0
    SLICE_X72Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.487 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.487    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_7
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.578    15.001    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y74         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[12]/C
                         clock pessimism              0.275    15.276    
                         clock uncertainty           -0.035    15.240    
    SLICE_X72Y74         FDRE (Setup_fdre_C_D)        0.062    15.302    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         15.302    
                         arrival time                          -7.487    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.820ns  (required time - arrival time)
  Source:                 design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 1.426ns (65.399%)  route 0.754ns (34.601%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.701     5.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y71         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.754     6.514    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.036 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.484 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.484    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_6
    SLICE_X72Y73         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.580    15.003    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y73         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[9]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X72Y73         FDRE (Setup_fdre_C_D)        0.062    15.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  7.820    

Slack (MET) :             7.834ns  (required time - arrival time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.620     5.223    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[1]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.395 r  design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.395    design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_6
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.927    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[13]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.062    15.229    design_1_i/clockdivider_0/U0/divided_clock_reg[13]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  7.834    

Slack (MET) :             7.841ns  (required time - arrival time)
  Source:                 design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 1.405ns (65.063%)  route 0.754ns (34.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.701     5.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y71         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.754     6.514    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.036 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.463 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.463    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_4
    SLICE_X72Y73         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.580    15.003    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y73         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[11]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X72Y73         FDRE (Setup_fdre_C_D)        0.062    15.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  7.841    

Slack (MET) :             7.855ns  (required time - arrival time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.620     5.223    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[1]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.374 r  design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.374    design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_4
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.927    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[15]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.062    15.229    design_1_i/clockdivider_0/U0/divided_clock_reg[15]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.374    
  -------------------------------------------------------------------
                         slack                                  7.855    

Slack (MET) :             7.915ns  (required time - arrival time)
  Source:                 design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.085ns  (logic 1.331ns (63.823%)  route 0.754ns (36.177%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.003ns = ( 15.003 - 10.000 ) 
    Source Clock Delay      (SCD):    5.304ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.701     5.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y71         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y71         FDRE (Prop_fdre_C_Q)         0.456     5.760 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.754     6.514    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X72Y71         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     7.036 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.036    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X72Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.150    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X72Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.389 r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.389    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_5
    SLICE_X72Y73         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.580    15.003    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/clk
    SLICE_X72Y73         FDRE                                         r  design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[10]/C
                         clock pessimism              0.275    15.278    
                         clock uncertainty           -0.035    15.242    
    SLICE_X72Y73         FDRE (Setup_fdre_C_D)        0.062    15.304    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         15.304    
                         arrival time                          -7.389    
  -------------------------------------------------------------------
                         slack                                  7.915    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.620     5.223    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.456     5.679 r  design_1_i/clockdivider_0/U0/divided_clock_reg[1]/Q
                         net (fo=1, routed)           0.480     6.159    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[1]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.833 r  design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.833    design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_0
    SLICE_X65Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.947 r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.947    design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_0
    SLICE_X65Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.061 r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.061    design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_0
    SLICE_X65Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.300 r  design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.300    design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_5
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.504    14.927    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[14]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X65Y82         FDRE (Setup_fdre_C_D)        0.062    15.229    design_1_i/clockdivider_0/U0/divided_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         15.229    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  7.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.480    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/clockdivider_0/U0/divided_clock_reg[11]/Q
                         net (fo=1, routed)           0.108     1.730    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[11]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_4
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.996    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[11]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.585    design_1_i/clockdivider_0/U0/divided_clock_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.559     1.478    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  design_1_i/clockdivider_0/U0/divided_clock_reg[3]/Q
                         net (fo=1, routed)           0.108     1.728    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[3]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_4
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.994    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[3]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clockdivider_0/U0/divided_clock_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.479    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/clockdivider_0/U0/divided_clock_reg[7]/Q
                         net (fo=1, routed)           0.108     1.729    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[7]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_4
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.995    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[7]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/clockdivider_0/U0/divided_clock_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.481    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  design_1_i/clockdivider_0/U0/divided_clock_reg[12]/Q
                         net (fo=1, routed)           0.105     1.728    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[12]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.843 r  design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.843    design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_7
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.997    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[12]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.586    design_1_i/clockdivider_0/U0/divided_clock_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.479    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]/Q
                         net (fo=1, routed)           0.105     1.726    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[4]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.841 r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.841    design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_7
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.995    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/clockdivider_0/U0/divided_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.480    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]/Q
                         net (fo=1, routed)           0.105     1.727    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[8]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_7
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.996    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.585    design_1_i/clockdivider_0/U0/divided_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.561     1.480    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y81         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  design_1_i/clockdivider_0/U0/divided_clock_reg[10]/Q
                         net (fo=1, routed)           0.109     1.731    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[10]
    SLICE_X65Y81         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.842 r  design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.842    design_1_i/clockdivider_0/U0/divided_clock_reg[8]_i_1_n_5
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.831     1.996    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y81         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[10]/C
                         clock pessimism             -0.515     1.480    
    SLICE_X65Y81         FDRE (Hold_fdre_C_D)         0.105     1.585    design_1_i/clockdivider_0/U0/divided_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.562     1.481    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y82         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  design_1_i/clockdivider_0/U0/divided_clock_reg[14]/Q
                         net (fo=1, routed)           0.109     1.732    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[14]
    SLICE_X65Y82         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.843    design_1_i/clockdivider_0/U0/divided_clock_reg[15]_i_1_n_5
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.832     1.997    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y82         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[14]/C
                         clock pessimism             -0.515     1.481    
    SLICE_X65Y82         FDRE (Hold_fdre_C_D)         0.105     1.586    design_1_i/clockdivider_0/U0/divided_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.559     1.478    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  design_1_i/clockdivider_0/U0/divided_clock_reg[2]/Q
                         net (fo=1, routed)           0.109     1.729    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[2]
    SLICE_X65Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    design_1_i/clockdivider_0/U0/divided_clock_reg[0]_i_1_n_5
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.829     1.994    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y79         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[2]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X65Y79         FDRE (Hold_fdre_C_D)         0.105     1.583    design_1_i/clockdivider_0/U0/divided_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/clockdivider_0/U0/divided_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/clockdivider_0/U0/divided_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.560     1.479    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y80         FDRE (Prop_fdre_C_Q)         0.141     1.620 r  design_1_i/clockdivider_0/U0/divided_clock_reg[6]/Q
                         net (fo=1, routed)           0.109     1.730    design_1_i/clockdivider_0/U0/divided_clock_reg_n_0_[6]
    SLICE_X65Y80         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    design_1_i/clockdivider_0/U0/divided_clock_reg[4]_i_1_n_5
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.830     1.995    design_1_i/clockdivider_0/U0/clk
    SLICE_X65Y80         FDRE                                         r  design_1_i/clockdivider_0/U0/divided_clock_reg[6]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X65Y80         FDRE (Hold_fdre_C_D)         0.105     1.584    design_1_i/clockdivider_0/U0/divided_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79    design_1_i/clockdivider_0/U0/divided_clock_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81    design_1_i/clockdivider_0/U0/divided_clock_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y81    design_1_i/clockdivider_0/U0/divided_clock_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79    design_1_i/clockdivider_0/U0/divided_clock_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y79    design_1_i/clockdivider_0/U0/divided_clock_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y82    design_1_i/clockdivider_0/U0/divided_clock_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    design_1_i/clockdivider_0/U0/divided_clock_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    design_1_i/clockdivider_0/U0/divided_clock_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    design_1_i/clockdivider_0/U0/divided_clock_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    design_1_i/clockdivider_0/U0/divided_clock_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79    design_1_i/clockdivider_0/U0/divided_clock_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81    design_1_i/clockdivider_0/U0/divided_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y73    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y73    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y72    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y72    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y72    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y72    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y73    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X72Y73    design_1_i/disp32bits_wrapper_0/U0/disp32bits_i/clockdivider_0/U0/divided_clock_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79    design_1_i/clockdivider_0/U0/divided_clock_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y79    design_1_i/clockdivider_0/U0/divided_clock_reg[0]/C



