xrun(64): 20.09-s001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
xrun: *W,FMDEF: The default file type mapping of .sv is being overwritten.
TOOL:	xrun(64)	20.09-s001: Started on Mar 22, 2025 at 23:55:15 EDT
xrun
	-gui
	+xm64bit
	-sv
	-vlogext .sv
	-f 00_src/flist.f
		00_src/BlackCell.sv
		00_src/GrayCell.sv
		00_src/BrentKung.sv
		00_src/xor16.sv
		00_src/pg16.sv
		00_src/BK256.sv
		00_src/modular_multiplication.sv
		00_src/modular_subtractor.sv
		00_src/modular_addition.sv
		00_src/ECPA.sv
	01_tb/tb_ECPA.sv
	-timescale 1ns/10ps
	+access+rcw
Recompiling... reason: file './00_src/ECPA.sv' is newer than expected.
	expected: Sat Mar 22 23:52:55 2025
	actual:   Sat Mar 22 23:55:02 2025
file: 00_src/ECPA.sv
	module worklib.ECPA:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb_ECPA
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.ECPA:sv <0x2d14f66d>
			streams: 117, words: 37630
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                4833      11
		Primitives:            18080       3
		Registers:               465     126
		Scalar wires:            480       -
		Expanded wires:        12032    2737
		Vectored wires:          208       -
		Always blocks:           214      37
		Initial blocks:            1       1
		Cont. assignments:       186      49
		Pseudo assignments:      568     181
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.tb_ECPA:sv
