<html>
<head>
<title>Welcome to Georgia Tech MARS Lab aka Microprocessor Architecture Research Soldiers</title>
<link rel="stylesheet" href="/style.css" type="text/css">
</head>
<body bgcolor=#1f4f22>
<table align=center valign=middle cellpadding=0 cellspacing=0>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
	<tr>
		<td></td>
		<td colspan=3><img src='/img/2_03.gif'></td>		
		<td></td>
	</tr>
	<tr>
		<td></td>
		<td background='/img/2_05.gif' width=30px></td>
		<td bgcolor=#ffffff>
			<table width=780px align=center valign=middle cellpadding=0 cellspacing=0>	
				<tr>		
					<td>
						<table width=100% cellpadding=0 cellspacing=0>							
							<tr>							
								<td align=left>
									<img src='/img/2_06.gif'>
								</td>
								<td align=right valign=bottom height=100%>
									<img src='/img/gt_logo.gif'>
								</td>
								<td width=10px>
								</td>
							</tr>
						</table>
					</td>
				</tr>	
				<tr>
					<td align=center>
						<img src='/img/w_bg.gif' width=1px height=3px><br>
						<img src='/img/2_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=760px>
							<tr>
								<td align=left width=50%><span class=mars2_><a href='http://www.gatech.edu'>Georgia Tech</a> > <a href='http://www.coe.gatech.edu'>CoE</a> > <a href='http://www.ece.gatech.edu'>ECE</a> > <a href='/index.html'>MARS</a></span></td>
								<td align=right width=50%><span class=mars2_>[ <a href='/mars.html'>MARS</a> | <a href='/people.html'>People</a> | <a href='/research.html'>Research</a> | <a href='/publications.html'>Publications</a> | <a href='/software.html'>Software</a> | <a href='/internal/internal.html'>Internal</a> ]</span></td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<table width=700px>
							<tr>
								<td width=100%>
									<img src='/img/w_bg.gif' width=1px height=50px><br>					
									<table width=100%>
										<tr>
											<td valign=top>
												<table width=100%>
													<tr valign=top height=50px>
														<td><span class=mars2t><b>Dean Lewis</b></span></td>
													</tr>
													<tr valign=bottom>
														<td>
<table width=100%>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Email</span>
	</td>
	<td><img src='/img/Dean-email.gif'></td>	
</tr>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Personal webpage</span>
	</td>
	<td>
                <span class=mars2_><a href='http://users.ece.gatech.edu/~dean/'>http://users.ece.gatech.edu/~dean/</a></span>
        </td>
</tr>
<tr>
	<td width=25% valign=top>
		<span class=mars2_>Research interest</span>
	</td>
	<td>
		<span class=mars2_>3D-IC processors</span>
	</td>
</tr>
</table>

														</td>
													</tr>	
												</table>
											</td>
											<td align=right>
												<img src='/img/Dean3.jpg' width=150px><br>
												<!-- span class=mars2_>First man on Mars</span -->
											</td>
										</tr>
									</table>
								</td>
							</tr>
							<tr>
								<td>
									<table>
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars2_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, <b>Dean L. Lewis</b>, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "3D-MAPS: 3D Massively Parallel Processor with Stacked Memory." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/pub/isscc12.pdf'>pdf</a>] [<a href='/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.iccd-conf.com/' target=_blank>ICCD</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b>, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores." In Proceedings of <i>the XXIX IEEE International Conference on Computer Design, pp.90-95</i>, University of Massachusetts, Amherst, USA, October, 2011.<br>[<a href='/pub/iccd11.pdf'>pdf</a>] [<a href='/present/iccd11.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>IEEE TCAD</span></td><td align='justify'><span class=mars2_>Xin Zhao, <b>Dean Lewis</b>, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars2_><b>Dean Lewis</b>, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars2_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, <b>Dean L. Lewis</b>, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars2_>Dong Hyuk Woo, Nak Hee Seong, <b>Dean L. Lewis</b>, and Hsien-Hsin S. Lee. "An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/pub/hpca16.pdf'>pdf</a>] [<a href='/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars2_>Xin Zhao, <b>Dean L. Lewis</b>, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "Architectural Evaluation of 3D Stacked RRAM Caches." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "Testing Circuit-Partitioned 3D IC Designs." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b>, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "High Performance Non-blocking Switch Design in 3D Die-Stacking Technology." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "Test Strategies for 3D Die Stacked Integrated Circuits." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.<br>[<a href='/pub/date3d09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/pub/itc07.pdf'>pdf</a>] [<a href='/present/itc07.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
<!-- start of generated html code-->
<tr><td align=center><span class=mars2t><b><br><br><br>All Refereed Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars2_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars2_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, <b>Dean L. Lewis</b>, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "3D-MAPS: 3D Massively Parallel Processor with Stacked Memory." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/pub/isscc12.pdf'>pdf</a>] [<a href='/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.iccd-conf.com/' target=_blank>ICCD</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b>, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores." In Proceedings of <i>the XXIX IEEE International Conference on Computer Design, pp.90-95</i>, University of Massachusetts, Amherst, USA, October, 2011.<br>[<a href='/pub/iccd11.pdf'>pdf</a>] [<a href='/present/iccd11.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_>IEEE TCAD</span></td><td align='justify'><span class=mars2_>Xin Zhao, <b>Dean Lewis</b>, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Low-Power Clock Tree Design for Pre-Bond Testing of 3D Stacked ICs." In <i>IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems</i>, Vol. 30, Issue 5, pp.732-745, 2011.<br>[<a href='/pub/tcad11.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://3dtest.tttc-events.org/' target=_blank>3D-TEST</a></span></td><td align='justify'><span class=mars2_><b>Dean Lewis</b>, Michael Healy, Mohammad Hossain, Tzu-Wei Lin, Mohit Pathak, Hemant Sane, Sung Kyu Lim, Gabriel Loh, and Hsien-Hsin S. Lee. "Design and test of 3D-MAPS, a 3D Die-Stack Many-Core Processor." In <i>the first IEEE International Workshop on Testing Three-Dimensional Stacked Integrated Circuits (poster)</i>, Austin, Texas, November, 2010.<br>[<a href='/pub/3dtest10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars2_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, <b>Dean L. Lewis</b>, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars2_>Dong Hyuk Woo, Nak Hee Seong, <b>Dean L. Lewis</b>, and Hsien-Hsin S. Lee. "An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/pub/hpca16.pdf'>pdf</a>] [<a href='/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars2_>Xin Zhao, <b>Dean L. Lewis</b>, Hsien-Hsin S. Lee, and Sung Kyu Lim. "Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "Architectural Evaluation of 3D Stacked RRAM Caches." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "Testing Circuit-Partitioned 3D IC Designs." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b>, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "High Performance Non-blocking Switch Design in 3D Die-Stacking Technology." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.date-conference.com/node/552' target=_blank>3D Integration</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "Test Strategies for 3D Die Stacked Integrated Circuits." In <i>Workshop on 3D Integration --- Technology, Architecture, Design, Automation, and Test in conjunction with Design, Automation and Test in Europe (DATE-09)</i>, Nice, France, April, 2009.<br>[<a href='/pub/date3d09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars2_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars2_><b>Dean L. Lewis</b> and Hsien-Hsin S. Lee. "A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/pub/itc07.pdf'>pdf</a>] [<a href='/present/itc07.ppt'>slides</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
									</table>									
								</td>
							</tr>
							<tr>
								<td>
									<img src='/img/w_bg.gif' width=1px height=50px>
								</td>
							</tr>
						</table>
					</td>
				</tr>
				<tr>
					<td align=center>
						<img src='/img/2_bg.gif' width=760px height=1px>
					</td>
				</tr>
				<tr>
					<td align=center>						
						<table width=100%>
							<tr>
								<td width=10px></td>
								<td align=left valign=top>
									<span class=mars2_>
									266 Ferst Drive, KACB 2313<br>						
									Atlanta, GA 30332-0765
									</span>
								</td>
								<td align=center valign=top>
									<span class=mars2_>
									You are visitor #<img src="http://users.ece.gatech.edu/cgi-bin/Count.cgi?df=mars.dat&dd=E&frgb=ffffff&ft=0&negate=F&pad=0&srgb=ffffff&prgb=ffffff" border=0>.<br>
									</span>
								</td>
								<td align=right valign=top>
									<span class=mars2_>
									http://arch.ece.gatech.edu<br>
									404-385-6273
									</span>
								</td>
								<td width=10px></td>
							</tr>
						</table>
					</td>
				</tr>
			</table>	
		</td>
		<td background='/img/2_08.gif' width=30px></td>
		<td></td>
	</tr>
	<tr>
		<td></td>		
		<td colspan=3><img src='/img/2_10.gif'></td>		
		<td></td>				
	</tr>
	<tr height=50px>
		<td colspan=5>
		</td>	
	</tr>
</table>
</body>
</html>
