

================================================================
== Vivado HLS Report for 'AddRoundKey'
================================================================
* Date:           Sat Apr 10 22:35:08 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        AES_Solutions
* Solution:       unoptimized
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.537|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   17|   17|   17|   17|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    178|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    126|    -|
|Register         |        -|      -|     125|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     125|    304|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln536_fu_181_p2   |     +    |      0|  0|  39|          32|          32|
    |add_ln537_fu_195_p2   |     +    |      0|  0|  14|           7|          10|
    |add_ln538_fu_234_p2   |     +    |      0|  0|  14|           8|          10|
    |add_ln539_fu_244_p2   |     +    |      0|  0|  14|           9|          10|
    |j_fu_175_p2           |     +    |      0|  0|  12|           3|           1|
    |icmp_ln534_fu_169_p2  |   icmp   |      0|  0|   9|           3|           4|
    |or_ln537_fu_223_p2    |    or    |      0|  0|   4|           4|           1|
    |or_ln538_fu_254_p2    |    or    |      0|  0|   4|           4|           2|
    |or_ln539_fu_264_p2    |    or    |      0|  0|   4|           4|           2|
    |grp_fu_137_p2         |    xor   |      0|  0|  32|          32|          32|
    |grp_fu_143_p2         |    xor   |      0|  0|  32|          32|          32|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 178|         138|         136|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |j_0_reg_126       |   9|          2|    3|          6|
    |statemt_address0  |  27|          5|    5|         25|
    |statemt_address1  |  27|          5|    5|         25|
    |word_address0     |  15|          3|    9|         27|
    |word_address1     |  15|          3|    9|         27|
    +------------------+----+-----------+-----+-----------+
    |Total             | 126|         24|   32|        116|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   5|   0|    5|          0|
    |j_0_reg_126               |   3|   0|    3|          0|
    |j_reg_282                 |   3|   0|    3|          0|
    |reg_149                   |  32|   0|   32|          0|
    |reg_154                   |  32|   0|   32|          0|
    |shl_ln536_reg_274         |  30|   0|   32|          2|
    |shl_ln_reg_303            |   2|   0|    4|          2|
    |statemt_addr_157_reg_314  |   2|   0|    5|          3|
    |statemt_addr_158_reg_329  |   2|   0|    5|          3|
    |statemt_addr_159_reg_334  |   2|   0|    5|          3|
    |statemt_addr_reg_309      |   2|   0|    5|          3|
    |trunc_ln536_reg_287       |  10|   0|   10|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 125|   0|  141|         16|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_start          |  in |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_done           | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_idle           | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|ap_ready          | out |    1| ap_ctrl_hs |  AddRoundKey | return value |
|statemt_address0  | out |    5|  ap_memory |    statemt   |     array    |
|statemt_ce0       | out |    1|  ap_memory |    statemt   |     array    |
|statemt_we0       | out |    1|  ap_memory |    statemt   |     array    |
|statemt_d0        | out |   32|  ap_memory |    statemt   |     array    |
|statemt_q0        |  in |   32|  ap_memory |    statemt   |     array    |
|statemt_address1  | out |    5|  ap_memory |    statemt   |     array    |
|statemt_ce1       | out |    1|  ap_memory |    statemt   |     array    |
|statemt_we1       | out |    1|  ap_memory |    statemt   |     array    |
|statemt_d1        | out |   32|  ap_memory |    statemt   |     array    |
|statemt_q1        |  in |   32|  ap_memory |    statemt   |     array    |
|n                 |  in |   32|   ap_none  |       n      |    scalar    |
|word_address0     | out |    9|  ap_memory |     word     |     array    |
|word_ce0          | out |    1|  ap_memory |     word     |     array    |
|word_q0           |  in |   32|  ap_memory |     word     |     array    |
|word_address1     | out |    9|  ap_memory |     word     |     array    |
|word_ce1          | out |    1|  ap_memory |     word     |     array    |
|word_q1           |  in |   32|  ap_memory |     word     |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %n)" [aes/aes_func.c:512]   --->   Operation 6 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%shl_ln536 = shl i32 %n_read, 2" [aes/aes_func.c:536]   --->   Operation 7 'shl' 'shl_ln536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [aes/aes_func.c:534]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 7.53>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %0 ], [ %j, %2 ]"   --->   Operation 9 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i3 %j_0 to i32" [aes/aes_func.c:534]   --->   Operation 10 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.13ns)   --->   "%icmp_ln534 = icmp eq i3 %j_0, -4" [aes/aes_func.c:534]   --->   Operation 11 'icmp' 'icmp_ln534' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [aes/aes_func.c:534]   --->   Operation 13 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln534, label %3, label %2" [aes/aes_func.c:534]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.55ns)   --->   "%add_ln536 = add nsw i32 %zext_ln534, %shl_ln536" [aes/aes_func.c:536]   --->   Operation 15 'add' 'add_ln536' <Predicate = (!icmp_ln534)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln536 = sext i32 %add_ln536 to i64" [aes/aes_func.c:536]   --->   Operation 16 'sext' 'sext_ln536' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln536 = trunc i32 %add_ln536 to i10" [aes/aes_func.c:536]   --->   Operation 17 'trunc' 'trunc_ln536' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%word_addr = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln536" [aes/aes_func.c:536]   --->   Operation 18 'getelementptr' 'word_addr' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln537 = add i10 120, %trunc_ln536" [aes/aes_func.c:537]   --->   Operation 19 'add' 'add_ln537' <Predicate = (!icmp_ln534)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln537 = sext i10 %add_ln537 to i64" [aes/aes_func.c:537]   --->   Operation 20 'sext' 'sext_ln537' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%word_addr_13 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln537" [aes/aes_func.c:537]   --->   Operation 21 'getelementptr' 'word_addr_13' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (3.25ns)   --->   "%word_load = load i32* %word_addr, align 4" [aes/aes_func.c:536]   --->   Operation 22 'load' 'word_load' <Predicate = (!icmp_ln534)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln536_1 = trunc i3 %j_0 to i2" [aes/aes_func.c:536]   --->   Operation 23 'trunc' 'trunc_ln536_1' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %trunc_ln536_1, i2 0)" [aes/aes_func.c:536]   --->   Operation 24 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln536 = zext i4 %shl_ln to i64" [aes/aes_func.c:536]   --->   Operation 25 'zext' 'zext_ln536' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%statemt_addr = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln536" [aes/aes_func.c:536]   --->   Operation 26 'getelementptr' 'statemt_addr' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%statemt_load = load i32* %statemt_addr, align 4" [aes/aes_func.c:536]   --->   Operation 27 'load' 'statemt_load' <Predicate = (!icmp_ln534)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 28 [2/2] (3.25ns)   --->   "%word_load_8 = load i32* %word_addr_13, align 4" [aes/aes_func.c:537]   --->   Operation 28 'load' 'word_load_8' <Predicate = (!icmp_ln534)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%or_ln537 = or i4 %shl_ln, 1" [aes/aes_func.c:537]   --->   Operation 29 'or' 'or_ln537' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln537 = zext i4 %or_ln537 to i64" [aes/aes_func.c:537]   --->   Operation 30 'zext' 'zext_ln537' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%statemt_addr_157 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln537" [aes/aes_func.c:537]   --->   Operation 31 'getelementptr' 'statemt_addr_157' <Predicate = (!icmp_ln534)> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (3.25ns)   --->   "%statemt_load_153 = load i32* %statemt_addr_157, align 4" [aes/aes_func.c:537]   --->   Operation 32 'load' 'statemt_load_153' <Predicate = (!icmp_ln534)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 33 'ret' <Predicate = (icmp_ln534)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 34 [1/1] (1.73ns)   --->   "%add_ln538 = add i10 240, %trunc_ln536" [aes/aes_func.c:538]   --->   Operation 34 'add' 'add_ln538' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln538 = sext i10 %add_ln538 to i64" [aes/aes_func.c:538]   --->   Operation 35 'sext' 'sext_ln538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%word_addr_14 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln538" [aes/aes_func.c:538]   --->   Operation 36 'getelementptr' 'word_addr_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln539 = add i10 360, %trunc_ln536" [aes/aes_func.c:539]   --->   Operation 37 'add' 'add_ln539' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln539 = sext i10 %add_ln539 to i64" [aes/aes_func.c:539]   --->   Operation 38 'sext' 'sext_ln539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%word_addr_15 = getelementptr [480 x i32]* @word, i64 0, i64 %sext_ln539" [aes/aes_func.c:539]   --->   Operation 39 'getelementptr' 'word_addr_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/2] (3.25ns)   --->   "%word_load = load i32* %word_addr, align 4" [aes/aes_func.c:536]   --->   Operation 40 'load' 'word_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 41 [1/2] (3.25ns)   --->   "%statemt_load = load i32* %statemt_addr, align 4" [aes/aes_func.c:536]   --->   Operation 41 'load' 'statemt_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 42 [1/1] (0.99ns)   --->   "%xor_ln536 = xor i32 %statemt_load, %word_load" [aes/aes_func.c:536]   --->   Operation 42 'xor' 'xor_ln536' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/2] (3.25ns)   --->   "%word_load_8 = load i32* %word_addr_13, align 4" [aes/aes_func.c:537]   --->   Operation 43 'load' 'word_load_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 44 [1/2] (3.25ns)   --->   "%statemt_load_153 = load i32* %statemt_addr_157, align 4" [aes/aes_func.c:537]   --->   Operation 44 'load' 'statemt_load_153' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 45 [1/1] (0.99ns)   --->   "%xor_ln537 = xor i32 %statemt_load_153, %word_load_8" [aes/aes_func.c:537]   --->   Operation 45 'xor' 'xor_ln537' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%word_load_9 = load i32* %word_addr_14, align 4" [aes/aes_func.c:538]   --->   Operation 46 'load' 'word_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%or_ln538 = or i4 %shl_ln, 2" [aes/aes_func.c:538]   --->   Operation 47 'or' 'or_ln538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln538 = zext i4 %or_ln538 to i64" [aes/aes_func.c:538]   --->   Operation 48 'zext' 'zext_ln538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%statemt_addr_158 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln538" [aes/aes_func.c:538]   --->   Operation 49 'getelementptr' 'statemt_addr_158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [2/2] (3.25ns)   --->   "%statemt_load_154 = load i32* %statemt_addr_158, align 4" [aes/aes_func.c:538]   --->   Operation 50 'load' 'statemt_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 51 [2/2] (3.25ns)   --->   "%word_load_10 = load i32* %word_addr_15, align 4" [aes/aes_func.c:539]   --->   Operation 51 'load' 'word_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln539 = or i4 %shl_ln, 3" [aes/aes_func.c:539]   --->   Operation 52 'or' 'or_ln539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln539 = zext i4 %or_ln539 to i64" [aes/aes_func.c:539]   --->   Operation 53 'zext' 'zext_ln539' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%statemt_addr_159 = getelementptr [32 x i32]* %statemt, i64 0, i64 %zext_ln539" [aes/aes_func.c:539]   --->   Operation 54 'getelementptr' 'statemt_addr_159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (3.25ns)   --->   "%statemt_load_155 = load i32* %statemt_addr_159, align 4" [aes/aes_func.c:539]   --->   Operation 55 'load' 'statemt_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 4.24>
ST_4 : Operation 56 [1/1] (3.25ns)   --->   "store i32 %xor_ln536, i32* %statemt_addr, align 4" [aes/aes_func.c:536]   --->   Operation 56 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 57 [1/1] (3.25ns)   --->   "store i32 %xor_ln537, i32* %statemt_addr_157, align 4" [aes/aes_func.c:537]   --->   Operation 57 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 58 [1/2] (3.25ns)   --->   "%word_load_9 = load i32* %word_addr_14, align 4" [aes/aes_func.c:538]   --->   Operation 58 'load' 'word_load_9' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%statemt_load_154 = load i32* %statemt_addr_158, align 4" [aes/aes_func.c:538]   --->   Operation 59 'load' 'statemt_load_154' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 60 [1/1] (0.99ns)   --->   "%xor_ln538 = xor i32 %statemt_load_154, %word_load_9" [aes/aes_func.c:538]   --->   Operation 60 'xor' 'xor_ln538' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/2] (3.25ns)   --->   "%word_load_10 = load i32* %word_addr_15, align 4" [aes/aes_func.c:539]   --->   Operation 61 'load' 'word_load_10' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%statemt_load_155 = load i32* %statemt_addr_159, align 4" [aes/aes_func.c:539]   --->   Operation 62 'load' 'statemt_load_155' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_4 : Operation 63 [1/1] (0.99ns)   --->   "%xor_ln539 = xor i32 %statemt_load_155, %word_load_10" [aes/aes_func.c:539]   --->   Operation 63 'xor' 'xor_ln539' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 64 [1/1] (3.25ns)   --->   "store i32 %xor_ln538, i32* %statemt_addr_158, align 4" [aes/aes_func.c:538]   --->   Operation 64 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 65 [1/1] (3.25ns)   --->   "store i32 %xor_ln539, i32* %statemt_addr_159, align 4" [aes/aes_func.c:539]   --->   Operation 65 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "br label %1" [aes/aes_func.c:534]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ statemt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ word]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n_read           (read             ) [ 000000]
shl_ln536        (shl              ) [ 001111]
br_ln534         (br               ) [ 011111]
j_0              (phi              ) [ 001000]
zext_ln534       (zext             ) [ 000000]
icmp_ln534       (icmp             ) [ 001111]
empty            (speclooptripcount) [ 000000]
j                (add              ) [ 011111]
br_ln534         (br               ) [ 000000]
add_ln536        (add              ) [ 000000]
sext_ln536       (sext             ) [ 000000]
trunc_ln536      (trunc            ) [ 000100]
word_addr        (getelementptr    ) [ 000100]
add_ln537        (add              ) [ 000000]
sext_ln537       (sext             ) [ 000000]
word_addr_13     (getelementptr    ) [ 000100]
trunc_ln536_1    (trunc            ) [ 000000]
shl_ln           (bitconcatenate   ) [ 000100]
zext_ln536       (zext             ) [ 000000]
statemt_addr     (getelementptr    ) [ 000110]
or_ln537         (or               ) [ 000000]
zext_ln537       (zext             ) [ 000000]
statemt_addr_157 (getelementptr    ) [ 000110]
ret_ln0          (ret              ) [ 000000]
add_ln538        (add              ) [ 000000]
sext_ln538       (sext             ) [ 000000]
word_addr_14     (getelementptr    ) [ 000010]
add_ln539        (add              ) [ 000000]
sext_ln539       (sext             ) [ 000000]
word_addr_15     (getelementptr    ) [ 000010]
word_load        (load             ) [ 000000]
statemt_load     (load             ) [ 000000]
xor_ln536        (xor              ) [ 000010]
word_load_8      (load             ) [ 000000]
statemt_load_153 (load             ) [ 000000]
xor_ln537        (xor              ) [ 000010]
or_ln538         (or               ) [ 000000]
zext_ln538       (zext             ) [ 000000]
statemt_addr_158 (getelementptr    ) [ 000011]
or_ln539         (or               ) [ 000000]
zext_ln539       (zext             ) [ 000000]
statemt_addr_159 (getelementptr    ) [ 000011]
store_ln536      (store            ) [ 000000]
store_ln537      (store            ) [ 000000]
word_load_9      (load             ) [ 000000]
statemt_load_154 (load             ) [ 000000]
xor_ln538        (xor              ) [ 000001]
word_load_10     (load             ) [ 000000]
statemt_load_155 (load             ) [ 000000]
xor_ln539        (xor              ) [ 000001]
store_ln538      (store            ) [ 000000]
store_ln539      (store            ) [ 000000]
br_ln534         (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="statemt">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="statemt"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="n">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="word">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="word"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="n_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="word_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="32" slack="0"/>
<pin id="48" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="word_addr_13_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="10" slack="0"/>
<pin id="55" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr_13/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="9" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="0"/>
<pin id="77" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="78" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="32" slack="0"/>
<pin id="80" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="word_load/2 word_load_8/2 word_load_9/3 word_load_10/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="statemt_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="4" slack="0"/>
<pin id="68" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="5" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="1"/>
<pin id="74" dir="0" index="2" bw="0" slack="0"/>
<pin id="89" dir="0" index="4" bw="5" slack="1"/>
<pin id="90" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="32" slack="0"/>
<pin id="92" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="statemt_load/2 statemt_load_153/2 statemt_load_154/3 statemt_load_155/3 store_ln536/4 store_ln537/4 store_ln538/5 store_ln539/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="statemt_addr_157_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr_157/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="word_addr_14_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="10" slack="0"/>
<pin id="98" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr_14/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="word_addr_15_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="10" slack="0"/>
<pin id="105" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="word_addr_15/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="statemt_addr_158_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr_158/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="statemt_addr_159_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="4" slack="0"/>
<pin id="122" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="statemt_addr_159/3 "/>
</bind>
</comp>

<comp id="126" class="1005" name="j_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="3" slack="1"/>
<pin id="128" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="3" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln536/3 xor_ln538/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln537/3 xor_ln539/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="1"/>
<pin id="151" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln536 xor_ln538 "/>
</bind>
</comp>

<comp id="154" class="1005" name="reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln537 xor_ln539 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shl_ln536_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln536/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln534_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="3" slack="0"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="icmp_ln534_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="3" slack="0"/>
<pin id="171" dir="0" index="1" bw="3" slack="0"/>
<pin id="172" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln534/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="j_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="3" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln536_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="3" slack="0"/>
<pin id="183" dir="0" index="1" bw="32" slack="1"/>
<pin id="184" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln536/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="sext_ln536_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln536/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="trunc_ln536_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln536/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="add_ln537_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="0"/>
<pin id="198" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln537/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="sext_ln537_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln537/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln536_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="3" slack="0"/>
<pin id="208" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln536_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="shl_ln_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="2" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln536_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="4" slack="0"/>
<pin id="220" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln536/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="or_ln537_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln537/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln537_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln537/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln538_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="9" slack="0"/>
<pin id="236" dir="0" index="1" bw="10" slack="1"/>
<pin id="237" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln538/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="sext_ln538_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="10" slack="0"/>
<pin id="241" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln538/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln539_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="1"/>
<pin id="247" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln539/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sext_ln539_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln539/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="or_ln538_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="1"/>
<pin id="256" dir="0" index="1" bw="4" slack="0"/>
<pin id="257" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln538/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln538_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln538/3 "/>
</bind>
</comp>

<comp id="264" class="1004" name="or_ln539_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="1"/>
<pin id="266" dir="0" index="1" bw="4" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln539/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln539_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln539/3 "/>
</bind>
</comp>

<comp id="274" class="1005" name="shl_ln536_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln536 "/>
</bind>
</comp>

<comp id="282" class="1005" name="j_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="3" slack="0"/>
<pin id="284" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="287" class="1005" name="trunc_ln536_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="1"/>
<pin id="289" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln536 "/>
</bind>
</comp>

<comp id="293" class="1005" name="word_addr_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="1"/>
<pin id="295" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr "/>
</bind>
</comp>

<comp id="298" class="1005" name="word_addr_13_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="9" slack="1"/>
<pin id="300" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr_13 "/>
</bind>
</comp>

<comp id="303" class="1005" name="shl_ln_reg_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="4" slack="1"/>
<pin id="305" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="309" class="1005" name="statemt_addr_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="5" slack="1"/>
<pin id="311" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr "/>
</bind>
</comp>

<comp id="314" class="1005" name="statemt_addr_157_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="1"/>
<pin id="316" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr_157 "/>
</bind>
</comp>

<comp id="319" class="1005" name="word_addr_14_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="9" slack="1"/>
<pin id="321" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr_14 "/>
</bind>
</comp>

<comp id="324" class="1005" name="word_addr_15_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="1"/>
<pin id="326" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="word_addr_15 "/>
</bind>
</comp>

<comp id="329" class="1005" name="statemt_addr_158_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="1"/>
<pin id="331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr_158 "/>
</bind>
</comp>

<comp id="334" class="1005" name="statemt_addr_159_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="1"/>
<pin id="336" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="statemt_addr_159 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="20" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="44" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="51" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="20" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="82" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="99"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="4" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="20" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="94" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="114"><net_src comp="0" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="116"><net_src comp="109" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="117"><net_src comp="101" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="71" pin=2"/></net>

<net id="129"><net_src comp="10" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="141"><net_src comp="71" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="142"><net_src comp="58" pin="3"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="71" pin="7"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="58" pin="7"/><net_sink comp="143" pin=1"/></net>

<net id="152"><net_src comp="137" pin="2"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="157"><net_src comp="143" pin="2"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="163"><net_src comp="38" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="130" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="130" pin="4"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="179"><net_src comp="130" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="18" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="165" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="181" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="194"><net_src comp="181" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="200"><net_src comp="191" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="204"><net_src comp="195" pin="2"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="209"><net_src comp="130" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="24" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="221"><net_src comp="210" pin="3"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="227"><net_src comp="210" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="28" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="238"><net_src comp="30" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="234" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="248"><net_src comp="32" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="244" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="262"><net_src comp="254" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="268"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="277"><net_src comp="159" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="285"><net_src comp="175" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="290"><net_src comp="191" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="296"><net_src comp="44" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="301"><net_src comp="51" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="306"><net_src comp="210" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="307"><net_src comp="303" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="308"><net_src comp="303" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="312"><net_src comp="64" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="317"><net_src comp="82" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="322"><net_src comp="94" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="327"><net_src comp="101" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="332"><net_src comp="109" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="337"><net_src comp="118" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="71" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: statemt | {4 5 }
	Port: word | {}
 - Input state : 
	Port: AddRoundKey : statemt | {2 3 4 }
	Port: AddRoundKey : n | {1 }
	Port: AddRoundKey : word | {2 3 4 }
  - Chain level:
	State 1
	State 2
		zext_ln534 : 1
		icmp_ln534 : 1
		j : 1
		br_ln534 : 2
		add_ln536 : 2
		sext_ln536 : 3
		trunc_ln536 : 3
		word_addr : 4
		add_ln537 : 4
		sext_ln537 : 5
		word_addr_13 : 6
		word_load : 5
		trunc_ln536_1 : 1
		shl_ln : 2
		zext_ln536 : 3
		statemt_addr : 4
		statemt_load : 5
		word_load_8 : 7
		or_ln537 : 3
		zext_ln537 : 3
		statemt_addr_157 : 4
		statemt_load_153 : 5
	State 3
		sext_ln538 : 1
		word_addr_14 : 2
		sext_ln539 : 1
		word_addr_15 : 2
		xor_ln536 : 1
		xor_ln537 : 1
		word_load_9 : 3
		statemt_addr_158 : 1
		statemt_load_154 : 2
		word_load_10 : 3
		statemt_addr_159 : 1
		statemt_load_155 : 2
	State 4
		xor_ln538 : 1
		xor_ln539 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |       j_fu_175       |    0    |    12   |
|          |   add_ln536_fu_181   |    0    |    39   |
|    add   |   add_ln537_fu_195   |    0    |    14   |
|          |   add_ln538_fu_234   |    0    |    14   |
|          |   add_ln539_fu_244   |    0    |    14   |
|----------|----------------------|---------|---------|
|    xor   |      grp_fu_137      |    0    |    32   |
|          |      grp_fu_143      |    0    |    32   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln534_fu_169  |    0    |    9    |
|----------|----------------------|---------|---------|
|   read   |   n_read_read_fu_38  |    0    |    0    |
|----------|----------------------|---------|---------|
|    shl   |   shl_ln536_fu_159   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln534_fu_165  |    0    |    0    |
|          |   zext_ln536_fu_218  |    0    |    0    |
|   zext   |   zext_ln537_fu_229  |    0    |    0    |
|          |   zext_ln538_fu_259  |    0    |    0    |
|          |   zext_ln539_fu_269  |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   sext_ln536_fu_186  |    0    |    0    |
|   sext   |   sext_ln537_fu_201  |    0    |    0    |
|          |   sext_ln538_fu_239  |    0    |    0    |
|          |   sext_ln539_fu_249  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln536_fu_191  |    0    |    0    |
|          | trunc_ln536_1_fu_206 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_210    |    0    |    0    |
|----------|----------------------|---------|---------|
|          |    or_ln537_fu_223   |    0    |    0    |
|    or    |    or_ln538_fu_254   |    0    |    0    |
|          |    or_ln539_fu_264   |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   166   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       j_0_reg_126      |    3   |
|        j_reg_282       |    3   |
|         reg_149        |   32   |
|         reg_154        |   32   |
|    shl_ln536_reg_274   |   32   |
|     shl_ln_reg_303     |    4   |
|statemt_addr_157_reg_314|    5   |
|statemt_addr_158_reg_329|    5   |
|statemt_addr_159_reg_334|    5   |
|  statemt_addr_reg_309  |    5   |
|   trunc_ln536_reg_287  |   10   |
|  word_addr_13_reg_298  |    9   |
|  word_addr_14_reg_319  |    9   |
|  word_addr_15_reg_324  |    9   |
|    word_addr_reg_293   |    9   |
+------------------------+--------+
|          Total         |   172  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_58 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_71 |  p0  |   4  |   5  |   20   ||    21   |
| grp_access_fu_71 |  p2  |   4  |   0  |    0   ||    21   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   56   ||  7.442  ||    84   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   84   |
|  Register |    -   |   172  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   172  |   250  |
+-----------+--------+--------+--------+
