// Seed: 2572807017
module module_0 ();
  parameter id_1 = {1, -1};
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1
);
  assign id_0 = -1 ? 1 : -1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_6 = 32'd11
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input logic [7:0] id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire _id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_12;
  assign id_12 = id_11[id_6 : id_6];
  module_0 modCall_1 ();
  logic id_13;
  wire  id_14 = id_10;
endmodule
