Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Thu Nov 24 02:30:21 2022
| Host         : felefaus-93 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7z010
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    75 |
|    Minimum number of control sets                        |    75 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    75 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    41 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             148 |           68 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             398 |          138 |
| Yes          | No                    | No                     |            1031 |          340 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             536 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                      Enable Signal                                      |                                    Set/Reset Signal                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk     | serial_tx_rs232phytx_next_value_ce1                                                     | int_rst                                                                                |                1 |              1 |         1.00 |
|  sys_clk     |                                                                                         | ledRGB1_g_i_1_n_0                                                                      |                1 |              1 |         1.00 |
|  sys_clk     |                                                                                         | ledRGB1_r_i_1_n_0                                                                      |                1 |              1 |         1.00 |
|  sys_clk     |                                                                                         | ledRGB1_b_i_1_n_0                                                                      |                1 |              1 |         1.00 |
|  sys_clk     | VexRiscv/_zz_iBus_rsp_valid                                                             | VexRiscv/dataCache_1/reset0                                                            |                1 |              3 |         3.00 |
|  sys_clk     | uart_rx_fifo_syncfifo_re                                                                | int_rst                                                                                |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[14][0] | int_rst                                                                                |                1 |              4 |         4.00 |
|  sys_clk     | rx_tick                                                                                 | rx_phase[31]_i_1_n_0                                                                   |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[11][0] | int_rst                                                                                |                1 |              4 |         4.00 |
|  sys_clk     | uart_tx_fifo_consume[1]_i_1_n_0                                                         | int_rst                                                                                |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2]                              | int_rst                                                                                |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_1[0]                       |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0]_0[0]                       |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[13]_0                           |                1 |              4 |         4.00 |
|  sys_clk     | tx_tick                                                                                 | tx_phase[31]_i_1_n_0                                                                   |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[13][0] | int_rst                                                                                |                1 |              4 |         4.00 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/SR[0]                                                  |                1 |              4 |         4.00 |
|  sys_clk     | uart_rx_fifo_wrport_we__0                                                               | int_rst                                                                                |                1 |              4 |         4.00 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                              | VexRiscv/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[23]_0                |                2 |              4 |         2.00 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[2]                            |                1 |              5 |         5.00 |
|  sys_clk     | uart_rx_fifo_level0[4]_i_1_n_0                                                          | int_rst                                                                                |                1 |              5 |         5.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_CsrPlugin_l1032                                    |                                                                                        |                2 |              5 |         2.50 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[4]_0[0]                         | int_rst                                                                                |                2 |              5 |         2.50 |
|  sys_clk     |                                                                                         | VexRiscv/dataCache_1/SR[0]                                                             |                3 |              6 |         2.00 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/dataCache_1_io_mem_cmd_s2mPipe_rData_address_reg[13]_1 |                2 |              6 |         3.00 |
|  sys_clk     | tx_data1_in0                                                                            |                                                                                        |                1 |              7 |         7.00 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_2_n_0                                  | VexRiscv/dataCache_1/stageB_flusher_counter[7]_i_1_n_0                                 |                4 |              8 |         2.00 |
|  sys_clk     | uart_rx_fifo_syncfifo_re                                                                |                                                                                        |                2 |              8 |         4.00 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg                                      |                3 |              8 |         2.67 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l338                              | VexRiscv/IBusCachedPlugin_cache/when_InstructionCache_l351                             |                2 |              8 |         4.00 |
|  sys_clk     | rx_data_rs232phyrx_next_value_ce1                                                       |                                                                                        |                3 |              8 |         2.67 |
|  sys_clk     | uart_tx_fifo_syncfifo_re                                                                |                                                                                        |                2 |              8 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0_reg[2]                              |                                                                                        |                2 |             12 |         6.00 |
|  sys_clk     | uart_rx_fifo_wrport_we__0                                                               |                                                                                        |                2 |             12 |         6.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/count_reg_1_sn_1                                        | VexRiscv/IBusCachedPlugin_cache/int_rst_reg                                            |                5 |             20 |         4.00 |
|  sys_clk     |                                                                                         | VexRiscv/dataCache_1/reset0                                                            |               13 |             24 |         1.85 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address[31]_i_1_n_0                          |                                                                                        |               13 |             27 |         2.08 |
|  sys_clk     | VexRiscv/dataCache_1/E[0]                                                               |                                                                                        |                9 |             30 |         3.33 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_773_reg[0]                                   |                                                                                        |               14 |             30 |         2.14 |
|  sys_clk     | VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress[30]_i_1_n_0                          |                                                                                        |                9 |             30 |         3.33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/IBusCachedPlugin_fetchPc_booted_reg                     | VexRiscv/dataCache_1/reset0                                                            |               16 |             30 |         1.88 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11]_1[0]                         | int_rst                                                                                |                5 |             32 |         6.40 |
|  sys_clk     | VexRiscv/CsrPlugin_hadException                                                         |                                                                                        |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/E[0]                                                    | int_rst                                                                                |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/memory_DivPlugin_div_result                                                    |                                                                                        |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/memory_DivPlugin_rs1[0]                                                        | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                            |                7 |             32 |         4.57 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr    |                                                                                        |               17 |             32 |         1.88 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_done_reg_0[0]                                 |                                                                                        |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/dataCache_1/execute_arbitration_isValid_reg_1[0]                               |                                                                                        |               19 |             32 |         1.68 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank8_g_period0_re                                   | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_4                                    |                9 |             32 |         3.56 |
|  sys_clk     | VexRiscv/dataCache_1/execute_CsrPlugin_csr_3008_reg[0]                                  | VexRiscv/dataCache_1/reset0                                                            |               12 |             32 |         2.67 |
|  sys_clk     | timer_update_value_re                                                                   | int_rst                                                                                |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                         | g_counter[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  sys_clk     |                                                                                         | r_counter[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  sys_clk     |                                                                                         | tx_phase[31]_i_1_n_0                                                                   |                9 |             32 |         3.56 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/r_period_storage[31]_i_4_0[0]                          |               15 |             32 |         2.13 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[15]_0                           |               12 |             32 |         2.67 |
|  sys_clk     |                                                                                         | VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[11]_0                           |               12 |             32 |         2.67 |
|  sys_clk     |                                                                                         | b_counter[0]_i_1_n_0                                                                   |                8 |             32 |         4.00 |
|  sys_clk     |                                                                                         | rx_phase[31]_i_1_n_0                                                                   |                9 |             32 |         3.56 |
|  sys_clk     | bus_errors                                                                              | int_rst                                                                                |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank8_b_period0_re                                   | VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[1]                            |               11 |             32 |         2.91 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank8_g_width0_re                                    | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_5                                    |                9 |             32 |         3.56 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/_zz_iBusWishbone_ADR_reg[0][0]                          | int_rst                                                                                |                5 |             32 |         6.40 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank8_r_period0_re                                   | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_6                                    |               10 |             32 |         3.20 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank8_r_width0_re                                    | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_7                                    |                8 |             32 |         4.00 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/csrbank8_b_width0_re                                    | VexRiscv/IBusCachedPlugin_cache/basesoc_state_reg_2                                    |                6 |             32 |         5.33 |
|  sys_clk     | VexRiscv/IBusCachedPlugin_cache/banks_0_reg_i_1_n_0                                     |                                                                                        |               17 |             64 |         3.76 |
|  sys_clk     | VexRiscv/dataCache_1_io_mem_cmd_ready                                                   |                                                                                        |               15 |             70 |         4.67 |
|  sys_clk     | VexRiscv/dataCache_1_io_mem_cmd_s2mPipe_ready                                           |                                                                                        |               16 |             70 |         4.38 |
|  sys_clk     |                                                                                         | int_rst                                                                                |               28 |             74 |         2.64 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l922_3                                              |                                                                                        |               49 |            140 |         2.86 |
|  sys_clk     |                                                                                         |                                                                                        |               68 |            148 |         2.18 |
|  sys_clk     | VexRiscv/dataCache_1/when_CsrPlugin_l922_1                                              |                                                                                        |               57 |            158 |         2.77 |
|  sys_clk     | VexRiscv/dataCache_1/memory_DivPlugin_div_counter_willClear                             |                                                                                        |               71 |            216 |         3.04 |
+--------------+-----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+----------------+--------------+


