

================================================================
== Vitis HLS Report for 'conv2_Pipeline_BW7'
================================================================
* Date:           Mon Nov  6 16:27:36 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.350 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      257|      257|  2.570 us|  2.570 us|  257|  257|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- BW      |      255|      255|         1|          1|          1|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%phi_urem531 = alloca i32 1"   --->   Operation 4 'alloca' 'phi_urem531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_mul529 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_mul529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%w_4 = alloca i32 1"   --->   Operation 6 'alloca' 'w_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add_ln67_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln67"   --->   Operation 7 'read' 'add_ln67_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %w_4"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i17 0, i17 %phi_mul529"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %phi_urem531"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1.i.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%w = load i8 %w_4" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 12 'load' 'w' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.76ns)   --->   "%icmp_ln65_1 = icmp_eq  i8 %w, i8 255" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 14 'icmp' 'icmp_ln65_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.76ns)   --->   "%add_ln65_1 = add i8 %w, i8 1" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 15 'add' 'add_ln65_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln65 = br i1 %icmp_ln65_1, void %for.inc.1.i.i.split, void %for.inc.2.i.i.preheader.exitStub" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 16 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%phi_urem531_load_1 = load i8 %phi_urem531" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 17 'load' 'phi_urem531_load_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%phi_mul529_load = load i17 %phi_mul529" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 18 'load' 'phi_mul529_load' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%speclooptripcount_ln65 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 19 'speclooptripcount' 'speclooptripcount_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln65 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 20 'specloopname' 'specloopname_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i8 %phi_urem531_load_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 21 'zext' 'zext_ln67' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.78ns)   --->   "%add_ln67_1 = add i10 %add_ln67_read, i10 %zext_ln67" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 22 'add' 'add_ln67_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln67_2 = zext i10 %add_ln67_1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 23 'zext' 'zext_ln67_2' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_54 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_2, i64 0, i64 %zext_ln67_2" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 24 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_54' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_55 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_1, i64 0, i64 %zext_ln67_2" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 25 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_55' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%conv2_float_255_255_float_64_1_1_float_float_255_255_o_56 = getelementptr i32 %conv2_float_255_255_float_64_1_1_float_float_255_255_o, i64 0, i64 %zext_ln67_2" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 26 'getelementptr' 'conv2_float_255_255_float_64_1_1_float_float_255_255_o_56' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.86ns)   --->   "%add_ln65 = add i17 %phi_mul529_load, i17 386" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 27 'add' 'add_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln65_1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %phi_mul529_load, i32 15, i32 16" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 28 'partselect' 'trunc_ln65_1' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.73ns)   --->   "%switch_ln67 = switch i2 %trunc_ln65_1, void %arrayidx1223.1.i.i.case.2, i2 0, void %arrayidx1223.1.i.i.case.0, i2 1, void %arrayidx1223.1.i.i.case.1" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 29 'switch' 'switch_ln67' <Predicate = (!icmp_ln65_1)> <Delay = 0.73>
ST_2 : Operation 30 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_55" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 30 'store' 'store_ln67' <Predicate = (!icmp_ln65_1 & trunc_ln65_1 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 31 'br' 'br_ln67' <Predicate = (!icmp_ln65_1 & trunc_ln65_1 == 1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_54" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 32 'store' 'store_ln67' <Predicate = (!icmp_ln65_1 & trunc_ln65_1 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 33 'br' 'br_ln67' <Predicate = (!icmp_ln65_1 & trunc_ln65_1 == 0)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln67 = store i32 0, i10 %conv2_float_255_255_float_64_1_1_float_float_255_255_o_56" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 34 'store' 'store_ln67' <Predicate = (!icmp_ln65_1 & trunc_ln65_1 != 0 & trunc_ln65_1 != 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1020> <RAM>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln67 = br void %arrayidx1223.1.i.i.exit" [src/conv2.cpp:67->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 35 'br' 'br_ln67' <Predicate = (!icmp_ln65_1 & trunc_ln65_1 != 0 & trunc_ln65_1 != 1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%phi_urem531_load = load i8 %phi_urem531" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 36 'load' 'phi_urem531_load' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.76ns)   --->   "%add_ln65_3 = add i8 %phi_urem531_load, i8 1" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 37 'add' 'add_ln65_3' <Predicate = (!icmp_ln65_1)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.76ns)   --->   "%icmp_ln65 = icmp_ult  i8 %add_ln65_3, i8 85" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 38 'icmp' 'icmp_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.39ns)   --->   "%select_ln65 = select i1 %icmp_ln65, i8 %add_ln65_3, i8 0" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 39 'select' 'select_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln65 = store i8 %add_ln65_1, i8 %w_4" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 40 'store' 'store_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.42>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln65 = store i17 %add_ln65, i17 %phi_mul529" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 41 'store' 'store_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.42>
ST_2 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln65 = store i8 %select_ln65, i8 %phi_urem531" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 42 'store' 'store_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.42>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.inc.1.i.i" [src/conv2.cpp:65->src/conv2.cpp:125->src/conv2.cpp:55]   --->   Operation 43 'br' 'br_ln65' <Predicate = (!icmp_ln65_1)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln65_1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ add_ln67]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv2_float_255_255_float_64_1_1_float_float_255_255_o]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem531                                               (alloca           ) [ 011]
phi_mul529                                                (alloca           ) [ 011]
w_4                                                       (alloca           ) [ 011]
add_ln67_read                                             (read             ) [ 011]
store_ln0                                                 (store            ) [ 000]
store_ln0                                                 (store            ) [ 000]
store_ln0                                                 (store            ) [ 000]
br_ln0                                                    (br               ) [ 000]
w                                                         (load             ) [ 000]
specpipeline_ln0                                          (specpipeline     ) [ 000]
icmp_ln65_1                                               (icmp             ) [ 011]
add_ln65_1                                                (add              ) [ 000]
br_ln65                                                   (br               ) [ 000]
phi_urem531_load_1                                        (load             ) [ 000]
phi_mul529_load                                           (load             ) [ 000]
speclooptripcount_ln65                                    (speclooptripcount) [ 000]
specloopname_ln65                                         (specloopname     ) [ 000]
zext_ln67                                                 (zext             ) [ 000]
add_ln67_1                                                (add              ) [ 000]
zext_ln67_2                                               (zext             ) [ 000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_54 (getelementptr    ) [ 000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_55 (getelementptr    ) [ 000]
conv2_float_255_255_float_64_1_1_float_float_255_255_o_56 (getelementptr    ) [ 000]
add_ln65                                                  (add              ) [ 000]
trunc_ln65_1                                              (partselect       ) [ 011]
switch_ln67                                               (switch           ) [ 000]
store_ln67                                                (store            ) [ 000]
br_ln67                                                   (br               ) [ 000]
store_ln67                                                (store            ) [ 000]
br_ln67                                                   (br               ) [ 000]
store_ln67                                                (store            ) [ 000]
br_ln67                                                   (br               ) [ 000]
phi_urem531_load                                          (load             ) [ 000]
add_ln65_3                                                (add              ) [ 000]
icmp_ln65                                                 (icmp             ) [ 000]
select_ln65                                               (select           ) [ 000]
store_ln65                                                (store            ) [ 000]
store_ln65                                                (store            ) [ 000]
store_ln65                                                (store            ) [ 000]
br_ln65                                                   (br               ) [ 000]
ret_ln0                                                   (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="add_ln67">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln67"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_float_255_255_float_64_1_1_float_float_255_255_o"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="phi_urem531_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem531/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="phi_mul529_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul529/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="w_4_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_4/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="add_ln67_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="10" slack="0"/>
<pin id="68" dir="0" index="1" bw="10" slack="0"/>
<pin id="69" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln67_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_54_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="10" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_54/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_55_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="10" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_55/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="conv2_float_255_255_float_64_1_1_float_float_255_255_o_56_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv2_float_255_255_float_64_1_1_float_float_255_255_o_56/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln67_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln67_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="10" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln67_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="10" slack="0"/>
<pin id="109" dir="0" index="1" bw="32" slack="0"/>
<pin id="110" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="111" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln67/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln0_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="0"/>
<pin id="121" dir="0" index="1" bw="17" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="store_ln0_store_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="w_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="1"/>
<pin id="131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="icmp_ln65_1_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="add_ln65_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="phi_urem531_load_1_load_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="1"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem531_load_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="phi_mul529_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="1"/>
<pin id="149" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul529_load/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln67_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="add_ln67_1_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="1"/>
<pin id="156" dir="0" index="1" bw="8" slack="0"/>
<pin id="157" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln67_1/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln67_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="10" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="add_ln65_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="17" slack="0"/>
<pin id="168" dir="0" index="1" bw="10" slack="0"/>
<pin id="169" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="trunc_ln65_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="17" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="0" index="3" bw="6" slack="0"/>
<pin id="177" dir="1" index="4" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln65_1/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="phi_urem531_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem531_load/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln65_3_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65_3/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln65_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="8" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln65_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln65/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln65_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln65_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="17" slack="0"/>
<pin id="212" dir="0" index="1" bw="17" slack="1"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln65_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="0" index="1" bw="8" slack="1"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="220" class="1005" name="phi_urem531_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="8" slack="0"/>
<pin id="222" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem531 "/>
</bind>
</comp>

<comp id="228" class="1005" name="phi_mul529_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="17" slack="0"/>
<pin id="230" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul529 "/>
</bind>
</comp>

<comp id="235" class="1005" name="w_4_reg_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w_4 "/>
</bind>
</comp>

<comp id="242" class="1005" name="add_ln67_read_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="10" slack="1"/>
<pin id="244" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln67_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="8" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="0" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="36" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="4" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="36" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="50" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="99"><net_src comp="79" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="106"><net_src comp="72" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="112"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="86" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="12" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="12" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="129" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="24" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="129" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="153"><net_src comp="144" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="154" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="164"><net_src comp="159" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="165"><net_src comp="159" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="170"><net_src comp="147" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="38" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="147" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="42" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="44" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="52" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="185" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="209"><net_src comp="138" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="214"><net_src comp="166" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="197" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="54" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="224"><net_src comp="220" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="225"><net_src comp="220" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="226"><net_src comp="220" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="231"><net_src comp="58" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="233"><net_src comp="228" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="234"><net_src comp="228" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="238"><net_src comp="62" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="245"><net_src comp="66" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="154" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_2 | {2 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o_1 | {2 }
	Port: conv2_float_255_255_float_64_1_1_float_float_255_255_o | {2 }
 - Input state : 
	Port: conv2_Pipeline_BW7 : add_ln67 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln65_1 : 1
		add_ln65_1 : 1
		br_ln65 : 2
		zext_ln67 : 1
		add_ln67_1 : 2
		zext_ln67_2 : 3
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_54 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_55 : 4
		conv2_float_255_255_float_64_1_1_float_float_255_255_o_56 : 4
		add_ln65 : 1
		trunc_ln65_1 : 1
		switch_ln67 : 2
		store_ln67 : 5
		store_ln67 : 5
		store_ln67 : 5
		add_ln65_3 : 1
		icmp_ln65 : 2
		select_ln65 : 3
		store_ln65 : 2
		store_ln65 : 2
		store_ln65 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln65_1_fu_138    |    0    |    15   |
|    add   |     add_ln67_1_fu_154    |    0    |    17   |
|          |      add_ln65_fu_166     |    0    |    24   |
|          |     add_ln65_3_fu_185    |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |    icmp_ln65_1_fu_132    |    0    |    15   |
|          |     icmp_ln65_fu_191     |    0    |    15   |
|----------|--------------------------|---------|---------|
|  select  |    select_ln65_fu_197    |    0    |    8    |
|----------|--------------------------|---------|---------|
|   read   | add_ln67_read_read_fu_66 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |     zext_ln67_fu_150     |    0    |    0    |
|          |    zext_ln67_2_fu_159    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|    trunc_ln65_1_fu_172   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   109   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|add_ln67_read_reg_242|   10   |
|  phi_mul529_reg_228 |   17   |
| phi_urem531_reg_220 |    8   |
|     w_4_reg_235     |    8   |
+---------------------+--------+
|        Total        |   43   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   109  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   43   |    -   |
+-----------+--------+--------+
|   Total   |   43   |   109  |
+-----------+--------+--------+
