xrun: 20.11-a001: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun	20.11-a001: Started on May 25, 2022 at 06:15:27 MST
/pkg/cadence-xcelium-/20.11.001/i686-linux/tools/bin/xrun
	intf.sv
	mem.sv
	mem_test.sv
	top.sv
	-licqueue
	-noievlic
Recompiling... reason: file './mem_test.sv' is newer than expected.
	expected: Wed May 25 06:13:54 2022
	actual:   Wed May 25 06:15:24 2022
file: mem_test.sv
	module worklib.mem_test:sv
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		top
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  cls.configure(bus);
                  |
xmelab: *W,TYCMPAW (./mem_test.sv,87|18): formal and actual do not have assignment compatible data types (expecting datatype compatible with 'virtual interface mem_int' but found 'mem_int.slave instance' instead).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.mem_test:sv <0x57258da7>
			streams:  12, words:  7000
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                       Instances  Unique
		Modules:                       3       3
		Interfaces:                    1       1
		Registers:                    30      34
		Scalar wires:                  1       -
		Always blocks:                 3       3
		Initial blocks:                4       4
		Pseudo assignments:            1       1
		SV Class declarations:         1       1
		SV Class specializations:      1       1
		Simulation timescale:      100ps
	Writing initial simulation snapshot: worklib.top:sv
Loading snapshot worklib.top:sv .................... Done
SVSEED default: 1
xmsim: *W,RNDXCELON: A newer version of the SystemVerilog constraint solver is being used which has better support for array-solving, new solve-order mechanism, and seed stability enhancements..
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /pkg/cadence-xcelium-/20.11.001/i686-linux/tools/xcelium/files/xmsimrc
xcelium> run
Test passed.
Data = Random Data
Write addr: 00001, Write data: f
Read addr: 00001, Read data: f
Write addr: 00111, Write data: m
Read addr: 00111, Read data: m
Write addr: 00101, Write data: K
Read addr: 00101, Read data: K
Write addr: 00110, Write data: e
Read addr: 00110, Read data: e
Write addr: 01011, Write data: Y
Read addr: 01011, Read data: Y
Write addr: 01001, Write data: Y
Read addr: 01001, Read data: Y
Write addr: 01101, Write data: D
Read addr: 01101, Read data: D
Write addr: 00010, Write data: F
Read addr: 00010, Read data: F
Write addr: 01000, Write data: U
Read addr: 01000, Read data: U
Write addr: 01111, Write data: L
Read addr: 01111, Read data: L
Write addr: 01010, Write data: C
Read addr: 01010, Read data: C
Write addr: 01110, Write data: q
Read addr: 01110, Read data: q
Write addr: 00100, Write data: Z
Read addr: 00100, Read data: Z
Write addr: 10100, Write data: B
Read addr: 10100, Read data: B
Write addr: 10011, Write data: G
Read addr: 10011, Read data: G
Write addr: 01100, Write data: X
Read addr: 01100, Read data: X
Write addr: 10001, Write data: H
Read addr: 10001, Read data: H
Write addr: 10110, Write data: L
Read addr: 10110, Read data: L
Write addr: 11000, Write data: x
Read addr: 11000, Read data: x
Write addr: 11001, Write data: V
Read addr: 11001, Read data: V
Write addr: 10101, Write data: Z
Read addr: 10101, Read data: Z
Write addr: 11010, Write data: Q
Read addr: 11010, Read data: Q
Write addr: 10000, Write data: E
Read addr: 10000, Read data: E
Write addr: 10111, Write data: d
Read addr: 10111, Read data: d
Write addr: 11110, Write data: Z
Read addr: 11110, Read data: Z
Write addr: 10010, Write data: B
Read addr: 10010, Read data: B
Write addr: 11100, Write data: H
Read addr: 11100, Read data: H
Write addr: 11011, Write data: U
Read addr: 11011, Read data: U
Write addr: 00000, Write data: Q
Read addr: 00000, Read data: Q
Write addr: 00011, Write data: t
Read addr: 00011, Read data: t
Write addr: 11111, Write data: R
Read addr: 11111, Read data: R
Write addr: 11101, Write data: c
Read addr: 11101, Read data: c
Test passed.
Simulation complete via $finish(1) at time 1270 NS + 1
./mem_test.sv:109     $finish;
xcelium> exit
TOOL:	xrun	20.11-a001: Exiting on May 25, 2022 at 06:15:46 MST  (total: 00:00:19)
