../Core/Src/tim.c:35:6:MX_TIM1_Init	3
../Core/Src/tim.c:80:6:MX_TIM2_Init	9
../Core/Src/tim.c:146:6:MX_TIM3_Init	6
../Core/Src/tim.c:200:6:MX_TIM4_Init	3
../Core/Src/tim.c:244:6:MX_TIM5_Init	3
../Core/Src/tim.c:288:6:MX_TIM8_Init	3
../Core/Src/tim.c:333:6:HAL_TIM_Encoder_MspInit	5
../Core/Src/tim.c:435:6:HAL_TIM_Base_MspInit	3
../Core/Src/tim.c:461:6:HAL_TIM_MspPostInit	3
../Core/Src/tim.c:520:6:HAL_TIM_Encoder_MspDeInit	5
../Core/Src/tim.c:597:6:HAL_TIM_Base_MspDeInit	3
