

================================================================
== Vivado HLS Report for 'operator_float_1'
================================================================
* Date:           Sat Aug  1 17:20:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        deblur_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.256|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|   11|   11| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------+---------------------------+-----+-----+-----+-----+----------+
        |                                     |                           |  Latency  |  Interval | Pipeline |
        |               Instance              |           Module          | min | max | min | max |   Type   |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+----------+
        |grp_operator_mul_assign_float_fu_30  |operator_mul_assign_float  |    9|    9|    1|    1| function |
        +-------------------------------------+---------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|      4|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     16|    1248|   2090|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        -|      -|      76|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     16|    1324|   2207|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      7|       1|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |               Instance              |           Module          | BRAM_18K| DSP48E|  FF  |  LUT |
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |grp_operator_mul_assign_float_fu_30  |operator_mul_assign_float  |        0|     16|  1248|  2090|
    +-------------------------------------+---------------------------+---------+-------+------+------+
    |Total                                |                           |        0|     16|  1248|  2090|
    +-------------------------------------+---------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   4|           2|           2|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  53|         12|    1|         12|
    |fft_kernel_modu_M_i_blk_n  |  15|          3|    1|          3|
    |fft_kernel_modu_M_i_read   |  15|          3|    1|          3|
    |fft_kernel_modu_M_r_blk_n  |  15|          3|    1|          3|
    |fft_kernel_modu_M_r_read   |  15|          3|    1|          3|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 113|         24|    5|         24|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+----+----+-----+-----------+
    |                       Name                       | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                         |  11|   0|   11|          0|
    |grp_operator_mul_assign_float_fu_30_ap_start_reg  |   1|   0|    1|          0|
    |p_r_M_imag_reg_45                                 |  32|   0|   32|          0|
    |p_r_M_real_reg_40                                 |  32|   0|   32|          0|
    +--------------------------------------------------+----+----+-----+-----------+
    |Total                                             |  76|   0|   76|          0|
    +--------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_done                      | out |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_return_0                  | out |   32| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_return_1                  | out |   32| ap_ctrl_hs |  operator*<float>.1 | return value |
|fft_kernel_modu_M_r_blk_n    | out |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|fft_kernel_modu_M_i_blk_n    | out |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|ap_ce                        |  in |    1| ap_ctrl_hs |  operator*<float>.1 | return value |
|fft_kernel_modu_M_r_dout     |  in |   32|   ap_fifo  | fft_kernel_modu_M_r |    pointer   |
|fft_kernel_modu_M_r_empty_n  |  in |    1|   ap_fifo  | fft_kernel_modu_M_r |    pointer   |
|fft_kernel_modu_M_r_read     | out |    1|   ap_fifo  | fft_kernel_modu_M_r |    pointer   |
|fft_kernel_modu_M_i_dout     |  in |   32|   ap_fifo  | fft_kernel_modu_M_i |    pointer   |
|fft_kernel_modu_M_i_empty_n  |  in |    1|   ap_fifo  | fft_kernel_modu_M_i |    pointer   |
|fft_kernel_modu_M_i_read     | out |    1|   ap_fifo  | fft_kernel_modu_M_i |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

