Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Jan  3 22:17:30 2021
| Host         : Ori-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Game_TOP_control_sets_placed.rpt
| Design       : Game_TOP
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             201 |           51 |
| No           | No                    | Yes                    |              27 |            8 |
| No           | Yes                   | No                     |             103 |           36 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------+-----------------------+------------------+----------------+--------------+
|        Clock Signal       |     Enable Signal    |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------+----------------------+-----------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG            | obtnc/E[0]           | orst/op_rst           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | C/E[0]               | orst/op_rst           |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG            | C/result_reg[0]_1[0] | orst/op_rst           |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG            | C/result_reg[0]_0[0] | orst/op_rst           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG            | C/result_reg[2]_0[0] | orst/op_rst           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG            | C2/E[0]              | orst/op_rst           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG            | obtnr/E[0]           | orst/op_rst           |                1 |              4 |         4.00 |
|  c2/out_reg[7]_i_1__4_n_0 |                      |                       |                3 |              7 |         2.33 |
|  c3/out_reg[7]_i_1__3_n_0 |                      |                       |                2 |              7 |         3.50 |
|  c5/out_reg[7]_i_1__1_n_0 |                      |                       |                2 |              7 |         3.50 |
|  c1/out_reg[7]_i_1_n_0    |                      |                       |                2 |              8 |         4.00 |
|  c4/out_reg[7]_i_1__2_n_0 |                      |                       |                2 |              8 |         4.00 |
|  c6/out_reg[7]_i_1__0_n_0 |                      |                       |                2 |              8 |         4.00 |
|  S1/clk_divider_reg[15]   |                      | orst/op_rst           |                4 |             11 |         2.75 |
|  clk_IBUF_BUFG            |                      | C/count[0]_i_1__0_n_0 |                8 |             29 |         3.62 |
|  clk_IBUF_BUFG            |                      | C2/clear              |                8 |             29 |         3.62 |
|  clk_IBUF_BUFG            |                      | orst/op_rst           |               24 |             61 |         2.54 |
|  clk_IBUF_BUFG            |                      |                       |               38 |            156 |         4.11 |
+---------------------------+----------------------+-----------------------+------------------+----------------+--------------+


