{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.09772,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.09967,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.00227959,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.00549679,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000756199,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.00549679,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 1.862,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 3.99,
	"finish__design__instance__count__class:timing_repair_buffer": 5,
	"finish__design__instance__area__class:timing_repair_buffer": 3.99,
	"finish__design__instance__count__class:sequential_cell": 4,
	"finish__design__instance__area__class:sequential_cell": 18.088,
	"finish__design__instance__count__class:multi_input_combinational_cell": 8,
	"finish__design__instance__area__class:multi_input_combinational_cell": 11.704,
	"finish__design__instance__count": 21,
	"finish__design__instance__area": 39.634,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 0.627073,
	"finish__clock__skew__setup": 9.04311e-05,
	"finish__clock__skew__hold": 9.04311e-05,
	"finish__timing__drv__max_slew_limit": 0.910974,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.891558,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 5.79769e-05,
	"finish__power__switching__total": 1.33404e-05,
	"finish__power__leakage__total": 8.23155e-07,
	"finish__power__total": 7.21405e-05,
	"finish__design__io": 7,
	"finish__design__die__area": 3504.64,
	"finish__design__core__area": 3192,
	"finish__design__instance__count": 101,
	"finish__design__instance__area": 60.914,
	"finish__design__instance__count__stdcell": 101,
	"finish__design__instance__area__stdcell": 60.914,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0190833,
	"finish__design__instance__utilization__stdcell": 0.0190833,
	"finish__design__rows": 40,
	"finish__design__rows:FreePDK45_38x28_10R_NP_162NW_34O": 40,
	"finish__design__sites": 12000,
	"finish__design__sites:FreePDK45_38x28_10R_NP_162NW_34O": 12000,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}