// Seed: 2252626947
module module_0 (
    input  wor   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  wor   id_3,
    input  wire  id_4,
    input  uwire id_5
    , id_8,
    output uwire id_6
);
  logic   id_9 = id_1;
  integer \id_10 ;
  logic id_11, id_12;
  wire id_13;
  assign module_1.id_2 = 0;
  logic id_14;
  ;
  logic id_15;
  ;
  wire id_16, id_17;
  struct packed {
    logic id_18;
    logic id_19;
    logic id_20;
    logic id_21;
  }
      id_22, id_23;
endmodule
module module_1 #(
    parameter id_1 = 32'd24,
    parameter id_2 = 32'd22
) (
    output tri0  id_0,
    input  wor   _id_1,
    input  wand  _id_2,
    input  uwire id_3
);
  assign id_0 = -1;
  supply1 [id_1  >=  id_2 : id_1] id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_0,
      id_3,
      id_3,
      id_3,
      id_0
  );
endmodule
