verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/shft_15.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/nv_17.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/comp_16.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/bool_14.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/adder_13.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/new_alu_1.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/decoder_18.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/reset_conditioner_9.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/pn_gen_12.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/move_8.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/led_module_2.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/edge_detector_10.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/counter_11.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/convert_to_alu_7.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_step_module_4.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/check_player_module_3.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/button_module_6.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/answer_key_module_5.v"
verilog work "C:/Users/ljl19/L.RUD/work/planAhead/LRUD/LRUD.srcs/sources_1/imports/verilog/mojo_top_0.v"
