{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693161536323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693161536338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 27 15:38:56 2023 " "Processing started: Sun Aug 27 15:38:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693161536338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693161536338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Decodificador -c Decodificador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Decodificador -c Decodificador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693161536338 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693161536836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693161536836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693161549203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693161549203 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Decodificador " "Elaborating entity \"Decodificador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst " "Block or symbol \"AND2\" of instance \"inst\" overlaps another block or symbol" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 112 384 448 160 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst1 " "Block or symbol \"AND2\" of instance \"inst1\" overlaps another block or symbol" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 184 384 448 232 "inst1" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst2 " "Block or symbol \"AND2\" of instance \"inst2\" overlaps another block or symbol" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 256 384 448 304 "inst2" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst3 " "Block or symbol \"AND2\" of instance \"inst3\" overlaps another block or symbol" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 328 384 448 376 "inst3" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PIN_G19 " "Pin \"PIN_G19\" is missing source" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 128 440 616 144 "PIN_G19" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PIN_F19 " "Pin \"PIN_F19\" is missing source" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 200 440 616 216 "PIN_F19" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PIN_E19 " "Pin \"PIN_E19\" is missing source" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 272 440 616 288 "PIN_E19" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "PIN_F21 " "Pin \"PIN_F21\" is missing source" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 344 440 616 360 "PIN_F21" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PIN_Y23 " "Pin \"PIN_Y23\" not connected" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { -120 136 152 48 "PIN_Y23" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "PIN_Y24 " "Pin \"PIN_Y24\" not connected" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { -120 192 208 48 "PIN_Y24" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst " "Primitive \"AND2\" of instance \"inst\" not used" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 112 384 448 160 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst1 " "Primitive \"AND2\" of instance \"inst1\" not used" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 184 384 448 232 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst2 " "Primitive \"AND2\" of instance \"inst2\" not used" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 256 384 448 304 "inst2" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "AND2 inst3 " "Primitive \"AND2\" of instance \"inst3\" not used" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 328 384 448 376 "inst3" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 48 104 136 96 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 48 208 240 96 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1693161549234 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PIN_G19 GND " "Pin \"PIN_G19\" is stuck at GND" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 128 440 616 144 "PIN_G19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693161549822 "|Decodificador|PIN_G19"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIN_F19 GND " "Pin \"PIN_F19\" is stuck at GND" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 200 440 616 216 "PIN_F19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693161549822 "|Decodificador|PIN_F19"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIN_E19 GND " "Pin \"PIN_E19\" is stuck at GND" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 272 440 616 288 "PIN_E19" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693161549822 "|Decodificador|PIN_E19"} { "Warning" "WMLS_MLS_STUCK_PIN" "PIN_F21 GND " "Pin \"PIN_F21\" is stuck at GND" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { 344 440 616 360 "PIN_F21" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1693161549822 "|Decodificador|PIN_F21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1693161549822 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693161550056 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693161550056 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIN_Y23 " "No output dependent on input pin \"PIN_Y23\"" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { -120 136 152 48 "PIN_Y23" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693161550165 "|Decodificador|PIN_Y23"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PIN_Y24 " "No output dependent on input pin \"PIN_Y24\"" {  } { { "Decodificador.bdf" "" { Schematic "C:/intelFPGA_lite/19.1/Projetos/Decodificador/Decodificador.bdf" { { -120 192 208 48 "PIN_Y24" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1693161550165 "|Decodificador|PIN_Y24"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1693161550165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693161550165 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693161550165 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693161550165 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "599 " "Peak virtual memory: 599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693161550212 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 27 15:39:10 2023 " "Processing ended: Sun Aug 27 15:39:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693161550212 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693161550212 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693161550212 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693161550212 ""}
