DECL|CLOE|member|uint32_t CLOE:1; /**< bit: 26 Code Loop Optimization Enable */
DECL|COMPONENT_TYPEDEF_STYLE|macro|COMPONENT_TYPEDEF_STYLE
DECL|EEFC_FCR_FARG_Msk|macro|EEFC_FCR_FARG_Msk
DECL|EEFC_FCR_FARG_Pos|macro|EEFC_FCR_FARG_Pos
DECL|EEFC_FCR_FARG|macro|EEFC_FCR_FARG
DECL|EEFC_FCR_FCMD_CGPB_Val|macro|EEFC_FCR_FCMD_CGPB_Val
DECL|EEFC_FCR_FCMD_CGPB|macro|EEFC_FCR_FCMD_CGPB
DECL|EEFC_FCR_FCMD_CLB_Val|macro|EEFC_FCR_FCMD_CLB_Val
DECL|EEFC_FCR_FCMD_CLB|macro|EEFC_FCR_FCMD_CLB
DECL|EEFC_FCR_FCMD_EA_Val|macro|EEFC_FCR_FCMD_EA_Val
DECL|EEFC_FCR_FCMD_EA|macro|EEFC_FCR_FCMD_EA
DECL|EEFC_FCR_FCMD_EPA_Val|macro|EEFC_FCR_FCMD_EPA_Val
DECL|EEFC_FCR_FCMD_EPA|macro|EEFC_FCR_FCMD_EPA
DECL|EEFC_FCR_FCMD_ES_Val|macro|EEFC_FCR_FCMD_ES_Val
DECL|EEFC_FCR_FCMD_ES|macro|EEFC_FCR_FCMD_ES
DECL|EEFC_FCR_FCMD_EUS_Val|macro|EEFC_FCR_FCMD_EUS_Val
DECL|EEFC_FCR_FCMD_EUS|macro|EEFC_FCR_FCMD_EUS
DECL|EEFC_FCR_FCMD_EWPL_Val|macro|EEFC_FCR_FCMD_EWPL_Val
DECL|EEFC_FCR_FCMD_EWPL|macro|EEFC_FCR_FCMD_EWPL
DECL|EEFC_FCR_FCMD_EWP_Val|macro|EEFC_FCR_FCMD_EWP_Val
DECL|EEFC_FCR_FCMD_EWP|macro|EEFC_FCR_FCMD_EWP
DECL|EEFC_FCR_FCMD_GCALB_Val|macro|EEFC_FCR_FCMD_GCALB_Val
DECL|EEFC_FCR_FCMD_GCALB|macro|EEFC_FCR_FCMD_GCALB
DECL|EEFC_FCR_FCMD_GETD_Val|macro|EEFC_FCR_FCMD_GETD_Val
DECL|EEFC_FCR_FCMD_GETD|macro|EEFC_FCR_FCMD_GETD
DECL|EEFC_FCR_FCMD_GGPB_Val|macro|EEFC_FCR_FCMD_GGPB_Val
DECL|EEFC_FCR_FCMD_GGPB|macro|EEFC_FCR_FCMD_GGPB
DECL|EEFC_FCR_FCMD_GLB_Val|macro|EEFC_FCR_FCMD_GLB_Val
DECL|EEFC_FCR_FCMD_GLB|macro|EEFC_FCR_FCMD_GLB
DECL|EEFC_FCR_FCMD_Msk|macro|EEFC_FCR_FCMD_Msk
DECL|EEFC_FCR_FCMD_Pos|macro|EEFC_FCR_FCMD_Pos
DECL|EEFC_FCR_FCMD_SGPB_Val|macro|EEFC_FCR_FCMD_SGPB_Val
DECL|EEFC_FCR_FCMD_SGPB|macro|EEFC_FCR_FCMD_SGPB
DECL|EEFC_FCR_FCMD_SLB_Val|macro|EEFC_FCR_FCMD_SLB_Val
DECL|EEFC_FCR_FCMD_SLB|macro|EEFC_FCR_FCMD_SLB
DECL|EEFC_FCR_FCMD_SPUI_Val|macro|EEFC_FCR_FCMD_SPUI_Val
DECL|EEFC_FCR_FCMD_SPUI|macro|EEFC_FCR_FCMD_SPUI
DECL|EEFC_FCR_FCMD_SPUS_Val|macro|EEFC_FCR_FCMD_SPUS_Val
DECL|EEFC_FCR_FCMD_SPUS|macro|EEFC_FCR_FCMD_SPUS
DECL|EEFC_FCR_FCMD_STUI_Val|macro|EEFC_FCR_FCMD_STUI_Val
DECL|EEFC_FCR_FCMD_STUI|macro|EEFC_FCR_FCMD_STUI
DECL|EEFC_FCR_FCMD_STUS_Val|macro|EEFC_FCR_FCMD_STUS_Val
DECL|EEFC_FCR_FCMD_STUS|macro|EEFC_FCR_FCMD_STUS
DECL|EEFC_FCR_FCMD_WPL_Val|macro|EEFC_FCR_FCMD_WPL_Val
DECL|EEFC_FCR_FCMD_WPL|macro|EEFC_FCR_FCMD_WPL
DECL|EEFC_FCR_FCMD_WP_Val|macro|EEFC_FCR_FCMD_WP_Val
DECL|EEFC_FCR_FCMD_WP|macro|EEFC_FCR_FCMD_WP
DECL|EEFC_FCR_FCMD_WUS_Val|macro|EEFC_FCR_FCMD_WUS_Val
DECL|EEFC_FCR_FCMD_WUS|macro|EEFC_FCR_FCMD_WUS
DECL|EEFC_FCR_FCMD|macro|EEFC_FCR_FCMD
DECL|EEFC_FCR_FKEY_Msk|macro|EEFC_FCR_FKEY_Msk
DECL|EEFC_FCR_FKEY_PASSWD_Val|macro|EEFC_FCR_FKEY_PASSWD_Val
DECL|EEFC_FCR_FKEY_PASSWD|macro|EEFC_FCR_FKEY_PASSWD
DECL|EEFC_FCR_FKEY_Pos|macro|EEFC_FCR_FKEY_Pos
DECL|EEFC_FCR_FKEY|macro|EEFC_FCR_FKEY
DECL|EEFC_FCR_MASK|macro|EEFC_FCR_MASK
DECL|EEFC_FCR_Msk|macro|EEFC_FCR_Msk
DECL|EEFC_FCR_OFFSET|macro|EEFC_FCR_OFFSET
DECL|EEFC_FCR_Type|typedef|} EEFC_FCR_Type;
DECL|EEFC_FCR|member|__O EEFC_FCR_Type EEFC_FCR; /**< Offset: 0x04 ( /W 32) EEFC Flash Command Register */
DECL|EEFC_FCR|member|__O uint32_t EEFC_FCR; /**< (EFC Offset: 0x04) EEFC Flash Command Register */
DECL|EEFC_FMR_CLOE_Msk|macro|EEFC_FMR_CLOE_Msk
DECL|EEFC_FMR_CLOE_Pos|macro|EEFC_FMR_CLOE_Pos
DECL|EEFC_FMR_CLOE|macro|EEFC_FMR_CLOE
DECL|EEFC_FMR_FRDY_Msk|macro|EEFC_FMR_FRDY_Msk
DECL|EEFC_FMR_FRDY_Pos|macro|EEFC_FMR_FRDY_Pos
DECL|EEFC_FMR_FRDY|macro|EEFC_FMR_FRDY
DECL|EEFC_FMR_FWS_Msk|macro|EEFC_FMR_FWS_Msk
DECL|EEFC_FMR_FWS_Pos|macro|EEFC_FMR_FWS_Pos
DECL|EEFC_FMR_FWS|macro|EEFC_FMR_FWS
DECL|EEFC_FMR_MASK|macro|EEFC_FMR_MASK
DECL|EEFC_FMR_Msk|macro|EEFC_FMR_Msk
DECL|EEFC_FMR_OFFSET|macro|EEFC_FMR_OFFSET
DECL|EEFC_FMR_SCOD_Msk|macro|EEFC_FMR_SCOD_Msk
DECL|EEFC_FMR_SCOD_Pos|macro|EEFC_FMR_SCOD_Pos
DECL|EEFC_FMR_SCOD|macro|EEFC_FMR_SCOD
DECL|EEFC_FMR_Type|typedef|} EEFC_FMR_Type;
DECL|EEFC_FMR|member|__IO EEFC_FMR_Type EEFC_FMR; /**< Offset: 0x00 (R/W 32) EEFC Flash Mode Register */
DECL|EEFC_FMR|member|__IO uint32_t EEFC_FMR; /**< (EFC Offset: 0x00) EEFC Flash Mode Register */
DECL|EEFC_FRR_FVALUE_Msk|macro|EEFC_FRR_FVALUE_Msk
DECL|EEFC_FRR_FVALUE_Pos|macro|EEFC_FRR_FVALUE_Pos
DECL|EEFC_FRR_FVALUE|macro|EEFC_FRR_FVALUE
DECL|EEFC_FRR_MASK|macro|EEFC_FRR_MASK
DECL|EEFC_FRR_Msk|macro|EEFC_FRR_Msk
DECL|EEFC_FRR_OFFSET|macro|EEFC_FRR_OFFSET
DECL|EEFC_FRR_Type|typedef|} EEFC_FRR_Type;
DECL|EEFC_FRR|member|__I EEFC_FRR_Type EEFC_FRR; /**< Offset: 0x0C (R/ 32) EEFC Flash Result Register */
DECL|EEFC_FRR|member|__I uint32_t EEFC_FRR; /**< (EFC Offset: 0x0C) EEFC Flash Result Register */
DECL|EEFC_FSR_FCMDE_Msk|macro|EEFC_FSR_FCMDE_Msk
DECL|EEFC_FSR_FCMDE_Pos|macro|EEFC_FSR_FCMDE_Pos
DECL|EEFC_FSR_FCMDE|macro|EEFC_FSR_FCMDE
DECL|EEFC_FSR_FLERR_Msk|macro|EEFC_FSR_FLERR_Msk
DECL|EEFC_FSR_FLERR_Pos|macro|EEFC_FSR_FLERR_Pos
DECL|EEFC_FSR_FLERR|macro|EEFC_FSR_FLERR
DECL|EEFC_FSR_FLOCKE_Msk|macro|EEFC_FSR_FLOCKE_Msk
DECL|EEFC_FSR_FLOCKE_Pos|macro|EEFC_FSR_FLOCKE_Pos
DECL|EEFC_FSR_FLOCKE|macro|EEFC_FSR_FLOCKE
DECL|EEFC_FSR_FRDY_Msk|macro|EEFC_FSR_FRDY_Msk
DECL|EEFC_FSR_FRDY_Pos|macro|EEFC_FSR_FRDY_Pos
DECL|EEFC_FSR_FRDY|macro|EEFC_FSR_FRDY
DECL|EEFC_FSR_MASK|macro|EEFC_FSR_MASK
DECL|EEFC_FSR_MECCELSB_Msk|macro|EEFC_FSR_MECCELSB_Msk
DECL|EEFC_FSR_MECCELSB_Pos|macro|EEFC_FSR_MECCELSB_Pos
DECL|EEFC_FSR_MECCELSB|macro|EEFC_FSR_MECCELSB
DECL|EEFC_FSR_MECCEMSB_Msk|macro|EEFC_FSR_MECCEMSB_Msk
DECL|EEFC_FSR_MECCEMSB_Pos|macro|EEFC_FSR_MECCEMSB_Pos
DECL|EEFC_FSR_MECCEMSB|macro|EEFC_FSR_MECCEMSB
DECL|EEFC_FSR_Msk|macro|EEFC_FSR_Msk
DECL|EEFC_FSR_OFFSET|macro|EEFC_FSR_OFFSET
DECL|EEFC_FSR_Type|typedef|} EEFC_FSR_Type;
DECL|EEFC_FSR_UECCELSB_Msk|macro|EEFC_FSR_UECCELSB_Msk
DECL|EEFC_FSR_UECCELSB_Pos|macro|EEFC_FSR_UECCELSB_Pos
DECL|EEFC_FSR_UECCELSB|macro|EEFC_FSR_UECCELSB
DECL|EEFC_FSR_UECCEMSB_Msk|macro|EEFC_FSR_UECCEMSB_Msk
DECL|EEFC_FSR_UECCEMSB_Pos|macro|EEFC_FSR_UECCEMSB_Pos
DECL|EEFC_FSR_UECCEMSB|macro|EEFC_FSR_UECCEMSB
DECL|EEFC_FSR|member|__I EEFC_FSR_Type EEFC_FSR; /**< Offset: 0x08 (R/ 32) EEFC Flash Status Register */
DECL|EEFC_FSR|member|__I uint32_t EEFC_FSR; /**< (EFC Offset: 0x08) EEFC Flash Status Register */
DECL|EEFC_WPMR_MASK|macro|EEFC_WPMR_MASK
DECL|EEFC_WPMR_Msk|macro|EEFC_WPMR_Msk
DECL|EEFC_WPMR_OFFSET|macro|EEFC_WPMR_OFFSET
DECL|EEFC_WPMR_Type|typedef|} EEFC_WPMR_Type;
DECL|EEFC_WPMR_WPEN_Msk|macro|EEFC_WPMR_WPEN_Msk
DECL|EEFC_WPMR_WPEN_Pos|macro|EEFC_WPMR_WPEN_Pos
DECL|EEFC_WPMR_WPEN|macro|EEFC_WPMR_WPEN
DECL|EEFC_WPMR_WPKEY_Msk|macro|EEFC_WPMR_WPKEY_Msk
DECL|EEFC_WPMR_WPKEY_PASSWD_Val|macro|EEFC_WPMR_WPKEY_PASSWD_Val
DECL|EEFC_WPMR_WPKEY_PASSWD|macro|EEFC_WPMR_WPKEY_PASSWD
DECL|EEFC_WPMR_WPKEY_Pos|macro|EEFC_WPMR_WPKEY_Pos
DECL|EEFC_WPMR_WPKEY|macro|EEFC_WPMR_WPKEY
DECL|EEFC_WPMR|member|__IO EEFC_WPMR_Type EEFC_WPMR; /**< Offset: 0xE4 (R/W 32) Write Protection Mode Register */
DECL|EEFC_WPMR|member|__IO uint32_t EEFC_WPMR; /**< (EFC Offset: 0xE4) Write Protection Mode Register */
DECL|EFC_6450|macro|EFC_6450
DECL|Efc|typedef|} Efc;
DECL|Efc|typedef|} Efc;
DECL|FARG|member|uint32_t FARG:16; /**< bit: 8..23 Flash Command Argument */
DECL|FCMDE|member|uint32_t FCMDE:1; /**< bit: 1 Flash Command Error Status (cleared on read or by writing EEFC_FCR) */
DECL|FCMD|member|uint32_t FCMD:8; /**< bit: 0..7 Flash Command */
DECL|FKEY|member|uint32_t FKEY:8; /**< bit: 24..31 Flash Writing Protection Key */
DECL|FLERR|member|uint32_t FLERR:1; /**< bit: 3 Flash Error Status (cleared when a programming operation starts) */
DECL|FLOCKE|member|uint32_t FLOCKE:1; /**< bit: 2 Flash Lock Error Status (cleared on read) */
DECL|FRDY|member|uint32_t FRDY:1; /**< bit: 0 Flash Ready Interrupt Enable */
DECL|FRDY|member|uint32_t FRDY:1; /**< bit: 0 Flash Ready Status (cleared when Flash is busy) */
DECL|FVALUE|member|uint32_t FVALUE:32; /**< bit: 0..31 Flash Result Value */
DECL|FWS|member|uint32_t FWS:4; /**< bit: 8..11 Flash Wait State */
DECL|MECCELSB|member|uint32_t MECCELSB:1; /**< bit: 17 Multiple ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read) */
DECL|MECCEMSB|member|uint32_t MECCEMSB:1; /**< bit: 19 Multiple ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read) */
DECL|REV_EFC|macro|REV_EFC
DECL|Reserved1|member|RoReg8 Reserved1[0xD4];
DECL|Reserved1|member|__I uint32_t Reserved1[53];
DECL|SCOD|member|uint32_t SCOD:1; /**< bit: 16 Sequential Code Optimization Disable */
DECL|UECCELSB|member|uint32_t UECCELSB:1; /**< bit: 16 Unique ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read) */
DECL|UECCEMSB|member|uint32_t UECCEMSB:1; /**< bit: 18 Unique ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read) */
DECL|WPEN|member|uint32_t WPEN:1; /**< bit: 0 Write Protection Enable */
DECL|WPKEY|member|uint32_t WPKEY:24; /**< bit: 8..31 Write Protection Key */
DECL|_SAME70_EFC_COMPONENT_H_|macro|_SAME70_EFC_COMPONENT_H_
DECL|_SAME70_EFC_COMPONENT_|macro|_SAME70_EFC_COMPONENT_
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|bit|member|} bit; /**< Structure used for bit access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|reg|member|uint32_t reg; /**< Type used for register access */
DECL|uint32_t|member|uint32_t :12; /**< bit: 20..31 Reserved */
DECL|uint32_t|member|uint32_t :12; /**< bit: 4..15 Reserved */
DECL|uint32_t|member|uint32_t :4; /**< bit: 12..15 Reserved */
DECL|uint32_t|member|uint32_t :5; /**< bit: 27..31 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :7; /**< bit: 1..7 Reserved */
DECL|uint32_t|member|uint32_t :9; /**< bit: 17..25 Reserved */
