<dec f='llvm/llvm/lib/CodeGen/RegAllocBase.h' l='66' type='llvm::VirtRegMap *'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='62' u='w' c='_ZN4llvm12RegAllocBase4initERNS_10VirtRegMapERNS_13LiveIntervalsERNS_13LiveRegMatrixE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBase.cpp' l='137' u='r' c='_ZN4llvm12RegAllocBase16allocatePhysRegsEv'/>
<offset>192</offset>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='151' u='r' c='_ZN12_GLOBAL__N_17RABasic19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='165' u='r' c='_ZN12_GLOBAL__N_17RABasic21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='235' u='r' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='243' u='r' c='_ZN12_GLOBAL__N_17RABasic18spillInterferencesERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='268' u='r' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='305' u='r' c='_ZN12_GLOBAL__N_17RABasic13selectOrSplitERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='321' u='r' c='_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocBasic.cpp' l='325' u='r' c='_ZN12_GLOBAL__N_17RABasic20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='639' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19LRE_CanEraseVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='653' u='r' c='_ZN12_GLOBAL__N_18RAGreedy21LRE_WillShrinkVirtRegEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='739' u='r' c='_ZN12_GLOBAL__N_18RAGreedy7enqueueERSt14priority_queueISt4pairIjjESt6vectorIS3_SaIS3_EESt4lessIS3_EEPN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='818' u='r' c='_ZN12_GLOBAL__N_18RAGreedy11canReassignERN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='943' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20canEvictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterEbRNS0_12EvictionCostERKNS1_8SmallSetINS1_8RegisterELj16ESt4lessIS8_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1001' u='r' c='_ZN12_GLOBAL__N_18RAGreedy27canEvictInterferenceInRangeERN4llvm12LiveIntervalENS1_10MCRegisterENS1_9SlotIndexES5_RNS0_12EvictionCostE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1083' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17evictInterferenceERN4llvm12LiveIntervalENS1_10MCRegisterERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='1967' u='r' c='_ZN12_GLOBAL__N_18RAGreedy13doRegionSplitERN4llvm12LiveIntervalEjbRNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2014' u='r' c='_ZN12_GLOBAL__N_18RAGreedy13tryBlockSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2084' u='r' c='_ZN12_GLOBAL__N_18RAGreedy19tryInstructionSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2410' u='r' c='_ZN12_GLOBAL__N_18RAGreedy13tryLocalSplitERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2662' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2710' u='r' c='_ZN12_GLOBAL__N_18RAGreedy23tryLastChanceRecoloringERN4llvm12LiveIntervalERNS1_15AllocationOrderERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSet16690264'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2875' u='r' c='_ZN12_GLOBAL__N_18RAGreedy15collectHintInfoEN4llvm8RegisterERNS1_11SmallVectorINS0_8HintInfoELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2911' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='2932' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17tryHintRecoloringERN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3017' u='r' c='_ZN12_GLOBAL__N_18RAGreedy18tryHintsRecoloringEv'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3030' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSetIS5_Lj16ESt4lessIS5_EEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3118' u='r' c='_ZN12_GLOBAL__N_18RAGreedy17selectOrSplitImplERN4llvm12LiveIntervalERNS1_15SmallVectorImplINS1_8RegisterEEERNS1_8SmallSetIS5_Lj16ESt4lessIS5_EEEj'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3235' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3244' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3250' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RegAllocGreedy.cpp' l='3251' u='r' c='_ZN12_GLOBAL__N_18RAGreedy20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
