// Seed: 1628532587
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
endmodule
module module_1 (
    input tri id_0,
    output logic id_1,
    input wor id_2,
    input tri id_3,
    input supply1 id_4
);
  always @(posedge 1) begin : LABEL_0
    id_1 <= 1;
  end
  string id_6;
  assign id_6 = "";
  tri1  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
  module_0 modCall_1 (
      id_20,
      id_15,
      id_7,
      id_8
  );
  wire id_22;
  wire id_23;
  assign id_20 = 1'h0;
  assign id_13 = id_8;
endmodule
