// Seed: 752586295
module module_0 #(
    parameter id_1 = 32'd13,
    parameter id_4 = 32'd57
) (
    _id_1,
    id_2,
    id_3,
    _id_4,
    id_5
);
  input wire id_5;
  input wire _id_4;
  output wire id_3;
  inout wire id_2;
  output wire _id_1;
  logic [id_1 : -1] id_6[id_1 : id_4];
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire _id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input logic [7:0] id_3;
  input wire id_2;
  inout uwire id_1;
  assign id_4 = id_10;
  assign id_1 = -1 + (id_1);
  logic id_11;
  ;
  assign id_1 = id_8;
  assign id_7 = id_9;
  logic [7:0] id_12;
  ;
  assign id_12[-1] = id_6;
  logic id_13;
  module_0 modCall_1 (
      id_7,
      id_11,
      id_10,
      id_7,
      id_2
  );
endmodule
