<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.1.350.6

Wed May 01 11:17:22 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt clappyBird_impl_1.twr clappyBird_impl_1.udb -gui

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock pll_inst/lscc_pll_inst/clk</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE</A></LI>
<LI>        <A href=#Timing_rpt_Clk_3>2.3  Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_3>4.1.3  Setup Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_3>4.2.3  Hold Path Details For Constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 
create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "pll_inst/lscc_pll_inst/clk"</big></U></B>

create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
    Clock pll_inst/lscc_pll_inst/clk    |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk        |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
    Clock pll_inst/lscc_pll_inst/clk    |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE                                                              
                                        |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                        |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE"</big></U></B>

create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] 

Single Clock Domain
-----------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|                    |       Period       |     Frequency      
-----------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|             Target |          39.800 ns |         25.126 MHz 
                                            | Actual (all paths) |               ---- |               ---- 
-----------------------------------------------------------------------------------------------------------

Clock Domain Crossing
----------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE|   Worst Time Between Edges   |           Comment            
----------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk            |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL                                                              
                                            |                         ---- |                      No path 
----------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_3"></A><B><U><big>2.3 Clock "pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL"</big></U></B>

create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------------
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|             Target |          39.800 ns |         25.126 MHz 
                                              | Actual (all paths) |          14.569 ns |         68.639 MHz 
-------------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------------
Clock pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL|   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------------
 From pll_inst/lscc_pll_inst/clk              |                         ---- |                      No path 
 From pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE  |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 14.9182%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {pll_inst/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nst/clk} -period 20.8333333333333 [get_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>nets clk]</A>                               |   20.833 ns |    0.003 ns |    0   |   20.830 ns |  48.008 MHz |       20       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>lscc_pll_inst.u_PLL_B/OUTCORE} -source </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>[get_pins {pll_inst/lscc_pll_inst/u_PLL</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>_B/REFERENCECLK}] -multiply_by 67 -divi</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>de_by 128 [get_pins {pll_inst/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>inst/u_PLL_B/OUTCORE }] </A>                |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sourc</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>e [get_pins {pll_inst/lscc_pll_inst/u_P</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>LL_B/REFERENCECLK}] -multiply_by 67 -di</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>vide_by 128 [get_pins {pll_inst/lscc_pl</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_3"></A><A href=#Timing_rpt_SetupDetailedConstraint_3>l_inst/u_PLL_B/OUTGLOBAL }] </A>            |   39.800 ns |   25.231 ns |    4   |   14.569 ns |  68.639 MHz |       38       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
game_state_inst/forty_eight_mhz_counter_181_190__i19/D              
                                         |    9.618 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i18/D              
                                         |    9.896 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i17/D              
                                         |   10.174 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i16/D              
                                         |   10.452 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i15/D              
                                         |   10.729 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i14/D              
                                         |   11.564 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i13/D              
                                         |   11.842 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i12/D              
                                         |   12.120 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i11/D              
                                         |   12.398 ns 
game_state_inst/forty_eight_mhz_counter_181_190__i10/D              
                                         |   12.676 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {pll_inst/lscc_pll_i</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nst/clk} -period 20.8333333333333 [get_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>nets clk]</A>                               |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       20       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>lscc_pll_inst.u_PLL_B/OUTCORE} -source </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>[get_pins {pll_inst/lscc_pll_inst/u_PLL</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>_B/REFERENCECLK}] -multiply_by 67 -divi</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>de_by 128 [get_pins {pll_inst/lscc_pll_</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>inst/u_PLL_B/OUTCORE }] </A>                |    -----    |    -----    |   ---- |        ---- |        ---- |        0       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>create_generated_clock -name {pll_inst.</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>lscc_pll_inst.u_PLL_B/OUTGLOBAL} -sourc</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>e [get_pins {pll_inst/lscc_pll_inst/u_P</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>LL_B/REFERENCECLK}] -multiply_by 67 -di</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>vide_by 128 [get_pins {pll_inst/lscc_pl</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_3"></A><A href=#Timing_rpt_HoldDetailedConstraint_3>l_inst/u_PLL_B/OUTGLOBAL }] </A>            |    0.000 ns |    3.417 ns |    2   |        ---- |        ---- |       38       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
vga_inst/row_num_180__i1/D               |    3.417 ns 
vga_inst/row_num_180__i2/D               |    3.417 ns 
vga_inst/row_num_180__i3/D               |    3.417 ns 
vga_inst/row_num_180__i8/D               |    3.417 ns 
vga_inst/row_num_180__i9/D               |    3.417 ns 
vga_inst/row_num_180__i7/D               |    3.417 ns 
vga_inst/row_num_180__i6/D               |    3.417 ns 
vga_inst/row_num_180__i4/D               |    3.417 ns 
vga_inst/row_num_180__i5/D               |    3.417 ns 
vga_inst/col_num_178__i9/D               |    3.417 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
game_state_inst/is_over_98/Q            |    No arrival or required
game_state_inst/bird_y_pos_i0_i4/Q      |    No arrival or required
game_state_inst/bird_y_pos_i0_i3/Q      |    No arrival or required
game_state_inst/bird_y_pos_i0_i2/Q      |    No arrival or required
game_state_inst/bird_y_pos_i0_i0/Q      |    No arrival or required
game_state_inst/pipe_x_start_182__i2/Q  |    No arrival or required
game_state_inst/pipe_x_start_182__i3/Q  |    No arrival or required
game_state_inst/pipe_x_start_182__i9/Q  |    No arrival or required
game_state_inst/pipe_x_start_182__i8/Q  |    No arrival or required
game_state_inst/pipe_x_start_182__i7/Q  |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                        30
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{game_state_inst/pipe_x_start_182__i8/SR   game_state_inst/pipe_x_start_182__i9/SR}                           
                                        |    No arrival or required
{game_state_inst/pipe_x_start_182__i6/SR   game_state_inst/pipe_x_start_182__i7/SR}                           
                                        |    No arrival or required
{game_state_inst/pipe_x_start_182__i4/SR   game_state_inst/pipe_x_start_182__i5/SR}                           
                                        |    No arrival or required
{game_state_inst/pipe_x_start_182__i2/SR   game_state_inst/pipe_x_start_182__i3/SR}                           
                                        |    No arrival or required
game_state_inst/pipe_x_start_182__i1/SR |    No arrival or required
game_state_inst/is_over_98/D            |    No arrival or required
{game_state_inst/wait_counter_183__i5/SR   game_state_inst/wait_counter_183__i6/SR}                           
                                        |    No arrival or required
{game_state_inst/wait_counter_183__i3/SR   game_state_inst/wait_counter_183__i4/SR}                           
                                        |    No arrival or required
{game_state_inst/wait_counter_183__i1/SR   game_state_inst/wait_counter_183__i2/SR}                           
                                        |    No arrival or required
game_state_inst/wait_counter_183__i0/SR |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        53
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
clappy                                  |                     input
PLL_out                                 |                    output
VSYNC                                   |                    output
HSYNC                                   |                    output
RGB[5]                                  |                    output
RGB[4]                                  |                    output
RGB[3]                                  |                    output
RGB[2]                                  |                    output
RGB[0]                                  |                    output
RGB[1]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        10
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
20 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HFOSC
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i19/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 21
Delay Ratio      : 34.5% (route), 65.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.618 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                              11.016
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 16.526

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.000        12.885  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE_R13C4C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
game_state_inst/n6367                                     NET DELAY            0.000        13.163  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE_R13C4D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
game_state_inst/n8992                                     NET DELAY            0.000        13.441  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE_R13C4D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
game_state_inst/n6369                                     NET DELAY            0.556        14.275  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE_R13C5A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
game_state_inst/n8995                                     NET DELAY            0.000        14.553  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO1
                                          SLICE_R13C5A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
game_state_inst/n6371                                     NET DELAY            0.000        14.831  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CO0
                                          SLICE_R13C5B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
game_state_inst/n8998                                     NET DELAY            0.000        15.109  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CO1
                                          SLICE_R13C5B    CIN1_TO_COUT1_DELAY  0.278        15.387  2       
game_state_inst/n6373                                     NET DELAY            0.662        16.049  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_21/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_21/S0
                                          SLICE_R13C5C    D0_TO_F0_DELAY       0.477        16.526  1       
game_state_inst/n85[19]                                   NET DELAY            0.000        16.526  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i18/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 20
Delay Ratio      : 35.4% (route), 64.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 9.896 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                              10.738
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 16.248

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.000        12.885  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE_R13C4C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
game_state_inst/n6367                                     NET DELAY            0.000        13.163  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE_R13C4D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
game_state_inst/n8992                                     NET DELAY            0.000        13.441  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE_R13C4D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
game_state_inst/n6369                                     NET DELAY            0.556        14.275  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE_R13C5A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
game_state_inst/n8995                                     NET DELAY            0.000        14.553  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO1
                                          SLICE_R13C5A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
game_state_inst/n6371                                     NET DELAY            0.000        14.831  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/CO0
                                          SLICE_R13C5B    CIN0_TO_COUT0_DELAY  0.278        15.109  2       
game_state_inst/n8998                                     NET DELAY            0.662        15.771  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S1
                                          SLICE_R13C5B    D1_TO_F1_DELAY       0.477        16.248  1       
game_state_inst/n85[18]                                   NET DELAY            0.000        16.248  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i17/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 19
Delay Ratio      : 36.3% (route), 63.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.174 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                              10.460
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 15.970

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.000        12.885  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE_R13C4C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
game_state_inst/n6367                                     NET DELAY            0.000        13.163  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE_R13C4D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
game_state_inst/n8992                                     NET DELAY            0.000        13.441  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE_R13C4D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
game_state_inst/n6369                                     NET DELAY            0.556        14.275  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE_R13C5A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
game_state_inst/n8995                                     NET DELAY            0.000        14.553  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO1
                                          SLICE_R13C5A    CIN1_TO_COUT1_DELAY  0.278        14.831  2       
game_state_inst/n6371                                     NET DELAY            0.662        15.493  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S0
                                          SLICE_R13C5B    D0_TO_F0_DELAY       0.477        15.970  1       
game_state_inst/n85[17]                                   NET DELAY            0.000        15.970  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i16/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 18
Delay Ratio      : 37.3% (route), 62.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.452 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                              10.182
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 15.692

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.000        12.885  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE_R13C4C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
game_state_inst/n6367                                     NET DELAY            0.000        13.163  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE_R13C4D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
game_state_inst/n8992                                     NET DELAY            0.000        13.441  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE_R13C4D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
game_state_inst/n6369                                     NET DELAY            0.556        14.275  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/CO0
                                          SLICE_R13C5A    CIN0_TO_COUT0_DELAY  0.278        14.553  2       
game_state_inst/n8995                                     NET DELAY            0.662        15.215  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S1
                                          SLICE_R13C5A    D1_TO_F1_DELAY       0.477        15.692  1       
game_state_inst/n85[16]                                   NET DELAY            0.000        15.692  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i15/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 10.729 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                               9.905
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 15.415

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.000        12.885  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE_R13C4C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
game_state_inst/n6367                                     NET DELAY            0.000        13.163  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE_R13C4D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
game_state_inst/n8992                                     NET DELAY            0.000        13.441  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO1
                                          SLICE_R13C4D    CIN1_TO_COUT1_DELAY  0.278        13.719  2       
game_state_inst/n6369                                     NET DELAY            1.219        14.938  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S0
                                          SLICE_R13C5A    D0_TO_F0_DELAY       0.477        15.415  1       
game_state_inst/n85[15]                                   NET DELAY            0.000        15.415  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i14/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.564 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                               9.070
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 14.580

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.000        12.885  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE_R13C4C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
game_state_inst/n6367                                     NET DELAY            0.000        13.163  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/CO0
                                          SLICE_R13C4D    CIN0_TO_COUT0_DELAY  0.278        13.441  2       
game_state_inst/n8992                                     NET DELAY            0.662        14.103  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S1
                                          SLICE_R13C4D    D1_TO_F1_DELAY       0.477        14.580  1       
game_state_inst/n85[14]                                   NET DELAY            0.000        14.580  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i13/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 11.842 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                               8.792
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 14.302

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.000        12.885  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO1
                                          SLICE_R13C4C    CIN1_TO_COUT1_DELAY  0.278        13.163  2       
game_state_inst/n6367                                     NET DELAY            0.662        13.825  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S0
                                          SLICE_R13C4D    D0_TO_F0_DELAY       0.477        14.302  1       
game_state_inst/n85[13]                                   NET DELAY            0.000        14.302  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i12/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.120 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                               8.514
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 14.024

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.000        12.607  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/CO0
                                          SLICE_R13C4C    CIN0_TO_COUT0_DELAY  0.278        12.885  2       
game_state_inst/n8989                                     NET DELAY            0.662        13.547  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S1
                                          SLICE_R13C4C    D1_TO_F1_DELAY       0.477        14.024  1       
game_state_inst/n85[12]                                   NET DELAY            0.000        14.024  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i11/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.398 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                               8.236
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 13.746

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.000        12.329  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO1
                                          SLICE_R13C4B    CIN1_TO_COUT1_DELAY  0.278        12.607  2       
game_state_inst/n6365                                     NET DELAY            0.662        13.269  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/D0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S0
                                          SLICE_R13C4C    D0_TO_F0_DELAY       0.477        13.746  1       
game_state_inst/n85[11]                                   NET DELAY            0.000        13.746  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i10/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 12.676 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#2)    20.833
+ Destination Clock Source Latency                                    0.000
- Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
- Setup Time                                                          0.199
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                      26.144

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)    0.000
+ Source Clock Source Latency                                   0.000
+ Source Clock Path Delay                                       5.510
+ Data Path Delay                                               7.958
------------------------------------------------------------   ------
End-of-path arrival time( ns )                                 13.468

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name           Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------------  -----  ------------  ------  
game_state_inst/forty_eight_mhz_counter_181_190__i0/CK->game_state_inst/forty_eight_mhz_counter_181_190__i0/Q
                                          SLICE_R13C3A    CLK_TO_Q1_DELAY      1.391         6.901  1       
game_state_inst/n149[0]                                   NET DELAY            2.026         8.927  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_1/CO1
                                          SLICE_R13C3A    C1_TO_COUT1_DELAY    0.344         9.271  2       
game_state_inst/n6355                                     NET DELAY            0.000         9.271  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO0
                                          SLICE_R13C3B    CIN0_TO_COUT0_DELAY  0.278         9.549  2       
game_state_inst/n8974                                     NET DELAY            0.000         9.549  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_3/CO1
                                          SLICE_R13C3B    CIN1_TO_COUT1_DELAY  0.278         9.827  2       
game_state_inst/n6357                                     NET DELAY            0.000         9.827  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO0
                                          SLICE_R13C3C    CIN0_TO_COUT0_DELAY  0.278        10.105  2       
game_state_inst/n8977                                     NET DELAY            0.000        10.105  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_5/CO1
                                          SLICE_R13C3C    CIN1_TO_COUT1_DELAY  0.278        10.383  2       
game_state_inst/n6359                                     NET DELAY            0.000        10.383  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO0
                                          SLICE_R13C3D    CIN0_TO_COUT0_DELAY  0.278        10.661  2       
game_state_inst/n8980                                     NET DELAY            0.000        10.661  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_7/CO1
                                          SLICE_R13C3D    CIN1_TO_COUT1_DELAY  0.278        10.939  2       
game_state_inst/n6361                                     NET DELAY            0.556        11.495  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO0
                                          SLICE_R13C4A    CIN0_TO_COUT0_DELAY  0.278        11.773  2       
game_state_inst/n8983                                     NET DELAY            0.000        11.773  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CI1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_9/CO1
                                          SLICE_R13C4A    CIN1_TO_COUT1_DELAY  0.278        12.051  2       
game_state_inst/n6363                                     NET DELAY            0.000        12.051  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CI0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/CO0
                                          SLICE_R13C4B    CIN0_TO_COUT0_DELAY  0.278        12.329  2       
game_state_inst/n8986                                     NET DELAY            0.662        12.991  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/D1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/S1
                                          SLICE_R13C4B    D1_TO_F1_DELAY       0.477        13.468  1       
game_state_inst/n85[10]                                   NET DELAY            0.000        13.468  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_3"></A><A href=#Timing_rpt_SetupSummaryConstraint_3>4.1.3  Setup path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : {vga_inst/row_num_180__i5/SR   vga_inst/row_num_180__i6/SR}
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 4
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.231 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                            14.039
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               24.666

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.245        19.766  1       
vga_inst/i1571_4_lut/D->vga_inst/i1571_4_lut/Z
                                          SLICE_R17C25B   D1_TO_F1_DELAY   0.450        20.216  6       
vga_inst/n2000                                            NET DELAY        4.450        24.666  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : {vga_inst/row_num_180__i3/SR   vga_inst/row_num_180__i4/SR}
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 4
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.231 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                            14.039
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               24.666

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.245        19.766  1       
vga_inst/i1571_4_lut/D->vga_inst/i1571_4_lut/Z
                                          SLICE_R17C25B   D1_TO_F1_DELAY   0.450        20.216  6       
vga_inst/n2000                                            NET DELAY        4.450        24.666  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : {vga_inst/row_num_180__i1/SR   vga_inst/row_num_180__i2/SR}
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 4
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.231 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                            14.039
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               24.666

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.245        19.766  1       
vga_inst/i1571_4_lut/D->vga_inst/i1571_4_lut/Z
                                          SLICE_R17C25B   D1_TO_F1_DELAY   0.450        20.216  6       
vga_inst/n2000                                            NET DELAY        4.450        24.666  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : vga_inst/row_num_180__i0/SR
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 4
Delay Ratio      : 80.3% (route), 19.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.231 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                            14.039
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               24.666

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.245        19.766  1       
vga_inst/i1571_4_lut/D->vga_inst/i1571_4_lut/Z
                                          SLICE_R17C25B   D1_TO_F1_DELAY   0.450        20.216  6       
vga_inst/n2000                                            NET DELAY        4.450        24.666  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : vga_inst/row_num_180__i9/SR
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 4
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.827 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                            13.443
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               24.070

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.245        19.766  1       
vga_inst/i1571_4_lut/D->vga_inst/i1571_4_lut/Z
                                          SLICE_R17C25B   D1_TO_F1_DELAY   0.450        20.216  6       
vga_inst/n2000                                            NET DELAY        3.854        24.070  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : {vga_inst/row_num_180__i7/SR   vga_inst/row_num_180__i8/SR}
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 4
Delay Ratio      : 79.4% (route), 20.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 25.827 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                            13.443
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               24.070

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.245        19.766  1       
vga_inst/i1571_4_lut/D->vga_inst/i1571_4_lut/Z
                                          SLICE_R17C25B   D1_TO_F1_DELAY   0.450        20.216  6       
vga_inst/n2000                                            NET DELAY        3.854        24.070  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : {vga_inst/col_num_178__i5/SR   vga_inst/col_num_178__i6/SR}
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 3
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.522 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             9.748
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               20.375

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.854        20.375  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : {vga_inst/col_num_178__i3/SR   vga_inst/col_num_178__i4/SR}
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 3
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.522 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             9.748
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               20.375

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.854        20.375  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : {vga_inst/col_num_178__i1/SR   vga_inst/col_num_178__i2/SR}
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 3
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.522 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             9.748
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               20.375

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.854        20.375  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i7/Q
Path End         : vga_inst/col_num_178__i0/SR
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 3
Delay Ratio      : 76.2% (route), 23.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 39.800 ns 
Path Slack       : 29.522 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#2)    39.800
+ Master Clock Source Latency                                                       0.000
- Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
- Setup Time                                                                        0.530
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    49.897

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             9.748
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               20.375

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i7/CK   vga_inst/col_num_178__i8/CK}->vga_inst/col_num_178__i7/Q
                                          SLICE_R19C25A   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[7]                                                NET DELAY        3.271        15.289  1       
gamerenderer_inst/i440_2_lut/B->gamerenderer_inst/i440_2_lut/Z
                                          SLICE_R17C24D   B0_TO_F0_DELAY   0.477        15.766  4       
n877                                                      NET DELAY        0.305        16.071  1       
vga_inst/i1_3_lut_4_lut/C->vga_inst/i1_3_lut_4_lut/Z
                                          SLICE_R17C24D   C1_TO_F1_DELAY   0.450        16.521  13      
vga_inst/n1079                                            NET DELAY        3.854        20.375  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {pll_inst/lscc_pll_inst/clk} -period 20.8333333333333 [get_nets clk]</A>
----------------------------------------------------------------------
20 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i18/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i18/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i17/CK   game_state_inst/forty_eight_mhz_counter_181_190__i18/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i18/Q
                                          SLICE_R13C5B    CLK_TO_Q1_DELAY  1.391         6.901  1       
game_state_inst/n149[18]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S1
                                          SLICE_R13C5B    C1_TO_F1_DELAY   0.450         8.927  1       
game_state_inst/n85[18]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i17/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i17/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i17/CK   game_state_inst/forty_eight_mhz_counter_181_190__i18/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i17/Q
                                          SLICE_R13C5B    CLK_TO_Q0_DELAY  1.391         6.901  1       
game_state_inst/n149[17]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_19/S0
                                          SLICE_R13C5B    C0_TO_F0_DELAY   0.450         8.927  1       
game_state_inst/n85[17]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i16/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i16/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i15/CK   game_state_inst/forty_eight_mhz_counter_181_190__i16/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i16/Q
                                          SLICE_R13C5A    CLK_TO_Q1_DELAY  1.391         6.901  1       
game_state_inst/n149[16]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S1
                                          SLICE_R13C5A    C1_TO_F1_DELAY   0.450         8.927  1       
game_state_inst/n85[16]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i15/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i15/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i15/CK   game_state_inst/forty_eight_mhz_counter_181_190__i16/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i15/Q
                                          SLICE_R13C5A    CLK_TO_Q0_DELAY  1.391         6.901  1       
game_state_inst/n149[15]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_17/S0
                                          SLICE_R13C5A    C0_TO_F0_DELAY   0.450         8.927  1       
game_state_inst/n85[15]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i14/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i14/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i13/CK   game_state_inst/forty_eight_mhz_counter_181_190__i14/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i14/Q
                                          SLICE_R13C4D    CLK_TO_Q1_DELAY  1.391         6.901  1       
game_state_inst/n149[14]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S1
                                          SLICE_R13C4D    C1_TO_F1_DELAY   0.450         8.927  1       
game_state_inst/n85[14]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i13/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i13/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i13/CK   game_state_inst/forty_eight_mhz_counter_181_190__i14/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i13/Q
                                          SLICE_R13C4D    CLK_TO_Q0_DELAY  1.391         6.901  1       
game_state_inst/n149[13]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_15/S0
                                          SLICE_R13C4D    C0_TO_F0_DELAY   0.450         8.927  1       
game_state_inst/n85[13]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i12/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i12/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i11/CK   game_state_inst/forty_eight_mhz_counter_181_190__i12/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i12/Q
                                          SLICE_R13C4C    CLK_TO_Q1_DELAY  1.391         6.901  1       
game_state_inst/n149[12]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S1
                                          SLICE_R13C4C    C1_TO_F1_DELAY   0.450         8.927  1       
game_state_inst/n85[12]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i11/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i11/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i11/CK   game_state_inst/forty_eight_mhz_counter_181_190__i12/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i11/Q
                                          SLICE_R13C4C    CLK_TO_Q0_DELAY  1.391         6.901  1       
game_state_inst/n149[11]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_13/S0
                                          SLICE_R13C4C    C0_TO_F0_DELAY   0.450         8.927  1       
game_state_inst/n85[11]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i10/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i10/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i9/CK   game_state_inst/forty_eight_mhz_counter_181_190__i10/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i10/Q
                                          SLICE_R13C4B    CLK_TO_Q1_DELAY  1.391         6.901  1       
game_state_inst/n149[10]                                  NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/C1->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/S1
                                          SLICE_R13C4B    C1_TO_F1_DELAY   0.450         8.927  1       
game_state_inst/n85[10]                                   NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : game_state_inst/forty_eight_mhz_counter_181_190__i9/Q
Path End         : game_state_inst/forty_eight_mhz_counter_181_190__i9/D
Source Clock     : pll_inst/lscc_pll_inst/clk
Destination Clock: pll_inst/lscc_pll_inst/clk
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)     0.000
+ Destination Clock Source Latency                                    0.000
+ Destination Clock Uncertainty                                       0.000
+ Destination Clock Path Delay                                        5.510
+ Hold Time                                                          -0.000
-----------------------------------------------------------------   -------
End-of-path required time( ns )                                       5.510

  Source Clock Arrival Time (pll_inst/lscc_pll_inst/clk:R#1)   0.000
+ Source Clock Source Latency                                  0.000
+ Source Clock Path Delay                                      5.510
+ Data Path Delay                                              3.417
------------------------------------------------------------   -----
End-of-path arrival time( ns )                                 8.927

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{game_state_inst/forty_eight_mhz_counter_181_190__i9/CK   game_state_inst/forty_eight_mhz_counter_181_190__i10/CK}->game_state_inst/forty_eight_mhz_counter_181_190__i9/Q
                                          SLICE_R13C4B    CLK_TO_Q0_DELAY  1.391         6.901  1       
game_state_inst/n149[9]                                   NET DELAY        1.576         8.477  1       
game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/C0->game_state_inst/forty_eight_mhz_counter_181_190_add_4_11/S0
                                          SLICE_R13C4B    C0_TO_F0_DELAY   0.450         8.927  1       
game_state_inst/n85[9]                                    NET DELAY        0.000         8.927  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      5.510         5.510  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTCORE} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTCORE }] </A>
----------------------------------------------------------------------
0 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_3"></A><A href=#Timing_rpt_HoldSummaryConstraint_3>4.2.3  Hold path details for constraint: create_generated_clock -name {pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL} -source [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK}] -multiply_by 67 -divide_by 128 [get_pins {pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL }] </A>
----------------------------------------------------------------------
38 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i4/Q
Path End         : vga_inst/col_num_178__i4/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i3/CK   vga_inst/col_num_178__i4/CK}->vga_inst/col_num_178__i4/Q
                                          SLICE_R19C24C   CLK_TO_Q1_DELAY  1.391        12.018  9       
col_num[4]                                                NET DELAY        1.576        13.594  1       
vga_inst/col_num_178_add_4_5/C1->vga_inst/col_num_178_add_4_5/S1
                                          SLICE_R19C24C   C1_TO_F1_DELAY   0.450        14.044  1       
vga_inst/n45_adj_471[4]                                   NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i3/Q
Path End         : vga_inst/col_num_178__i3/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i3/CK   vga_inst/col_num_178__i4/CK}->vga_inst/col_num_178__i3/Q
                                          SLICE_R19C24C   CLK_TO_Q0_DELAY  1.391        12.018  9       
col_num[3]                                                NET DELAY        1.576        13.594  1       
vga_inst/col_num_178_add_4_5/C0->vga_inst/col_num_178_add_4_5/S0
                                          SLICE_R19C24C   C0_TO_F0_DELAY   0.450        14.044  1       
vga_inst/n45_adj_471[3]                                   NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i2/Q
Path End         : vga_inst/col_num_178__i2/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i1/CK   vga_inst/col_num_178__i2/CK}->vga_inst/col_num_178__i2/Q
                                          SLICE_R19C24B   CLK_TO_Q1_DELAY  1.391        12.018  7       
col_num[2]                                                NET DELAY        1.576        13.594  1       
vga_inst/col_num_178_add_4_3/C1->vga_inst/col_num_178_add_4_3/S1
                                          SLICE_R19C24B   C1_TO_F1_DELAY   0.450        14.044  1       
vga_inst/n45_adj_471[2]                                   NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i1/Q
Path End         : vga_inst/col_num_178__i1/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/col_num_178__i1/CK   vga_inst/col_num_178__i2/CK}->vga_inst/col_num_178__i1/Q
                                          SLICE_R19C24B   CLK_TO_Q0_DELAY  1.391        12.018  7       
col_num[1]                                                NET DELAY        1.576        13.594  1       
vga_inst/col_num_178_add_4_3/C0->vga_inst/col_num_178_add_4_3/S0
                                          SLICE_R19C24B   C0_TO_F0_DELAY   0.450        14.044  1       
vga_inst/n45_adj_471[1]                                   NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/col_num_178__i0/Q
Path End         : vga_inst/col_num_178__i0/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_inst/col_num_178__i0/CK->vga_inst/col_num_178__i0/Q
                                          SLICE_R19C24A   CLK_TO_Q1_DELAY  1.391        12.018  4       
col_num[0]                                                NET DELAY        1.576        13.594  1       
vga_inst/col_num_178_add_4_1/C1->vga_inst/col_num_178_add_4_1/S1
                                          SLICE_R19C24A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_inst/n45_adj_471[0]                                   NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i9/Q
Path End         : vga_inst/row_num_180__i9/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
vga_inst/row_num_180__i9/CK->vga_inst/row_num_180__i9/Q
                                          SLICE_R17C27B   CLK_TO_Q0_DELAY  1.391        12.018  14      
row_num[9]                                                NET DELAY        1.576        13.594  1       
vga_inst/row_num_180_add_4_11/C0->vga_inst/row_num_180_add_4_11/S0
                                          SLICE_R17C27B   C0_TO_F0_DELAY   0.450        14.044  1       
vga_inst/n45[9]                                           NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i5/Q
Path End         : vga_inst/row_num_180__i5/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_180__i5/CK   vga_inst/row_num_180__i6/CK}->vga_inst/row_num_180__i5/Q
                                          SLICE_R17C26D   CLK_TO_Q0_DELAY  1.391        12.018  13      
row_num[5]                                                NET DELAY        1.576        13.594  1       
vga_inst/row_num_180_add_4_7/C0->vga_inst/row_num_180_add_4_7/S0
                                          SLICE_R17C26D   C0_TO_F0_DELAY   0.450        14.044  1       
vga_inst/n45[5]                                           NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i8/Q
Path End         : vga_inst/row_num_180__i8/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_180__i7/CK   vga_inst/row_num_180__i8/CK}->vga_inst/row_num_180__i8/Q
                                          SLICE_R17C27A   CLK_TO_Q1_DELAY  1.391        12.018  11      
row_num[8]                                                NET DELAY        1.576        13.594  1       
vga_inst/row_num_180_add_4_9/C1->vga_inst/row_num_180_add_4_9/S1
                                          SLICE_R17C27A   C1_TO_F1_DELAY   0.450        14.044  1       
vga_inst/n45[8]                                           NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i6/Q
Path End         : vga_inst/row_num_180__i6/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_180__i5/CK   vga_inst/row_num_180__i6/CK}->vga_inst/row_num_180__i6/Q
                                          SLICE_R17C26D   CLK_TO_Q1_DELAY  1.391        12.018  11      
row_num[6]                                                NET DELAY        1.576        13.594  1       
vga_inst/row_num_180_add_4_7/C1->vga_inst/row_num_180_add_4_7/S1
                                          SLICE_R17C26D   C1_TO_F1_DELAY   0.450        14.044  1       
vga_inst/n45[6]                                           NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : vga_inst/row_num_180__i7/Q
Path End         : vga_inst/row_num_180__i7/D
Source Clock     : pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Destination Clock: pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 3.417 ns  (Passed)

  Destination Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)     0.000
+ Master Clock Source Latency                                                       0.000
+ Destination Clock Uncertainty                                                     0.000
+ Destination Clock Path Delay                                                     10.627
+ Hold Time                                                                        -0.000
-------------------------------------------------------------------------------   -------
End-of-path required time( ns )                                                    10.627

  Source Clock Arrival Time (pll_inst.lscc_pll_inst.u_PLL_B/OUTGLOBAL:R#1)    0.000
+ Master Clock Source Latency                                                 0.000
+ Source Clock Path Delay                                                    10.627
+ Data Path Delay                                                             3.417
--------------------------------------------------------------------------   ------
End-of-path arrival time( ns )                                               14.044

 
Source Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       


Data path
Name                                      Cell/Site Name  Delay Name       Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ---------------  -----  ------------  ------  
{vga_inst/row_num_180__i7/CK   vga_inst/row_num_180__i8/CK}->vga_inst/row_num_180__i7/Q
                                          SLICE_R17C27A   CLK_TO_Q0_DELAY  1.391        12.018  11      
row_num[7]                                                NET DELAY        1.576        13.594  1       
vga_inst/row_num_180_add_4_9/C0->vga_inst/row_num_180_add_4_9/S0
                                          SLICE_R17C27A   C0_TO_F0_DELAY   0.450        14.044  1       
vga_inst/n45[7]                                           NET DELAY        0.000        14.044  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
hsosc_inst/CLKHF                          HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  12      
clk                                                          NET DELAY      4.967         4.967  1       
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_PLL_R13C32                    0.000         4.967  12      
pll_inst/lscc_pll_inst/u_PLL_B/REFERENCECLK->pll_inst/lscc_pll_inst/u_PLL_B/OUTGLOBAL (TOTAL_ADJUSTMENTS)
                                          PLL_PLL_R13C32                    0.150         5.117  12      
clk2                                                         NET DELAY      5.510        10.627  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

