#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Oct 12 16:51:23 2022
# Process ID: 10688
# Current directory: D:/FPGA/FPGA_project/Time_Clock/Time_Clock.runs/synth_1
# Command line: vivado.exe -log timeClock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source timeClock.tcl
# Log file: D:/FPGA/FPGA_project/Time_Clock/Time_Clock.runs/synth_1/timeClock.vds
# Journal file: D:/FPGA/FPGA_project/Time_Clock/Time_Clock.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source timeClock.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1117.652 ; gain = 56.707
Command: synth_design -top timeClock -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1117.652 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'timeClock' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/timeClock.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_fnd' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/clock_divider_fnd.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_fnd' (1#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/clock_divider_fnd.v:4]
INFO: [Synth 8-6157] synthesizing module 'Counter_fnd' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Counter_fnd.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Counter_fnd' (2#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Counter_fnd.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder_2x4' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/decoder_2x4.v:3]
INFO: [Synth 8-6155] done synthesizing module 'decoder_2x4' (3#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/decoder_2x4.v:3]
INFO: [Synth 8-6157] synthesizing module 'timeClockCounter' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/timeClockCounter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timeClockCounter' (4#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/timeClockCounter.v:3]
INFO: [Synth 8-6157] synthesizing module 'digitDivider' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/digitDivider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'digitDivider' (5#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/digitDivider.v:3]
INFO: [Synth 8-6157] synthesizing module 'Comparator' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Comparator.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Comparator' (6#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Comparator.v:4]
INFO: [Synth 8-6157] synthesizing module 'Mux4_1' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Mux4_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux4_1' (7#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Mux4_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux2_1' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Mux2_1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Mux2_1' (8#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/Mux2_1.v:3]
INFO: [Synth 8-6157] synthesizing module 'BCDtoFND' [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/BCDtoFND.v:3]
INFO: [Synth 8-6155] done synthesizing module 'BCDtoFND' (9#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/BCDtoFND.v:3]
INFO: [Synth 8-6155] done synthesizing module 'timeClock' (10#1) [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/sources_1/new/timeClock.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.652 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1117.652 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1117.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
Finished Parsing XDC File [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/FPGA/FPGA_project/Time_Clock/Time_Clock.srcs/constrs_1/imports/FPGA_project/MY_Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/timeClock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/timeClock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1187.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1187.230 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1187.230 ; gain = 69.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1187.230 ; gain = 69.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1187.230 ; gain = 69.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1187.230 ; gain = 69.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                7 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  13 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1187.230 ; gain = 69.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1187.230 ; gain = 69.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1205.773 ; gain = 88.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:41 . Memory (MB): peak = 1233.891 ; gain = 116.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.676 ; gain = 122.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.676 ; gain = 122.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.676 ; gain = 122.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.676 ; gain = 122.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.676 ; gain = 122.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.676 ; gain = 122.023
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |     3|
|4     |LUT2   |    15|
|5     |LUT3   |    12|
|6     |LUT4   |    13|
|7     |LUT5   |    71|
|8     |LUT6   |    54|
|9     |FDCE   |    67|
|10    |IBUF   |     4|
|11    |OBUF   |    12|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1239.676 ; gain = 122.023
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:43 . Memory (MB): peak = 1239.676 ; gain = 52.445
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 1239.676 ; gain = 122.023
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1251.746 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1251.746 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:01:01 . Memory (MB): peak = 1251.746 ; gain = 134.094
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/FPGA_project/Time_Clock/Time_Clock.runs/synth_1/timeClock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file timeClock_utilization_synth.rpt -pb timeClock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Oct 12 16:52:46 2022...
