#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Dec 25 03:29:30 2020
# Process ID: 1288
# Current directory: C:/Users/asali/vivado/CS223-Project/CS223-Project.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: C:/Users/asali/vivado/CS223-Project/CS223-Project.runs/synth_1/top.vds
# Journal file: C:/Users/asali/vivado/CS223-Project/CS223-Project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6360
CRITICAL WARNING: [Synth 8-2490] overwriting previous definition of module AND3 [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/AND2.sv:21]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1026.332 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv:21]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/debounce.sv:21]
INFO: [Synth 8-226] default block is never used [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/debounce.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (1#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/debounce.sv:21]
INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2' (2#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'AND3' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/AND2.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (3#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/AND2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (3#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'datamem' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datamem.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'datamem' (4#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datamem.sv:21]
INFO: [Synth 8-6157] synthesizing module 'mips' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mips.sv:21]
INFO: [Synth 8-6157] synthesizing module 'controller' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/controller.sv:21]
INFO: [Synth 8-6157] synthesizing module 'maindec' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/maindec.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'maindec' (5#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/maindec.sv:21]
INFO: [Synth 8-6157] synthesizing module 'aludec' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/aludec.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'aludec' (6#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/aludec.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'controller' (7#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/controller.sv:21]
INFO: [Synth 8-6157] synthesizing module 'datapath' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datapath.sv:21]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized1' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized1' (7#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized2' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized2' (7#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mux2.sv:21]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/regfile.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (8#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/regfile.sv:21]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/alu.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'alu' (9#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/alu.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (10#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/datapath.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'mips' (11#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/mips.sv:21]
INFO: [Synth 8-6157] synthesizing module 'instmem' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/instmem.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'instmem' (12#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/instmem.sv:21]
WARNING: [Synth 8-689] width (1) of port connection 'nextReadData' does not match port width (16) of module 'instmem' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv:52]
INFO: [Synth 8-6157] synthesizing module 'SevSeg_4digit' [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/sevseg_4digit.sv:21]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'SevSeg_4digit' (13#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/sevseg_4digit.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'top' (14#1) [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/sources_1/new/top.sv:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1026.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.332 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1026.332 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1026.332 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/asali/vivado/CS223-Project/CS223-Project.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1039.219 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1039.219 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1039.219 ; gain = 12.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1039.219 ; gain = 12.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.219 ; gain = 12.887
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'debounce'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      S0 |                               00 |                               00
                      S1 |                               01 |                               01
                      S2 |                               10 |                               10
                      S3 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'debounce'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1039.219 ; gain = 12.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1     
	  32 Input   16 Bit        Muxes := 2     
	  11 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   2 Input    6 Bit        Muxes := 7     
	   4 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 10    
	   4 Input    1 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 15    
	   3 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1039.219 ; gain = 12.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------+------------------+---------------+----------------+
|Module Name   | RTL Object       | Depth x Width | Implemented As | 
+--------------+------------------+---------------+----------------+
|SevSeg_4digit | sseg_LEDs        | 32x7          | LUT            | 
|top           | sevSeg/sseg_LEDs | 32x7          | LUT            | 
+--------------+------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1039.219 ; gain = 12.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1121.531 ; gain = 95.199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    44|
|3     |LUT1   |   127|
|4     |LUT2   |    12|
|5     |LUT3   |    23|
|6     |LUT4   |    29|
|7     |LUT5   |    53|
|8     |LUT6   |   222|
|9     |MUXF7  |    40|
|10    |MUXF8  |    15|
|11    |FDRE   |   353|
|12    |FDSE   |    65|
|13    |IBUF   |    22|
|14    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1131.559 ; gain = 105.227
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:42 . Memory (MB): peak = 1131.559 ; gain = 92.340
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 1131.559 ; gain = 105.227
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1134.418 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1134.418 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 1134.418 ; gain = 108.086
INFO: [Common 17-1381] The checkpoint 'C:/Users/asali/vivado/CS223-Project/CS223-Project.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 25 03:30:28 2020...
