/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [11:0] _03_;
  wire [2:0] _04_;
  wire [4:0] celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [8:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [14:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_24z;
  wire celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire [9:0] celloutsig_0_38z;
  wire [16:0] celloutsig_0_3z;
  wire celloutsig_0_46z;
  wire [8:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [9:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_46z = ~((celloutsig_0_29z | celloutsig_0_23z[0]) & celloutsig_0_33z);
  assign celloutsig_0_52z = ~((celloutsig_0_23z[4] | _00_) & celloutsig_0_7z);
  assign celloutsig_1_0z = ~((in_data[118] | in_data[157]) & in_data[126]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z | celloutsig_1_0z) & celloutsig_1_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_10z[1] | celloutsig_1_12z[0]) & celloutsig_1_11z[2]);
  assign celloutsig_1_18z = ~((celloutsig_1_13z | celloutsig_1_4z[1]) & celloutsig_1_9z[1]);
  assign celloutsig_0_7z = ~((celloutsig_0_4z[8] | celloutsig_0_1z) & celloutsig_0_3z[3]);
  assign celloutsig_0_1z = ~((celloutsig_0_0z[1] | in_data[76]) & celloutsig_0_0z[0]);
  assign celloutsig_0_17z = ~((celloutsig_0_4z[3] | _02_) & celloutsig_0_11z[1]);
  reg [11:0] _14_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _14_ <= 12'h000;
    else _14_ <= in_data[42:31];
  assign { _00_, _03_[10:2], _01_, _03_[0] } = _14_;
  reg [2:0] _15_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _15_ <= 3'h0;
    else _15_ <= in_data[35:33];
  assign { _04_[2], _02_, _04_[0] } = _15_;
  assign celloutsig_0_33z = ~^ celloutsig_0_24z[5:1];
  assign celloutsig_0_6z = ~^ { celloutsig_0_3z[13:0], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_8z = ~^ in_data[53:48];
  assign celloutsig_0_9z = ~^ celloutsig_0_0z[4:2];
  assign celloutsig_0_12z = ~^ celloutsig_0_10z[4:0];
  assign celloutsig_0_29z = ~^ { celloutsig_0_20z[10:2], celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[46:42] >> in_data[56:52];
  assign celloutsig_0_4z = celloutsig_0_3z[12:4] >> { in_data[11:8], celloutsig_0_0z };
  assign celloutsig_1_5z = in_data[135:128] >> { celloutsig_1_2z[0], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[133:126], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z } >> { in_data[144:143], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_16z = { celloutsig_0_0z[4:1], celloutsig_0_12z } >> celloutsig_0_4z[8:4];
  assign celloutsig_0_2z = { celloutsig_0_0z[4:2], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z } >> { celloutsig_0_0z[3:2], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_3z = { in_data[71:60], celloutsig_0_0z } >> in_data[38:22];
  assign celloutsig_0_38z = { in_data[89], celloutsig_0_4z } >> celloutsig_0_2z;
  assign celloutsig_1_2z = { in_data[148], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >> in_data[167:164];
  assign celloutsig_1_4z = celloutsig_1_2z >> in_data[166:163];
  assign celloutsig_1_12z = celloutsig_1_7z[9:5] >> { celloutsig_1_9z[2:1], celloutsig_1_9z };
  assign celloutsig_1_19z = { celloutsig_1_3z[9:8], celloutsig_1_2z } >> { celloutsig_1_3z[5:1], celloutsig_1_18z };
  assign celloutsig_0_11z = in_data[4:1] >> { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_13z = { in_data[4:1], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z } >> celloutsig_0_3z[10:2];
  assign celloutsig_0_51z = { celloutsig_0_19z[1:0], celloutsig_0_0z } <<< { celloutsig_0_38z[6], celloutsig_0_46z, celloutsig_0_16z };
  assign celloutsig_1_3z = in_data[163:154] <<< { in_data[162:156], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_3z[9:1] <<< { celloutsig_1_5z[1], celloutsig_1_5z };
  assign celloutsig_1_9z = in_data[104:102] <<< celloutsig_1_5z[7:5];
  assign celloutsig_1_10z = { celloutsig_1_6z[5:3], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z } <<< { celloutsig_1_7z[13], celloutsig_1_6z };
  assign celloutsig_1_11z = celloutsig_1_5z[3:1] <<< in_data[143:141];
  assign celloutsig_0_10z = celloutsig_0_3z[16:1] <<< { celloutsig_0_3z[10:8], celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_18z = { celloutsig_0_13z[6], celloutsig_0_9z, celloutsig_0_17z } <<< celloutsig_0_10z[2:0];
  assign celloutsig_0_19z = _03_[8:5] <<< { celloutsig_0_6z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_23z = celloutsig_0_3z[5:1] <<< celloutsig_0_10z[12:8];
  assign celloutsig_0_24z = { celloutsig_0_3z[14:9], celloutsig_0_18z } <<< celloutsig_0_2z[8:0];
  always_latch
    if (!clkin_data[0]) celloutsig_0_20z = 15'h0000;
    else if (clkin_data[32]) celloutsig_0_20z = { celloutsig_0_13z[4:3], celloutsig_0_1z, _00_, _03_[10:2], _01_, _03_[0] };
  assign { _03_[11], _03_[1] } = { _00_, _01_ };
  assign _04_[1] = _02_;
  assign { out_data[128], out_data[101:96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_51z, celloutsig_0_52z };
endmodule
