Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec  2 21:24:08 2020
| Host         : LAPTOP-IC7HNLMF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    18 |
|    Minimum number of control sets                        |    18 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    18 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              48 |           12 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             342 |          105 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |            Enable Signal           |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | whale/M_state_q_reg[1]_0           |                                     |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | whale/M_state_q[4]_i_2_n_0         | reset_button/rst                    |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                    |                                     |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG | whale/E[0]                         | reset_button/rst                    |               11 |             16 |         1.45 |
|  clk_IBUF_BUFG | whale/M_state_q_reg[4]_5[0]        | reset_button/rst                    |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG | whale/M_state_q_reg[4]_4[0]        | reset_button/rst                    |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | whale/M_state_q_reg[0]_6[0]        | reset_button/rst                    |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG |                                    | reset_button/rst                    |                4 |             17 |         4.25 |
|  clk_IBUF_BUFG | whale/M_state_q_reg[2]_2[0]        | reset_button/rst                    |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG | button_cond0/M_ctr_q[0]_i_2__2_n_0 | button_cond0/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_cond1/M_ctr_q[0]_i_2__1_n_0 | button_cond1/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_cond2/M_ctr_q[0]_i_2__0_n_0 | button_cond2/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | button_cond3/sel                   | button_cond3/sync/clear             |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | reset_button/M_ctr_q[0]_i_2__3_n_0 | reset_button/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | whale/M_state_q_reg[1]_0           | reset_button/M_last_q_reg           |               11 |             28 |         2.55 |
|  clk_IBUF_BUFG |                                    | play_counter/en_edge/M_ctr_rst      |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG | whale/M_state_q_reg[0]_0           | reset_button/rst                    |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | whale/M_rng_sequence_next          | reset_button/rst                    |               22 |             96 |         4.36 |
+----------------+------------------------------------+-------------------------------------+------------------+----------------+--------------+


