INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/m2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/m4_1x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m4_1x4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/CountUD4L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CountUD4L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/imports/new/m8_1e.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module m8_1e
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/Ring_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ring_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/imports/Lab4/lab4_clks.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_clks
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-311] analyzing module clkcntrl4
INFO: [VRFC 10-311] analyzing module FTCE_MXILINX_clkcntrl4
INFO: [VRFC 10-311] analyzing module CB4CE_MXILINX_clkcntrl4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/imports/new/hex7seg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex7seg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/Edge Detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge_Detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/counterUD16L.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterUD16L
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/BTNC_logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BTNC_logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/new/Selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sources_1/imports/new/Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sim_1/new/Lab4TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab4TestBench
INFO: [VRFC 10-2458] undeclared symbol dp, assumed default net type wire [C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.srcs/sim_1/new/Lab4TestBench.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/secomd/Documents/UCSC_Schoolwork/Win18/CMPE100/Lab4/Lab4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
