#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sat May 20 10:08:24 2017
# Process ID: 890
# Current directory: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1
# Command line: vivado -log project_wrapper.vdi -applog -messageDb vivado.pb -mode batch -source project_wrapper.tcl -notrace
# Log file: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper.vdi
# Journal file: /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source project_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 676 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_processing_system7_0_0/project_processing_system7_0_0.xdc] for cell 'project_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_processing_system7_0_0/project_processing_system7_0_0.xdc] for cell 'project_i/processing_system7_0/inst'
Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_rst_processing_system7_0_100M_0/project_rst_processing_system7_0_100M_0_board.xdc] for cell 'project_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_rst_processing_system7_0_100M_0/project_rst_processing_system7_0_100M_0_board.xdc] for cell 'project_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_rst_processing_system7_0_100M_0/project_rst_processing_system7_0_100M_0.xdc] for cell 'project_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_rst_processing_system7_0_100M_0/project_rst_processing_system7_0_100M_0.xdc] for cell 'project_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_0_0_1/project_axi_gpio_0_0_board.xdc] for cell 'project_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_0_0_1/project_axi_gpio_0_0_board.xdc] for cell 'project_i/axi_gpio_0/U0'
Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_0_0_1/project_axi_gpio_0_0.xdc] for cell 'project_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_0_0_1/project_axi_gpio_0_0.xdc] for cell 'project_i/axi_gpio_0/U0'
Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_1_0/project_axi_gpio_1_0_board.xdc] for cell 'project_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_1_0/project_axi_gpio_1_0_board.xdc] for cell 'project_i/axi_gpio_1/U0'
Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_1_0/project_axi_gpio_1_0.xdc] for cell 'project_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/vivado/project.srcs/sources_1/bd/project/ip/project_axi_gpio_1_0/project_axi_gpio_1_0.xdc] for cell 'project_i/axi_gpio_1/U0'
Parsing XDC File [/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
Finished Parsing XDC File [/home/INTRA/chakal/workspace/project/ip_repo/zedboard_audio/constraints/zed_audio.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1320.262 ; gain = 366.496 ; free physical = 2466 ; free virtual = 5044
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.34 . Memory (MB): peak = 1387.293 ; gain = 67.020 ; free physical = 2463 ; free virtual = 5040
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1ca085b4b

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16fe4f1c3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1809.785 ; gain = 0.000 ; free physical = 2116 ; free virtual = 4690

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 62 cells.
Phase 2 Constant Propagation | Checksum: 17ad5a66d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1809.785 ; gain = 0.000 ; free physical = 2113 ; free virtual = 4688

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 2114 unconnected nets.
INFO: [Opt 31-11] Eliminated 216 unconnected cells.
Phase 3 Sweep | Checksum: 202859ee5

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1809.785 ; gain = 0.000 ; free physical = 2113 ; free virtual = 4688

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1809.785 ; gain = 0.000 ; free physical = 2113 ; free virtual = 4688
Ending Logic Optimization Task | Checksum: 202859ee5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1809.785 ; gain = 0.000 ; free physical = 2113 ; free virtual = 4688

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 24 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 24 Total Ports: 48
Number of Flops added for Enable Generation: 1

Ending PowerOpt Patch Enables Task | Checksum: 2443c625e

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1898 ; free virtual = 4467
Ending Power Optimization Task | Checksum: 2443c625e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 2183.074 ; gain = 373.289 ; free physical = 1898 ; free virtual = 4467
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 2183.074 ; gain = 862.801 ; free physical = 1898 ; free virtual = 4467
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1894 ; free virtual = 4465
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1891 ; free virtual = 4464
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1891 ; free virtual = 4464

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: c60a11fd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1891 ; free virtual = 4464
WARNING: [Place 30-879] Found overlapping PBlocks. The use of overlapping PBlocks is not recommended as it may lead to legalization errors or unplaced instances.
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[53] of IOStandard LVCMOS18
	FIXED_IO_mio[52] of IOStandard LVCMOS18
	FIXED_IO_mio[51] of IOStandard LVCMOS18
	FIXED_IO_mio[50] of IOStandard LVCMOS18
	FIXED_IO_mio[49] of IOStandard LVCMOS18
	FIXED_IO_mio[48] of IOStandard LVCMOS18
	FIXED_IO_mio[47] of IOStandard LVCMOS18
	FIXED_IO_mio[46] of IOStandard LVCMOS18
	FIXED_IO_mio[45] of IOStandard LVCMOS18
	FIXED_IO_mio[44] of IOStandard LVCMOS18
	FIXED_IO_mio[43] of IOStandard LVCMOS18
	FIXED_IO_mio[42] of IOStandard LVCMOS18
	FIXED_IO_mio[41] of IOStandard LVCMOS18
	FIXED_IO_mio[40] of IOStandard LVCMOS18
	FIXED_IO_mio[39] of IOStandard LVCMOS18
	FIXED_IO_mio[38] of IOStandard LVCMOS18
	FIXED_IO_mio[37] of IOStandard LVCMOS18
	FIXED_IO_mio[36] of IOStandard LVCMOS18
	FIXED_IO_mio[35] of IOStandard LVCMOS18
	FIXED_IO_mio[34] of IOStandard LVCMOS18
	FIXED_IO_mio[33] of IOStandard LVCMOS18
	FIXED_IO_mio[32] of IOStandard LVCMOS18
	FIXED_IO_mio[31] of IOStandard LVCMOS18
	FIXED_IO_mio[30] of IOStandard LVCMOS18
	FIXED_IO_mio[29] of IOStandard LVCMOS18
	FIXED_IO_mio[28] of IOStandard LVCMOS18
	FIXED_IO_mio[27] of IOStandard LVCMOS18
	FIXED_IO_mio[26] of IOStandard LVCMOS18
	FIXED_IO_mio[25] of IOStandard LVCMOS18
	FIXED_IO_mio[24] of IOStandard LVCMOS18
	FIXED_IO_mio[23] of IOStandard LVCMOS18
	FIXED_IO_mio[22] of IOStandard LVCMOS18
	FIXED_IO_mio[21] of IOStandard LVCMOS18
	FIXED_IO_mio[20] of IOStandard LVCMOS18
	FIXED_IO_mio[19] of IOStandard LVCMOS18
	FIXED_IO_mio[18] of IOStandard LVCMOS18
	FIXED_IO_mio[17] of IOStandard LVCMOS18
	FIXED_IO_mio[16] of IOStandard LVCMOS18
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[0] of IOStandard LVCMOS33
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: c60a11fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1891 ; free virtual = 4464

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: c60a11fd

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1891 ; free virtual = 4464

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: a495160a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1891 ; free virtual = 4464
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b6263874

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1891 ; free virtual = 4464

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 22b68e467

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1889 ; free virtual = 4462
Phase 1.2.1 Place Init Design | Checksum: 1d1eda69f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1864 ; free virtual = 4437
Phase 1.2 Build Placer Netlist Model | Checksum: 1d1eda69f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1864 ; free virtual = 4437

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1d1eda69f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1864 ; free virtual = 4437
Phase 1 Placer Initialization | Checksum: 1d1eda69f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1864 ; free virtual = 4437

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 29313cac0

Time (s): cpu = 00:01:09 ; elapsed = 00:00:33 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4486

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29313cac0

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1914 ; free virtual = 4486

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 252dc25d6

Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1913 ; free virtual = 4486

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 294076846

Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1913 ; free virtual = 4486

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 294076846

Time (s): cpu = 00:01:23 ; elapsed = 00:00:38 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1913 ; free virtual = 4486

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 2a4800884

Time (s): cpu = 00:01:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1913 ; free virtual = 4486

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 25b70503e

Time (s): cpu = 00:01:28 ; elapsed = 00:00:39 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1913 ; free virtual = 4486

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1cec7e0e6

Time (s): cpu = 00:01:36 ; elapsed = 00:00:47 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1908 ; free virtual = 4481

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 20cf3a0a7

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1908 ; free virtual = 4481

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 20cf3a0a7

Time (s): cpu = 00:01:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1908 ; free virtual = 4481

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1832cc094

Time (s): cpu = 00:01:46 ; elapsed = 00:00:51 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1907 ; free virtual = 4480
Phase 3 Detail Placement | Checksum: 1832cc094

Time (s): cpu = 00:01:47 ; elapsed = 00:00:51 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1907 ; free virtual = 4480

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 211b3e11b

Time (s): cpu = 00:02:03 ; elapsed = 00:00:55 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.800. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 17b608264

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463
Phase 4.1 Post Commit Optimization | Checksum: 17b608264

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 17b608264

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 17b608264

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 17b608264

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: eab163dd

Time (s): cpu = 00:02:07 ; elapsed = 00:01:00 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463
Phase 4 Post Placement Optimization and Clean-Up | Checksum: eab163dd

Time (s): cpu = 00:02:08 ; elapsed = 00:01:01 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463
Ending Placer Task | Checksum: 8344c462

Time (s): cpu = 00:02:08 ; elapsed = 00:01:01 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:11 ; elapsed = 00:01:03 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1890 ; free virtual = 4463
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1860 ; free virtual = 4463
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1883 ; free virtual = 4461
report_utilization: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1882 ; free virtual = 4461
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1882 ; free virtual = 4461
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-20] Rule violation (PLIO-7) Placement Constraints Check for IO constraints - An IO Bus FIXED_IO_mio[53:0] with more than one IO standard is found. Components associated with this bus are: LVCMOS18 (FIXED_IO_mio[53], FIXED_IO_mio[52], FIXED_IO_mio[51], FIXED_IO_mio[50], FIXED_IO_mio[49], FIXED_IO_mio[48], FIXED_IO_mio[47], FIXED_IO_mio[46], FIXED_IO_mio[45], FIXED_IO_mio[44], FIXED_IO_mio[43], FIXED_IO_mio[42], FIXED_IO_mio[41], FIXED_IO_mio[40], FIXED_IO_mio[39] (the first 15 of 38 listed)); LVCMOS33 (FIXED_IO_mio[15], FIXED_IO_mio[14], FIXED_IO_mio[13], FIXED_IO_mio[12], FIXED_IO_mio[11], FIXED_IO_mio[10], FIXED_IO_mio[9], FIXED_IO_mio[8], FIXED_IO_mio[7], FIXED_IO_mio[6], FIXED_IO_mio[5], FIXED_IO_mio[4], FIXED_IO_mio[3], FIXED_IO_mio[2], FIXED_IO_mio[1] (the first 15 of 16 listed)); 
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 164a03f0 ConstDB: 0 ShapeSum: 6cfac072 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 122415020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1864 ; free virtual = 4443

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 122415020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1861 ; free virtual = 4440

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 122415020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1835 ; free virtual = 4414

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 122415020

Time (s): cpu = 00:00:28 ; elapsed = 00:00:21 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1835 ; free virtual = 4414
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c40b4363

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1810 ; free virtual = 4389
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.736 | TNS=-226.419| WHS=-2.190 | THS=-349.394|

Phase 2 Router Initialization | Checksum: 236883f79

Time (s): cpu = 00:01:02 ; elapsed = 00:00:30 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1810 ; free virtual = 4389

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 17e273ee5

Time (s): cpu = 00:01:16 ; elapsed = 00:00:33 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1798 ; free virtual = 4377

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2569
 Number of Nodes with overlaps = 135
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 105e73810

Time (s): cpu = 00:02:15 ; elapsed = 00:00:45 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1797 ; free virtual = 4376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.739 | TNS=-789.323| WHS=N/A    | THS=N/A    |


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1dfa095ad

Time (s): cpu = 00:02:16 ; elapsed = 00:00:46 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1796 ; free virtual = 4376

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 185068225

Time (s): cpu = 00:02:18 ; elapsed = 00:00:47 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1796 ; free virtual = 4376
Phase 4.1.2 GlobIterForTiming | Checksum: fdacf98d

Time (s): cpu = 00:02:18 ; elapsed = 00:00:47 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1796 ; free virtual = 4376
Phase 4.1 Global Iteration 0 | Checksum: fdacf98d

Time (s): cpu = 00:02:18 ; elapsed = 00:00:47 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1796 ; free virtual = 4376

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 186df4df1

Time (s): cpu = 00:02:18 ; elapsed = 00:00:47 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1797 ; free virtual = 4376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.739 | TNS=-789.323| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15405002d

Time (s): cpu = 00:02:19 ; elapsed = 00:00:48 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1797 ; free virtual = 4376
Phase 4 Rip-up And Reroute | Checksum: 15405002d

Time (s): cpu = 00:02:19 ; elapsed = 00:00:48 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1797 ; free virtual = 4376

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19b9115d9

Time (s): cpu = 00:02:22 ; elapsed = 00:00:48 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1797 ; free virtual = 4376
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.739 | TNS=-786.276| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 27771041f

Time (s): cpu = 00:02:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1699 ; free virtual = 4279

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 27771041f

Time (s): cpu = 00:02:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1699 ; free virtual = 4279
Phase 5 Delay and Skew Optimization | Checksum: 27771041f

Time (s): cpu = 00:02:27 ; elapsed = 00:00:50 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1699 ; free virtual = 4279

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17abd7ad8

Time (s): cpu = 00:02:31 ; elapsed = 00:00:51 . Memory (MB): peak = 2183.074 ; gain = 0.000 ; free physical = 1699 ; free virtual = 4279
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.739 | TNS=-587.618| WHS=-0.104 | THS=-0.104 |


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 18f532512

Time (s): cpu = 00:02:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2317.035 ; gain = 133.961 ; free physical = 1558 ; free virtual = 4138
Phase 6.1 Hold Fix Iter | Checksum: 18f532512

Time (s): cpu = 00:02:38 ; elapsed = 00:00:58 . Memory (MB): peak = 2317.035 ; gain = 133.961 ; free physical = 1558 ; free virtual = 4138

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-4.739 | TNS=-587.618| WHS=-0.104 | THS=-0.104 |

Phase 6.2 Additional Hold Fix | Checksum: 1dd1d1eab

Time (s): cpu = 00:02:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1546 ; free virtual = 4135
WARNING: [Route 35-468] The router encountered 48 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[8]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[9]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[10]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[11]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[12]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[13]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[14]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[15]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[18]_i_1/I0
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[19]_i_1/I0
	.. and 38 more pins.

Phase 6 Post Hold Fix | Checksum: 1dd1d1eab

Time (s): cpu = 00:02:47 ; elapsed = 00:01:05 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1546 ; free virtual = 4135

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.77654 %
  Global Horizontal Routing Utilization  = 5.67757 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 50.4505%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 60.3604%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
Phase 7 Route finalize | Checksum: 26fb8ff49

Time (s): cpu = 00:02:48 ; elapsed = 00:01:05 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1546 ; free virtual = 4135

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 26fb8ff49

Time (s): cpu = 00:02:48 ; elapsed = 00:01:05 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1546 ; free virtual = 4135

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2221a6f96

Time (s): cpu = 00:02:51 ; elapsed = 00:01:08 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1543 ; free virtual = 4132

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 17ebb35e8

Time (s): cpu = 00:02:55 ; elapsed = 00:01:09 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1543 ; free virtual = 4132
INFO: [Route 35-57] Estimated Timing Summary | WNS=-4.739 | TNS=-587.618| WHS=-0.104 | THS=-0.104 |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17ebb35e8

Time (s): cpu = 00:02:55 ; elapsed = 00:01:09 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1543 ; free virtual = 4132
WARNING: [Route 35-456] Router was unable to fix hold violation on 1 pins because of tight setup and hold constraints. Such pins are:
	project_i/zed_audio_0/U0/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out[11]_i_1/I0

Resolution: Run report_timing_summary to analyze the hold violations.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:56 ; elapsed = 00:01:09 . Memory (MB): peak = 2321.035 ; gain = 137.961 ; free physical = 1543 ; free virtual = 4132

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:59 ; elapsed = 00:01:12 . Memory (MB): peak = 2321.039 ; gain = 137.965 ; free physical = 1543 ; free virtual = 4132
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.051 ; gain = 0.000 ; free physical = 1504 ; free virtual = 4132
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/INTRA/chakal/workspace/project/vivado/project.runs/impl_1/project_wrapper_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./project_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:40 ; elapsed = 00:00:17 . Memory (MB): peak = 2484.285 ; gain = 75.207 ; free physical = 1386 ; free virtual = 3998
INFO: [Common 17-206] Exiting Vivado at Sat May 20 10:12:09 2017...
