<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>lenet</ModuleName>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>lenet</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
<EstimatedClockPeriod>8.588</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>161063</Best-caseLatency>
<Average-caseLatency>161063</Average-caseLatency>
<Worst-caseLatency>161063</Worst-caseLatency>
<PipelineInitiationInterval>161064</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>32</TripCount>
<Latency>4160</Latency>
<IterationLatency>130</IterationLatency>
<PipelineDepth>130</PipelineDepth>
<Loop1.1>
<Name>Loop 1.1</Name>
<TripCount>32</TripCount>
<Latency>128</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop1.1>
</Loop1>
<L_conv1_w_conv1_w1>
<Name>L_conv1_w_conv1_w1</Name>
<TripCount>3920</TripCount>
<Latency>23520</Latency>
<PipelineII>6</PipelineII>
<PipelineDepth>7</PipelineDepth>
</L_conv1_w_conv1_w1>
<Loop3>
<Name>Loop 3</Name>
<TripCount>28</TripCount>
<Latency>11032</Latency>
<IterationLatency>394</IterationLatency>
<PipelineDepth>394</PipelineDepth>
<conv1_b>
<Name>conv1_b</Name>
<TripCount>28</TripCount>
<Latency>392</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<conv1_b1>
<Name>conv1_b1</Name>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</conv1_b1>
</conv1_b>
</Loop3>
<Loop4>
<Name>Loop 4</Name>
<TripCount>14</TripCount>
<Latency>16884</Latency>
<IterationLatency>1206</IterationLatency>
<PipelineDepth>1206</PipelineDepth>
<pool1_1>
<Name>pool1_1</Name>
<TripCount>14</TripCount>
<Latency>1204</Latency>
<IterationLatency>86</IterationLatency>
<PipelineDepth>86</PipelineDepth>
<pool1_2>
<Name>pool1_2</Name>
<TripCount>6</TripCount>
<Latency>84</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<pool1_2.1>
<Name>pool1_2.1</Name>
<TripCount>2</TripCount>
<Latency>12</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<pool1_2.1.1>
<Name>pool1_2.1.1</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</pool1_2.1.1>
</pool1_2.1>
</pool1_2>
</pool1_1>
</Loop4>
<L_L_conv2_w3>
<Name>L_L_conv2_w3</Name>
<TripCount>2500</TripCount>
<Latency>40000</Latency>
<PipelineII>16</PipelineII>
<PipelineDepth>17</PipelineDepth>
</L_L_conv2_w3>
<L_conv2_b>
<Name>L_conv2_b</Name>
<TripCount>100</TripCount>
<Latency>1600</Latency>
<PipelineII>16</PipelineII>
<PipelineDepth>16</PipelineDepth>
</L_conv2_b>
<Loop7>
<Name>Loop 7</Name>
<TripCount>5</TripCount>
<Latency>5660</Latency>
<IterationLatency>1132</IterationLatency>
<PipelineDepth>1132</PipelineDepth>
<Loop7.1>
<Name>Loop 7.1</Name>
<TripCount>5</TripCount>
<Latency>1130</Latency>
<IterationLatency>226</IterationLatency>
<PipelineDepth>226</PipelineDepth>
<pool2_1>
<Name>pool2_1</Name>
<TripCount>16</TripCount>
<Latency>224</Latency>
<IterationLatency>14</IterationLatency>
<PipelineDepth>14</PipelineDepth>
<pool2_1.1>
<Name>pool2_1.1</Name>
<TripCount>2</TripCount>
<Latency>12</Latency>
<IterationLatency>6</IterationLatency>
<PipelineDepth>6</PipelineDepth>
<pool2_1.1.1>
<Name>pool2_1.1.1</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</pool2_1.1.1>
</pool2_1.1>
</pool2_1>
</Loop7.1>
</Loop7>
<L_conv3_w_conv3_w1>
<Name>L_conv3_w_conv3_w1</Name>
<TripCount>3000</TripCount>
<Latency>24002</Latency>
<PipelineII>8</PipelineII>
<PipelineDepth>11</PipelineDepth>
</L_conv3_w_conv3_w1>
<Loop9>
<Name>Loop 9</Name>
<TripCount>15</TripCount>
<Latency>510</Latency>
<IterationLatency>34</IterationLatency>
<PipelineDepth>34</PipelineDepth>
<Loop9.1>
<Name>Loop 9.1</Name>
<TripCount>8</TripCount>
<Latency>32</Latency>
<IterationLatency>4</IterationLatency>
<PipelineDepth>4</PipelineDepth>
</Loop9.1>
</Loop9>
<Loop10>
<Name>Loop 10</Name>
<TripCount>120</TripCount>
<Latency>240</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop10>
<Loop11>
<Name>Loop 11</Name>
<TripCount>84</TripCount>
<Latency>30408</Latency>
<IterationLatency>362</IterationLatency>
<PipelineDepth>362</PipelineDepth>
<Loop11.1>
<Name>Loop 11.1</Name>
<TripCount>120</TripCount>
<Latency>360</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop11.1>
</Loop11>
<Loop12>
<Name>Loop 12</Name>
<TripCount>84</TripCount>
<Latency>168</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop12>
<Loop13>
<Name>Loop 13</Name>
<TripCount>10</TripCount>
<Latency>2540</Latency>
<IterationLatency>254</IterationLatency>
<PipelineDepth>254</PipelineDepth>
<Loop13.1>
<Name>Loop 13.1</Name>
<TripCount>84</TripCount>
<Latency>252</Latency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</Loop13.1>
</Loop13>
<Loop14>
<Name>Loop 14</Name>
<TripCount>10</TripCount>
<Latency>20</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop14>
<Loop15>
<Name>Loop 15</Name>
<TripCount>9</TripCount>
<Latency>18</Latency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</Loop15>
<Loop16>
<Name>Loop 16</Name>
<TripCount>9</TripCount>
<Latency>144</Latency>
<IterationLatency>16</IterationLatency>
<PipelineDepth>16</PipelineDepth>
</Loop16>
<Loop17>
<Name>Loop 17</Name>
<TripCount>9</TripCount>
<Latency>135</Latency>
<IterationLatency>15</IterationLatency>
<PipelineDepth>15</PipelineDepth>
</Loop17>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>59</BRAM_18K>
<DSP48E>74</DSP48E>
<FF>7962</FF>
<LUT>11588</LUT>
<URAM>0</URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>s_axi_Crtl_AWVALID</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_AWREADY</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_AWADDR</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_WVALID</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_WREADY</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_WDATA</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_WSTRB</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_ARVALID</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_ARREADY</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_ARADDR</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>4</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_RVALID</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_RREADY</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_RDATA</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_RRESP</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_BVALID</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_BREADY</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>s_axi_Crtl_BRESP</name>
<Object>Crtl</Object>
<Type>return void</Type>
<Scope></Scope>
<IOProtocol>s_axi</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>unknown</Attribute>
<CType>unknown</CType>
<HasCtrl>1</HasCtrl>
</RtlPorts>
<RtlPorts>
<name>ap_clk</name>
<Object>lenet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst_n</name>
<Object>lenet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>interrupt</name>
<Object>lenet</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_Addr_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_EN_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_WEN_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Din_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Dout_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Clk_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_Rst_A</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Cout_Addr_A</name>
<Object>Cout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Cout_EN_A</name>
<Object>Cout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Cout_WEN_A</name>
<Object>Cout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Cout_Din_A</name>
<Object>Cout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Cout_Dout_A</name>
<Object>Cout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Cout_Clk_A</name>
<Object>Cout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>Cout_Rst_A</name>
<Object>Cout</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>bram</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
