{"question": "/* Generated by Yosys 0.53 (git sha1 53c22ab7c, clang++ 15.0.0 -fPIC -O3) */\n\n(* dynports =  1  *)\n(* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:32.1-115.10\" *)\nmodule uart_tx(clk, rst, s_axis_tdata, s_axis_tvalid, s_axis_tready, txd, busy, prescale);\n  wire _000_;\n  wire _001_;\n  wire _002_;\n  wire _003_;\n  wire _004_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:89.22-89.34\" *)\n  wire _005_;\n  wire _006_;\n  wire _007_;\n  wire _008_;\n  wire _009_;\n  wire _010_;\n  wire _011_;\n  wire _012_;\n  wire _013_;\n  wire _014_;\n  wire _015_;\n  wire _016_;\n  wire _017_;\n  wire _018_;\n  wire _019_;\n  wire _020_;\n  wire _021_;\n  wire _022_;\n  wire _023_;\n  wire _024_;\n  wire _025_;\n  wire _026_;\n  wire _027_;\n  wire _028_;\n  wire _029_;\n  wire _030_;\n  wire _031_;\n  wire _032_;\n  wire _033_;\n  wire _034_;\n  wire _035_;\n  wire _036_;\n  wire _037_;\n  wire _038_;\n  wire _039_;\n  wire _040_;\n  wire _041_;\n  wire _042_;\n  wire _043_;\n  wire _044_;\n  wire _045_;\n  wire _046_;\n  wire _047_;\n  wire _048_;\n  wire _049_;\n  wire _050_;\n  wire _051_;\n  wire _052_;\n  wire _053_;\n  wire _054_;\n  wire _055_;\n  wire _056_;\n  wire _057_;\n  wire _058_;\n  wire _059_;\n  wire _060_;\n  wire _061_;\n  wire _062_;\n  wire _063_;\n  wire _064_;\n  wire _065_;\n  wire _066_;\n  wire _067_;\n  wire _068_;\n  wire _069_;\n  wire _070_;\n  wire _071_;\n  wire _072_;\n  wire _073_;\n  wire _074_;\n  wire _075_;\n  wire _076_;\n  wire _077_;\n  wire _078_;\n  wire _079_;\n  wire _080_;\n  wire _081_;\n  wire _082_;\n  wire _083_;\n  wire _084_;\n  wire _085_;\n  wire _086_;\n  wire _087_;\n  wire _088_;\n  wire _089_;\n  wire _090_;\n  wire _091_;\n  wire _092_;\n  wire _093_;\n  wire _094_;\n  wire _095_;\n  wire _096_;\n  wire _097_;\n  wire _098_;\n  wire _099_;\n  wire _100_;\n  wire _101_;\n  wire _102_;\n  wire _103_;\n  wire _104_;\n  wire _105_;\n  wire _106_;\n  wire _107_;\n  wire _108_;\n  wire _109_;\n  wire _110_;\n  wire _111_;\n  wire _112_;\n  wire _113_;\n  wire _114_;\n  wire _115_;\n  wire _116_;\n  wire _117_;\n  wire _118_;\n  wire _119_;\n  wire _120_;\n  wire _121_;\n  wire _122_;\n  wire _123_;\n  wire _124_;\n  wire _125_;\n  wire _126_;\n  wire _127_;\n  wire _128_;\n  wire _129_;\n  wire _130_;\n  wire _131_;\n  wire _132_;\n  wire _133_;\n  wire _134_;\n  wire _135_;\n  wire _136_;\n  wire _137_;\n  wire _138_;\n  wire _139_;\n  wire _140_;\n  wire _141_;\n  wire _142_;\n  wire _143_;\n  wire _144_;\n  wire _145_;\n  wire _146_;\n  wire _147_;\n  wire _148_;\n  wire _149_;\n  wire _150_;\n  wire _151_;\n  wire _152_;\n  wire _153_;\n  wire _154_;\n  wire _155_;\n  wire _156_;\n  wire _157_;\n  wire _158_;\n  wire _159_;\n  wire _160_;\n  wire _161_;\n  wire _162_;\n  wire _163_;\n  wire _164_;\n  wire _165_;\n  wire _166_;\n  wire _167_;\n  wire _168_;\n  wire _169_;\n  wire _170_;\n  wire _171_;\n  wire _172_;\n  wire _173_;\n  wire _174_;\n  wire _175_;\n  wire _176_;\n  wire _177_;\n  wire _178_;\n  wire _179_;\n  wire _180_;\n  wire _181_;\n  wire _182_;\n  wire _183_;\n  wire _184_;\n  wire _185_;\n  wire _186_;\n  wire _187_;\n  wire _188_;\n  wire _189_;\n  wire _190_;\n  wire _191_;\n  wire _192_;\n  wire _193_;\n  wire _194_;\n  wire _195_;\n  wire _196_;\n  wire _197_;\n  wire _198_;\n  wire _199_;\n  wire _200_;\n  wire _201_;\n  wire _202_;\n  wire _203_;\n  wire _204_;\n  wire _205_;\n  wire _206_;\n  wire _207_;\n  wire _208_;\n  wire _209_;\n  wire _210_;\n  wire _211_;\n  wire _212_;\n  wire _213_;\n  wire _214_;\n  wire _215_;\n  wire _216_;\n  wire _217_;\n  wire _218_;\n  wire _219_;\n  wire _220_;\n  wire _221_;\n  wire _222_;\n  wire _223_;\n  wire _224_;\n  wire _225_;\n  wire _226_;\n  wire _227_;\n  wire _228_;\n  wire _229_;\n  wire _230_;\n  wire _231_;\n  wire _232_;\n  wire _233_;\n  wire _234_;\n  wire _235_;\n  wire _236_;\n  wire _237_;\n  wire _238_;\n  wire _239_;\n  wire _240_;\n  wire _241_;\n  wire _242_;\n  wire _243_;\n  wire _244_;\n  wire _245_;\n  wire _246_;\n  wire _247_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:71.11-71.18\" *)\n  reg [3:0] bit_cnt = 4'h0;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:55.35-55.39\" *)\n  output busy;\n  wire busy;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:67.5-67.13\" *)\n  reg busy_reg = 1'h0;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:37.35-37.38\" *)\n  input clk;\n  wire clk;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:69.20-69.28\" *)\n  reg [8:0] data_reg = 9'h000;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:60.35-60.43\" *)\n  input [15:0] prescale;\n  wire [15:0] prescale;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:70.12-70.24\" *)\n  reg [18:0] prescale_reg = 19'h00000;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:38.35-38.38\" *)\n  input rst;\n  wire rst;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:43.35-43.47\" *)\n  input [7:0] s_axis_tdata;\n  wire [7:0] s_axis_tdata;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:45.35-45.48\" *)\n  output s_axis_tready;\n  wire s_axis_tready;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:63.5-63.22\" *)\n  reg s_axis_tready_reg = 1'h0;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:44.35-44.48\" *)\n  input s_axis_tvalid;\n  wire s_axis_tvalid;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:50.35-50.38\" *)\n  output txd;\n  wire txd;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:65.5-65.12\" *)\n  reg txd_reg = 1'h1;\n  assign _006_ = ~(bit_cnt[0] | bit_cnt[1]);\n  assign _007_ = ~(bit_cnt[3] | bit_cnt[2]);\n  assign _005_ = _007_ & _006_;\n  assign _008_ = ~(prescale_reg[1] | prescale_reg[0]);\n  assign _009_ = ~(prescale_reg[3] | prescale_reg[2]);\n  assign _010_ = _009_ & _008_;\n  assign _011_ = ~(prescale_reg[7] | prescale_reg[6]);\n  assign _012_ = prescale_reg[5] | prescale_reg[4];\n  assign _013_ = _011_ & ~(_012_);\n  assign _014_ = ~(_013_ & _010_);\n  assign _015_ = ~(prescale_reg[15] | prescale_reg[14]);\n  assign _016_ = prescale_reg[13] | prescale_reg[12];\n  assign _017_ = _015_ & ~(_016_);\n  assign _018_ = ~(prescale_reg[11] | prescale_reg[10]);\n  assign _019_ = prescale_reg[9] | prescale_reg[8];\n  assign _020_ = _019_ | ~(_018_);\n  assign _021_ = _020_ | ~(_017_);\n  assign _022_ = _021_ | _014_;\n  assign _023_ = ~(prescale_reg[17] | prescale_reg[16]);\n  assign _024_ = prescale_reg[18] | ~(_023_);\n  assign _025_ = _024_ | _022_;\n  assign _004_ = _025_ | rst;\n  assign _026_ = _005_ & ~(prescale_reg[0]);\n  assign _027_ = prescale_reg[1] | prescale_reg[2];\n  assign _028_ = _026_ & ~(_027_);\n  assign _029_ = prescale_reg[3] | prescale_reg[4];\n  assign _030_ = prescale_reg[5] | prescale_reg[6];\n  assign _031_ = _030_ | _029_;\n  assign _032_ = _031_ | ~(_028_);\n  assign _033_ = ~(prescale_reg[8] | prescale_reg[7]);\n  assign _034_ = prescale_reg[10] | prescale_reg[9];\n  assign _035_ = _033_ & ~(_034_);\n  assign _036_ = prescale_reg[12] | prescale_reg[11];\n  assign _037_ = prescale_reg[14] | prescale_reg[13];\n  assign _038_ = _037_ | _036_;\n  assign _039_ = _035_ & ~(_038_);\n  assign _040_ = _039_ & ~(_032_);\n  assign _041_ = prescale_reg[16] | prescale_reg[15];\n  assign _042_ = prescale_reg[18] | prescale_reg[17];\n  assign _043_ = _042_ | _041_;\n  assign _003_ = _040_ & ~(_043_);\n  assign _044_ = _005_ & ~(s_axis_tvalid);\n  assign _045_ = _044_ | prescale_reg[0];\n  assign _046_ = _045_ | _027_;\n  assign _047_ = _046_ | _031_;\n  assign _048_ = _039_ & ~(_047_);\n  assign _049_ = bit_cnt[3] | bit_cnt[2];\n  assign _050_ = _007_ & ~(_006_);\n  assign _051_ = _050_ | _049_;\n  assign _052_ = bit_cnt[1] | ~(bit_cnt[0]);\n  assign _053_ = _007_ & ~(_052_);\n  assign _054_ = _053_ | ~(_051_);\n  assign _055_ = _054_ & ~(_005_);\n  assign _056_ = _055_ | rst;\n  assign _057_ = _056_ | _043_;\n  assign _002_ = _048_ & ~(_057_);\n  assign _058_ = _025_ | _005_;\n  assign _059_ = _053_ | _051_;\n  assign _060_ = _059_ | _058_;\n  assign _061_ = _025_ | s_axis_tvalid;\n  assign _062_ = _005_ & ~(_061_);\n  assign _001_ = _060_ & ~(_062_);\n  assign _063_ = _055_ & ~(_053_);\n  assign _064_ = _063_ | _043_;\n  assign _000_ = _048_ & ~(_064_);\n  assign _215_ = _005_ ? s_axis_tdata[0] : data_reg[1];\n  assign _216_ = _005_ ? s_axis_tdata[1] : data_reg[2];\n  assign _217_ = _005_ ? s_axis_tdata[2] : data_reg[3];\n  assign _218_ = _005_ ? s_axis_tdata[3] : data_reg[4];\n  assign _219_ = _005_ ? s_axis_tdata[4] : data_reg[5];\n  assign _220_ = _005_ ? s_axis_tdata[5] : data_reg[6];\n  assign _221_ = _005_ ? s_axis_tdata[6] : data_reg[7];\n  assign _222_ = _005_ ? s_axis_tdata[7] : data_reg[8];\n  assign _065_ = ~prescale_reg[0];\n  assign _066_ = _005_ | ~(_054_);\n  assign _223_ = _025_ ? _065_ : _066_;\n  assign _067_ = ~(prescale_reg[1] ^ prescale_reg[0]);\n  assign _233_ = _025_ ? _067_ : _066_;\n  assign _068_ = _008_ ^ prescale_reg[2];\n  assign _234_ = _025_ ? _068_ : _066_;\n  assign _069_ = _008_ & ~(prescale_reg[2]);\n  assign _070_ = _069_ ^ prescale_reg[3];\n  assign _071_ = ~prescale[0];\n  assign _072_ = _054_ ^ _071_;\n  assign _073_ = _005_ ? _071_ : _072_;\n  assign _235_ = _025_ ? _070_ : _073_;\n  assign _074_ = _009_ & ~(_008_);\n  assign _075_ = _009_ & ~(_074_);\n  assign _076_ = _075_ ^ prescale_reg[4];\n  assign _077_ = ~(prescale[1] ^ prescale[0]);\n  assign _078_ = _054_ ? prescale[1] : _077_;\n  assign _079_ = _005_ ? _077_ : _078_;\n  assign _236_ = _025_ ? _076_ : _079_;\n  assign _080_ = _075_ & ~(prescale_reg[4]);\n  assign _081_ = _080_ ^ prescale_reg[5];\n  assign _082_ = ~prescale[2];\n  assign _083_ = prescale[1] | prescale[0];\n  assign _084_ = _083_ ^ _082_;\n  assign _085_ = _054_ ? prescale[2] : _084_;\n  assign _086_ = _005_ ? _084_ : _085_;\n  assign _237_ = _025_ ? _081_ : _086_;\n  assign _087_ = ~(prescale_reg[5] | prescale_reg[4]);\n  assign _088_ = ~(_075_ | _012_);\n  assign _089_ = _087_ & ~(_088_);\n  assign _090_ = _089_ ^ prescale_reg[6];\n  assign _091_ = _082_ & ~(_083_);\n  assign _092_ = _091_ ^ prescale[3];\n  assign _093_ = _054_ ? prescale[3] : _092_;\n  assign _094_ = _005_ ? _092_ : _093_;\n  assign _238_ = _025_ ? _090_ : _094_;\n  assign _095_ = _089_ & ~(prescale_reg[6]);\n  assign _096_ = _095_ ^ prescale_reg[7];\n  assign _097_ = ~prescale[4];\n  assign _098_ = prescale[3] | prescale[2];\n  assign _099_ = _083_ & ~(_098_);\n  assign _100_ = _099_ | _098_;\n  assign _101_ = _100_ ^ _097_;\n  assign _102_ = _054_ ? prescale[4] : _101_;\n  assign _103_ = _005_ ? _101_ : _102_;\n  assign _239_ = _025_ ? _096_ : _103_;\n  assign _104_ = _011_ & ~(_087_);\n  assign _105_ = _011_ & ~(_104_);\n  assign _106_ = _013_ & ~(_075_);\n  assign _107_ = _105_ & ~(_106_);\n  assign _108_ = _107_ ^ prescale_reg[8];\n  assign _109_ = _097_ & ~(_100_);\n  assign _110_ = _109_ ^ prescale[5];\n  assign _111_ = _054_ ? prescale[5] : _110_;\n  assign _112_ = _005_ ? _110_ : _111_;\n  assign _240_ = _025_ ? _108_ : _112_;\n  assign _113_ = _107_ & ~(prescale_reg[8]);\n  assign _114_ = _113_ ^ prescale_reg[9];\n  assign _115_ = ~prescale[6];\n  assign _116_ = prescale[5] | prescale[4];\n  assign _117_ = _100_ & ~(_116_);\n  assign _118_ = _117_ | _116_;\n  assign _119_ = _118_ ^ _115_;\n  assign _120_ = _054_ ? prescale[6] : _119_;\n  assign _121_ = _005_ ? _119_ : _120_;\n  assign _241_ = _025_ ? _114_ : _121_;\n  assign _122_ = ~prescale_reg[10];\n  assign _123_ = ~(prescale_reg[9] | prescale_reg[8]);\n  assign _124_ = ~(_107_ | _019_);\n  assign _125_ = _124_ | ~(_123_);\n  assign _126_ = _125_ ^ _122_;\n  assign _127_ = _115_ & ~(_118_);\n  assign _128_ = _127_ ^ prescale[7];\n  assign _129_ = _054_ ? prescale[7] : _128_;\n  assign _130_ = _005_ ? _128_ : _129_;\n  assign _224_ = _025_ ? _126_ : _130_;\n  assign _131_ = _122_ & ~(_125_);\n  assign _132_ = _131_ ^ prescale_reg[11];\n  assign _133_ = ~prescale[8];\n  assign _134_ = prescale[7] | prescale[6];\n  assign _135_ = _116_ & ~(_134_);\n  assign _136_ = _135_ | _134_;\n  assign _137_ = _134_ | _116_;\n  assign _138_ = _100_ & ~(_137_);\n  assign _139_ = _138_ | _136_;\n  assign _140_ = _139_ ^ _133_;\n  assign _141_ = _054_ ? prescale[8] : _140_;\n  assign _142_ = _005_ ? _140_ : _141_;\n  assign _225_ = _025_ ? _132_ : _142_;\n  assign _143_ = _018_ & ~(_123_);\n  assign _144_ = _018_ & ~(_143_);\n  assign _145_ = ~(_107_ | _020_);\n  assign _146_ = _144_ & ~(_145_);\n  assign _147_ = _146_ ^ prescale_reg[12];\n  assign _148_ = _133_ & ~(_139_);\n  assign _149_ = _148_ ^ prescale[9];\n  assign _150_ = _054_ ? prescale[9] : _149_;\n  assign _151_ = _005_ ? _149_ : _150_;\n  assign _226_ = _025_ ? _147_ : _151_;\n  assign _152_ = _146_ & ~(prescale_reg[12]);\n  assign _153_ = _152_ ^ prescale_reg[13];\n  assign _154_ = ~prescale[10];\n  assign _155_ = prescale[9] | prescale[8];\n  assign _156_ = _139_ & ~(_155_);\n  assign _157_ = _156_ | _155_;\n  assign _158_ = _157_ ^ _154_;\n  assign _159_ = _054_ ? prescale[10] : _158_;\n  assign _160_ = _005_ ? _158_ : _159_;\n  assign _227_ = _025_ ? _153_ : _160_;\n  assign _161_ = ~prescale_reg[14];\n  assign _162_ = ~(prescale_reg[13] | prescale_reg[12]);\n  assign _163_ = ~(_146_ | _016_);\n  assign _164_ = _163_ | ~(_162_);\n  assign _165_ = _164_ ^ _161_;\n  assign _166_ = _154_ & ~(_157_);\n  assign _167_ = _166_ ^ prescale[11];\n  assign _168_ = _054_ ? prescale[11] : _167_;\n  assign _169_ = _005_ ? _167_ : _168_;\n  assign _228_ = _025_ ? _165_ : _169_;\n  assign _170_ = _161_ & ~(_164_);\n  assign _171_ = _170_ ^ prescale_reg[15];\n  assign _172_ = ~prescale[12];\n  assign _173_ = prescale[11] | prescale[10];\n  assign _174_ = _155_ & ~(_173_);\n  assign _175_ = _174_ | _173_;\n  assign _176_ = _173_ | _155_;\n  assign _177_ = _139_ & ~(_176_);\n  assign _178_ = _177_ | _175_;\n  assign _179_ = _178_ ^ _172_;\n  assign _180_ = _054_ ? prescale[12] : _179_;\n  assign _181_ = _005_ ? _179_ : _180_;\n  assign _229_ = _025_ ? _171_ : _181_;\n  assign _182_ = _015_ & ~(_162_);\n  assign _183_ = _015_ & ~(_182_);\n  assign _184_ = _017_ & ~(_144_);\n  assign _185_ = _183_ & ~(_184_);\n  assign _186_ = ~(_107_ | _021_);\n  assign _187_ = _185_ & ~(_186_);\n  assign _188_ = _187_ ^ prescale_reg[16];\n  assign _189_ = _172_ & ~(_178_);\n  assign _190_ = _189_ ^ prescale[13];\n  assign _191_ = _054_ ? prescale[13] : _190_;\n  assign _192_ = _005_ ? _190_ : _191_;\n  assign _230_ = _025_ ? _188_ : _192_;\n  assign _193_ = _187_ & ~(prescale_reg[16]);\n  assign _194_ = _193_ ^ prescale_reg[17];\n  assign _195_ = ~prescale[14];\n  assign _196_ = ~(prescale[13] | prescale[12]);\n  assign _197_ = prescale[13] | prescale[12];\n  assign _198_ = _178_ & ~(_197_);\n  assign _199_ = _198_ | ~(_196_);\n  assign _200_ = _199_ ^ _195_;\n  assign _201_ = _054_ ? prescale[14] : _200_;\n  assign _202_ = _005_ ? _200_ : _201_;\n  assign _231_ = _025_ ? _194_ : _202_;\n  assign _203_ = _023_ & ~(_187_);\n  assign _204_ = _023_ & ~(_203_);\n  assign _205_ = _204_ ^ prescale_reg[18];\n  assign _206_ = _195_ & ~(_199_);\n  assign _207_ = _206_ ^ prescale[15];\n  assign _208_ = _054_ ? prescale[15] : _207_;\n  assign _209_ = _005_ ? _207_ : _208_;\n  assign _232_ = _025_ ? _205_ : _209_;\n  assign _210_ = ~(_054_ | data_reg[0]);\n  assign _242_ = ~(_210_ | _005_);\n  assign _243_ = _005_ | ~(bit_cnt[0]);\n  assign _211_ = ~(bit_cnt[0] ^ bit_cnt[1]);\n  assign _244_ = _211_ & ~(_005_);\n  assign _212_ = _006_ ^ bit_cnt[2];\n  assign _245_ = _212_ & ~(_005_);\n  assign _213_ = _006_ & ~(bit_cnt[2]);\n  assign _214_ = _213_ ^ bit_cnt[3];\n  assign _246_ = _214_ | _005_;\n  assign _247_ = ~(s_axis_tready_reg & s_axis_tvalid);\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[0] <= _215_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[1] <= _216_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[2] <= _217_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[3] <= _218_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[4] <= _219_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[5] <= _220_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[6] <= _221_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[7] <= _222_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_002_) data_reg[8] <= _005_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (_004_) s_axis_tready_reg <= 1'h0;\n    else if (_005_) s_axis_tready_reg <= _247_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) txd_reg <= 1'h1;\n    else if (_000_) txd_reg <= _242_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) busy_reg <= 1'h0;\n    else if (_003_) busy_reg <= s_axis_tvalid;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[0] <= 1'h0;\n    else if (_001_) prescale_reg[0] <= _223_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[1] <= 1'h0;\n    else if (_001_) prescale_reg[1] <= _233_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[2] <= 1'h0;\n    else if (_001_) prescale_reg[2] <= _234_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[3] <= 1'h0;\n    else if (_001_) prescale_reg[3] <= _235_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[4] <= 1'h0;\n    else if (_001_) prescale_reg[4] <= _236_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[5] <= 1'h0;\n    else if (_001_) prescale_reg[5] <= _237_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[6] <= 1'h0;\n    else if (_001_) prescale_reg[6] <= _238_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[7] <= 1'h0;\n    else if (_001_) prescale_reg[7] <= _239_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[8] <= 1'h0;\n    else if (_001_) prescale_reg[8] <= _240_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[9] <= 1'h0;\n    else if (_001_) prescale_reg[9] <= _241_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[10] <= 1'h0;\n    else if (_001_) prescale_reg[10] <= _224_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[11] <= 1'h0;\n    else if (_001_) prescale_reg[11] <= _225_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[12] <= 1'h0;\n    else if (_001_) prescale_reg[12] <= _226_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[13] <= 1'h0;\n    else if (_001_) prescale_reg[13] <= _227_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[14] <= 1'h0;\n    else if (_001_) prescale_reg[14] <= _228_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[15] <= 1'h0;\n    else if (_001_) prescale_reg[15] <= _229_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[16] <= 1'h0;\n    else if (_001_) prescale_reg[16] <= _230_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[17] <= 1'h0;\n    else if (_001_) prescale_reg[17] <= _231_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) prescale_reg[18] <= 1'h0;\n    else if (_001_) prescale_reg[18] <= _232_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) bit_cnt[0] <= 1'h0;\n    else if (_000_) bit_cnt[0] <= _243_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) bit_cnt[1] <= 1'h0;\n    else if (_000_) bit_cnt[1] <= _244_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) bit_cnt[2] <= 1'h0;\n    else if (_000_) bit_cnt[2] <= _245_;\n  (* src = \"/Users/arades/Downloads/verilog-uart-master/rtl/uart_tx.v:78.1-113.4\" *)\n  always @(posedge clk)\n    if (rst) bit_cnt[3] <= 1'h0;\n    else if (_000_) bit_cnt[3] <= _246_;\n  assign busy = busy_reg;\n  assign s_axis_tready = s_axis_tready_reg;\n  assign txd = txd_reg;\nendmodule\n", "answer": "/*\n\nCopyright (c) 2014-2017 Alex Forencich\n\nPermission is hereby granted, free of charge, to any person obtaining a copy\nof this software and associated documentation files (the \"Software\"), to deal\nin the Software without restriction, including without limitation the rights\nto use, copy, modify, merge, publish, distribute, sublicense, and/or sell\ncopies of the Software, and to permit persons to whom the Software is\nfurnished to do so, subject to the following conditions:\n\nThe above copyright notice and this permission notice shall be included in\nall copies or substantial portions of the Software.\n\nTHE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR\nIMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY\nFITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE\nAUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER\nLIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,\nOUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN\nTHE SOFTWARE.\n\n*/\n\n// Language: Verilog 2001\n\n`timescale 1ns / 1ps\n\n/*\n * AXI4-Stream UART\n */\nmodule uart_tx #\n(\n    parameter DATA_WIDTH = 8\n)\n(\n    input  wire                   clk,\n    input  wire                   rst,\n\n    /*\n     * AXI input\n     */\n    input  wire [DATA_WIDTH-1:0]  s_axis_tdata,\n    input  wire                   s_axis_tvalid,\n    output wire                   s_axis_tready,\n\n    /*\n     * UART interface\n     */\n    output wire                   txd,\n\n    /*\n     * Status\n     */\n    output wire                   busy,\n\n    /*\n     * Configuration\n     */\n    input  wire [15:0]            prescale\n);\n\nreg s_axis_tready_reg = 0;\n\nreg txd_reg = 1;\n\nreg busy_reg = 0;\n\nreg [DATA_WIDTH:0] data_reg = 0;\nreg [18:0] prescale_reg = 0;\nreg [3:0] bit_cnt = 0;\n\nassign s_axis_tready = s_axis_tready_reg;\nassign txd = txd_reg;\n\nassign busy = busy_reg;\n\nalways @(posedge clk) begin\n    if (rst) begin\n        s_axis_tready_reg <= 0;\n        txd_reg <= 1;\n        prescale_reg <= 0;\n        bit_cnt <= 0;\n        busy_reg <= 0;\n    end else begin\n        if (prescale_reg > 0) begin\n            s_axis_tready_reg <= 0;\n            prescale_reg <= prescale_reg - 1;\n        end else if (bit_cnt == 0) begin\n            s_axis_tready_reg <= 1;\n            busy_reg <= 0;\n\n            if (s_axis_tvalid) begin\n                s_axis_tready_reg <= !s_axis_tready_reg;\n                prescale_reg <= (prescale << 3)-1;\n                bit_cnt <= DATA_WIDTH+1;\n                data_reg <= {1'b1, s_axis_tdata};\n                txd_reg <= 0;\n                busy_reg <= 1;\n            end\n        end else begin\n            if (bit_cnt > 1) begin\n                bit_cnt <= bit_cnt - 1;\n                prescale_reg <= (prescale << 3)-1;\n                {data_reg, txd_reg} <= {1'b0, data_reg};\n            end else if (bit_cnt == 1) begin\n                bit_cnt <= bit_cnt - 1;\n                prescale_reg <= (prescale << 3);\n                txd_reg <= 1;\n            end\n        end\n    end\nend\n\nendmodule\n"}