{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665799137318 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665799137319 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 22:58:57 2022 " "Processing started: Fri Oct 14 22:58:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665799137319 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665799137319 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665799137319 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665799137809 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1665799137885 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Din DIN projetoProcessador_tb.v(3) " "Verilog HDL Declaration information at projetoProcessador_tb.v(3): object \"Din\" differs only in case from object \"DIN\" in the same scope" {  } { { "projetoProcessador_tb.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador_tb.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799137889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file projetoprocessador_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador_tb " "Found entity 1: projetoProcessador_tb" {  } { { "projetoProcessador_tb.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137893 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM Imm projetoProcessador.v(6) " "Verilog HDL Declaration information at projetoProcessador.v(6): object \"IMM\" differs only in case from object \"Imm\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799137900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wren Wren projetoProcessador.v(25) " "Verilog HDL Declaration information at projetoProcessador.v(25): object \"wren\" differs only in case from object \"Wren\" in the same scope" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799137900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projetoprocessador.v 7 7 " "Found 7 design units, including 7 entities, in source file projetoprocessador.v" { { "Info" "ISGN_ENTITY_NAME" "1 projetoProcessador " "Found entity 1: projetoProcessador" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""} { "Info" "ISGN_ENTITY_NAME" "2 dec3to8 " "Found entity 2: dec3to8" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""} { "Info" "ISGN_ENTITY_NAME" "3 regW " "Found entity 3: regW" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 388 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""} { "Info" "ISGN_ENTITY_NAME" "4 pc_counter " "Found entity 4: pc_counter" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""} { "Info" "ISGN_ENTITY_NAME" "5 regInstr " "Found entity 5: regInstr" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""} { "Info" "ISGN_ENTITY_NAME" "6 regn " "Found entity 6: regn" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""} { "Info" "ISGN_ENTITY_NAME" "7 F " "Found entity 7: F" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 443 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/pastaX/projetoProcessador/memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaprincipal.v 1 1 " "Found 1 design units, including 1 entities, in source file memoriaprincipal.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoriaPrincipal " "Found entity 1: memoriaPrincipal" {  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Din DIN testeBenchTese01.v(2) " "Verilog HDL Declaration information at testeBenchTese01.v(2): object \"Din\" differs only in case from object \"DIN\" in the same scope" {  } { { "testeBenchTese01.v" "" { Text "C:/pastaX/projetoProcessador/testeBenchTese01.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1665799137913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testebenchtese01.v 1 1 " "Found 1 design units, including 1 entities, in source file testebenchtese01.v" { { "Info" "ISGN_ENTITY_NAME" "1 testeBenchTese01 " "Found entity 1: testeBenchTese01" {  } { { "testeBenchTese01.v" "" { Text "C:/pastaX/projetoProcessador/testeBenchTese01.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "barrel.v 1 1 " "Found 1 design units, including 1 entities, in source file barrel.v" { { "Info" "ISGN_ENTITY_NAME" "1 barrel " "Found entity 1: barrel" {  } { { "barrel.v" "" { Text "C:/pastaX/projetoProcessador/barrel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench2.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench2 " "Found entity 1: testbench2" {  } { { "testbench2.v" "" { Text "C:/pastaX/projetoProcessador/testbench2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799137921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799137921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Reset projetoProcessador.v(55) " "Verilog HDL Implicit Net warning at projetoProcessador.v(55): created implicit net for \"Reset\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799137921 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ZeroULA projetoProcessador.v(338) " "Verilog HDL Implicit Net warning at projetoProcessador.v(338): created implicit net for \"ZeroULA\"" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 338 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799137921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projetoProcessador " "Elaborating entity \"projetoProcessador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1665799138119 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ALU_and projetoProcessador.v(17) " "Verilog HDL or VHDL warning at projetoProcessador.v(17): object \"ALU_and\" assigned a value but never read" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1665799138121 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(166) " "Verilog HDL Case Statement warning at projetoProcessador.v(166): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 166 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665799138121 "|projetoProcessador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "projetoProcessador.v(166) " "Verilog HDL Case Statement information at projetoProcessador.v(166): all case item expressions in this case statement are onehot" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 166 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1665799138121 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(207) " "Verilog HDL Case Statement warning at projetoProcessador.v(207): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 207 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665799138121 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "projetoProcessador.v(272) " "Verilog HDL Case Statement warning at projetoProcessador.v(272): incomplete case statement has no default case item" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 272 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Select projetoProcessador.v(126) " "Verilog HDL Always Construct warning at projetoProcessador.v(126): inferring latch(es) for variable \"Select\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "A_in projetoProcessador.v(126) " "Verilog HDL Always Construct warning at projetoProcessador.v(126): inferring latch(es) for variable \"A_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DOUT_in projetoProcessador.v(126) " "Verilog HDL Always Construct warning at projetoProcessador.v(126): inferring latch(es) for variable \"DOUT_in\", which holds its previous value in one or more paths through the always construct" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DOUT_in projetoProcessador.v(126) " "Inferred latch for \"DOUT_in\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "A_in projetoProcessador.v(126) " "Inferred latch for \"A_in\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[0\] projetoProcessador.v(126) " "Inferred latch for \"Select\[0\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[1\] projetoProcessador.v(126) " "Inferred latch for \"Select\[1\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[2\] projetoProcessador.v(126) " "Inferred latch for \"Select\[2\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Select\[3\] projetoProcessador.v(126) " "Inferred latch for \"Select\[3\]\" at projetoProcessador.v(126)" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138122 "|projetoProcessador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"dec3to8:decX\"" {  } { { "projetoProcessador.v" "decX" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138124 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instr_memory.v 1 1 " "Using design file instr_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instr_memory " "Found entity 1: instr_memory" {  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799138138 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1665799138138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_memory instr_memory:memInstr " "Elaborating entity \"instr_memory\" for hierarchy \"instr_memory:memInstr\"" {  } { { "projetoProcessador.v" "memInstr" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "altsyncram_component" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138210 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instr_memory:memInstr\|altsyncram:altsyncram_component\"" {  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instr_memory:memInstr\|altsyncram:altsyncram_component " "Instantiated megafunction \"instr_memory:memInstr\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file eu.mif " "Parameter \"init_file\" = \"eu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138221 ""}  } { { "instr_memory.v" "" { Text "C:/pastaX/projetoProcessador/instr_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665799138221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pc71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pc71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pc71 " "Found entity 1: altsyncram_pc71" {  } { { "db/altsyncram_pc71.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_pc71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799138296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799138296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pc71 instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_pc71:auto_generated " "Elaborating entity \"altsyncram_pc71\" for hierarchy \"instr_memory:memInstr\|altsyncram:altsyncram_component\|altsyncram_pc71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaPrincipal memoriaPrincipal:memPrincipal " "Elaborating entity \"memoriaPrincipal\" for hierarchy \"memoriaPrincipal:memPrincipal\"" {  } { { "projetoProcessador.v" "memPrincipal" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "altsyncram_component" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138324 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\"" {  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component " "Instantiated megafunction \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138326 ""}  } { { "memoriaPrincipal.v" "" { Text "C:/pastaX/projetoProcessador/memoriaPrincipal.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1665799138326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ffd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ffd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ffd1 " "Found entity 1: altsyncram_ffd1" {  } { { "db/altsyncram_ffd1.tdf" "" { Text "C:/pastaX/projetoProcessador/db/altsyncram_ffd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1665799138396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1665799138396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ffd1 memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated " "Elaborating entity \"altsyncram_ffd1\" for hierarchy \"memoriaPrincipal:memPrincipal\|altsyncram:altsyncram_component\|altsyncram_ffd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regn regn:regIR " "Elaborating entity \"regn\" for hierarchy \"regn:regIR\"" {  } { { "projetoProcessador.v" "regIR" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter pc_counter:reg_7 " "Elaborating entity \"pc_counter\" for hierarchy \"pc_counter:reg_7\"" {  } { { "projetoProcessador.v" "reg_7" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regW regW:Wren " "Elaborating entity \"regW\" for hierarchy \"regW:Wren\"" {  } { { "projetoProcessador.v" "Wren" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:alu\"" {  } { { "projetoProcessador.v" "alu" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138430 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Res Alu.v(11) " "Verilog HDL Always Construct warning at Alu.v(11): inferring latch(es) for variable \"Res\", which holds its previous value in one or more paths through the always construct" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[0\] Alu.v(13) " "Inferred latch for \"Res\[0\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[1\] Alu.v(13) " "Inferred latch for \"Res\[1\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[2\] Alu.v(13) " "Inferred latch for \"Res\[2\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[3\] Alu.v(13) " "Inferred latch for \"Res\[3\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[4\] Alu.v(13) " "Inferred latch for \"Res\[4\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[5\] Alu.v(13) " "Inferred latch for \"Res\[5\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[6\] Alu.v(13) " "Inferred latch for \"Res\[6\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[7\] Alu.v(13) " "Inferred latch for \"Res\[7\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[8\] Alu.v(13) " "Inferred latch for \"Res\[8\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138431 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[9\] Alu.v(13) " "Inferred latch for \"Res\[9\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138432 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[10\] Alu.v(13) " "Inferred latch for \"Res\[10\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138432 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[11\] Alu.v(13) " "Inferred latch for \"Res\[11\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138432 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[12\] Alu.v(13) " "Inferred latch for \"Res\[12\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138432 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[13\] Alu.v(13) " "Inferred latch for \"Res\[13\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138432 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[14\] Alu.v(13) " "Inferred latch for \"Res\[14\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138432 "|projetoProcessador|Alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Res\[15\] Alu.v(13) " "Inferred latch for \"Res\[15\]\" at Alu.v(13)" {  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1665799138432 "|projetoProcessador|Alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "F F:bitF " "Elaborating entity \"F\" for hierarchy \"F:bitF\"" {  } { { "projetoProcessador.v" "bitF" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 338 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "barrel barrel:Barrilzao " "Elaborating entity \"barrel\" for hierarchy \"barrel:Barrilzao\"" {  } { { "projetoProcessador.v" "Barrilzao" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1665799138435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 barrel.v(16) " "Verilog HDL assignment warning at barrel.v(16): truncated value with size 32 to match size of target (16)" {  } { { "barrel.v" "" { Text "C:/pastaX/projetoProcessador/barrel.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1665799138437 "|projetoProcessador|barrel:Barrilzao"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138492 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138492 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138493 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138493 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138495 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138495 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138496 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138496 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Reset " "Net \"Reset\" is missing source, defaulting to GND" {  } { { "projetoProcessador.v" "Reset" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 55 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138496 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1665799138496 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1665799139282 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[0\] " "Latch Alu:alu\|Res\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139307 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[1\] " "Latch Alu:alu\|Res\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139307 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[2\] " "Latch Alu:alu\|Res\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139307 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[3\] " "Latch Alu:alu\|Res\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139307 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139307 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[4\] " "Latch Alu:alu\|Res\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139308 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[5\] " "Latch Alu:alu\|Res\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139308 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[6\] " "Latch Alu:alu\|Res\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139308 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[7\] " "Latch Alu:alu\|Res\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139308 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[8\] " "Latch Alu:alu\|Res\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139308 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[9\] " "Latch Alu:alu\|Res\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139308 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[10\] " "Latch Alu:alu\|Res\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139308 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139308 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[11\] " "Latch Alu:alu\|Res\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139309 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[12\] " "Latch Alu:alu\|Res\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139309 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[13\] " "Latch Alu:alu\|Res\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139309 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[14\] " "Latch Alu:alu\|Res\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139309 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alu:alu\|Res\[15\] " "Latch Alu:alu\|Res\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139309 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[1\] " "Latch Select\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139309 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139309 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[3\] " "Latch Select\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139310 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[0\] " "Latch Select\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T5 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139310 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Select\[2\] " "Latch Select\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Tstep_Q.T4 " "Ports D and ENA on the latch are fed by the same signal Tstep_Q.T4" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139310 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 126 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139310 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "A_in " "Latch A_in has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA regn:regIR\|R_OUT\[13\] " "Ports D and ENA on the latch are fed by the same signal regn:regIR\|R_OUT\[13\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1665799139310 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1665799139310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1665799142734 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg " "Generated suppressed messages file C:/pastaX/projetoProcessador/output_files/projetoProcessador.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1665799142841 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1665799143026 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1665799143026 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "921 " "Implemented 921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1665799143120 ""} { "Info" "ICUT_CUT_TM_OPINS" "145 " "Implemented 145 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1665799143120 ""} { "Info" "ICUT_CUT_TM_LCELLS" "741 " "Implemented 741 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1665799143120 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1665799143120 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1665799143120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665799143165 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 22:59:03 2022 " "Processing ended: Fri Oct 14 22:59:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665799143165 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665799143165 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665799143165 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665799143165 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665799144238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665799144239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 22:59:03 2022 " "Processing started: Fri Oct 14 22:59:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665799144239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1665799144239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1665799144239 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1665799144325 ""}
{ "Info" "0" "" "Project  = projetoProcessador" {  } {  } 0 0 "Project  = projetoProcessador" 0 0 "Fitter" 0 0 1665799144325 ""}
{ "Info" "0" "" "Revision = projetoProcessador" {  } {  } 0 0 "Revision = projetoProcessador" 0 0 "Fitter" 0 0 1665799144325 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1665799144452 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "projetoProcessador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"projetoProcessador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1665799144468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665799144497 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1665799144497 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1665799144587 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1665799144599 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665799145164 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1665799145164 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1665799145164 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 1433 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665799145167 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 1434 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665799145167 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 1435 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1665799145167 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1665799145167 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665799145170 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "148 148 " "No exact pin location assignment(s) for 148 pins of 148 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Done " "Pin Done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Done } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[0\] " "Pin reg0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[1\] " "Pin reg0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[2\] " "Pin reg0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[3\] " "Pin reg0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[4\] " "Pin reg0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[5\] " "Pin reg0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[6\] " "Pin reg0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[7\] " "Pin reg0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[8\] " "Pin reg0\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[9\] " "Pin reg0\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[10\] " "Pin reg0\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[11\] " "Pin reg0\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[12\] " "Pin reg0\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[13\] " "Pin reg0\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[14\] " "Pin reg0\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg0\[15\] " "Pin reg0\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg0[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[0\] " "Pin reg1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[1\] " "Pin reg1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[2\] " "Pin reg1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[3\] " "Pin reg1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[4\] " "Pin reg1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[5\] " "Pin reg1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[6\] " "Pin reg1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[7\] " "Pin reg1\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[8\] " "Pin reg1\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[9\] " "Pin reg1\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[10\] " "Pin reg1\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[11\] " "Pin reg1\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[12\] " "Pin reg1\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[13\] " "Pin reg1\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[14\] " "Pin reg1\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg1\[15\] " "Pin reg1\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg1[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[0\] " "Pin reg2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[1\] " "Pin reg2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[2\] " "Pin reg2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[3\] " "Pin reg2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[4\] " "Pin reg2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[5\] " "Pin reg2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[6\] " "Pin reg2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[7\] " "Pin reg2\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[8\] " "Pin reg2\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[9\] " "Pin reg2\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[10\] " "Pin reg2\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[11\] " "Pin reg2\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[12\] " "Pin reg2\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[13\] " "Pin reg2\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[14\] " "Pin reg2\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg2\[15\] " "Pin reg2\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg2[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg2[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[0\] " "Pin reg3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[1\] " "Pin reg3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[2\] " "Pin reg3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[3\] " "Pin reg3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[4\] " "Pin reg3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[5\] " "Pin reg3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[6\] " "Pin reg3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[7\] " "Pin reg3\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[8\] " "Pin reg3\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[9\] " "Pin reg3\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[10\] " "Pin reg3\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[11\] " "Pin reg3\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[12\] " "Pin reg3\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[13\] " "Pin reg3\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[14\] " "Pin reg3\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg3\[15\] " "Pin reg3\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg3[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg3[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[0\] " "Pin reg4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[1\] " "Pin reg4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[2\] " "Pin reg4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[3\] " "Pin reg4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[4\] " "Pin reg4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[5\] " "Pin reg4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[6\] " "Pin reg4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[7\] " "Pin reg4\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[8\] " "Pin reg4\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[9\] " "Pin reg4\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[10\] " "Pin reg4\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[11\] " "Pin reg4\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[12\] " "Pin reg4\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[13\] " "Pin reg4\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[14\] " "Pin reg4\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg4\[15\] " "Pin reg4\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg4[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg4[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[0\] " "Pin reg5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[1\] " "Pin reg5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[2\] " "Pin reg5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[3\] " "Pin reg5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[4\] " "Pin reg5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[5\] " "Pin reg5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[6\] " "Pin reg5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[7\] " "Pin reg5\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[8\] " "Pin reg5\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[9\] " "Pin reg5\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[10\] " "Pin reg5\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[11\] " "Pin reg5\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[12\] " "Pin reg5\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[13\] " "Pin reg5\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[14\] " "Pin reg5\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg5\[15\] " "Pin reg5\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg5[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg5[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[0\] " "Pin reg6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[1\] " "Pin reg6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[2\] " "Pin reg6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[3\] " "Pin reg6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[4\] " "Pin reg6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[5\] " "Pin reg6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[6\] " "Pin reg6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[7\] " "Pin reg6\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[8\] " "Pin reg6\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[9\] " "Pin reg6\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[10\] " "Pin reg6\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[11\] " "Pin reg6\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[12\] " "Pin reg6\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[13\] " "Pin reg6\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[14\] " "Pin reg6\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg6\[15\] " "Pin reg6\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reg6[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reg6[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[0\] " "Pin regPC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[1\] " "Pin regPC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[2\] " "Pin regPC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[3\] " "Pin regPC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[4\] " "Pin regPC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[5\] " "Pin regPC\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[6\] " "Pin regPC\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[7\] " "Pin regPC\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[8\] " "Pin regPC\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[9\] " "Pin regPC\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[10\] " "Pin regPC\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[11\] " "Pin regPC\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[12\] " "Pin regPC\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[13\] " "Pin regPC\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[14\] " "Pin regPC\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regPC\[15\] " "Pin regPC\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { regPC[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regPC[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[0\] " "Pin Instr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[0] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[1\] " "Pin Instr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[1] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[2\] " "Pin Instr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[2] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[3\] " "Pin Instr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[3] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[4\] " "Pin Instr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[4] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[5\] " "Pin Instr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[5] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[6\] " "Pin Instr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[6] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[7\] " "Pin Instr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[7] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[8\] " "Pin Instr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[8] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[9\] " "Pin Instr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[9] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[10\] " "Pin Instr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[10] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[11\] " "Pin Instr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[11] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[12\] " "Pin Instr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[12] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[13\] " "Pin Instr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[13] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[14\] " "Pin Instr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[14] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Instr\[15\] " "Pin Instr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Instr[15] } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Instr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Resetn " "Pin Resetn not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Run " "Pin Run not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Run } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Run } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1665799145314 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1665799145314 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1665799145490 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoProcessador.sdc " "Synopsys Design Constraints File file not found: 'projetoProcessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1665799145491 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1665799145492 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1665799145507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node Clock (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665799145577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regIR\|R_OUT\[12\] " "Destination node regn:regIR\|R_OUT\[12\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regIR|R_OUT[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regIR\|R_OUT\[13\] " "Destination node regn:regIR\|R_OUT\[13\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regIR|R_OUT[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 245 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regIR\|R_OUT\[14\] " "Destination node regn:regIR\|R_OUT\[14\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regIR|R_OUT[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regIR\|R_OUT\[15\] " "Destination node regn:regIR\|R_OUT\[15\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regIR|R_OUT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 247 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tstep_Q.T2 " "Destination node Tstep_Q.T2" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tstep_Q.T2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145577 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Tstep_Q.T5 " "Destination node Tstep_Q.T5" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 9 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Tstep_Q.T5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145577 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665799145577 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665799145577 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alu:alu\|Res\[15\]~6  " "Automatically promoted node Alu:alu\|Res\[15\]~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[0\] " "Destination node regn:regG\|R_OUT\[0\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[1\] " "Destination node regn:regG\|R_OUT\[1\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[2\] " "Destination node regn:regG\|R_OUT\[2\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 374 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[3\] " "Destination node regn:regG\|R_OUT\[3\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 375 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[4\] " "Destination node regn:regG\|R_OUT\[4\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[5\] " "Destination node regn:regG\|R_OUT\[5\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[6\] " "Destination node regn:regG\|R_OUT\[6\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[7\] " "Destination node regn:regG\|R_OUT\[7\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[8\] " "Destination node regn:regG\|R_OUT\[8\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 380 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regn:regG\|R_OUT\[9\] " "Destination node regn:regG\|R_OUT\[9\]" {  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 436 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { regn:regG|R_OUT[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 381 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1665799145578 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1665799145578 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1665799145578 ""}  } { { "Alu.v" "" { Text "C:/pastaX/projetoProcessador/Alu.v" 13 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Alu:alu|Res[15]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665799145578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector1~2  " "Automatically promoted node Selector1~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665799145580 ""}  } { { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 138 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 1108 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665799145580 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Resetn (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Resetn (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1665799145580 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Resetn } } } { "projetoProcessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoProcessador.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Resetn } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1665799145580 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1665799145715 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665799145717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1665799145717 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665799145719 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1665799145720 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1665799145721 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1665799145721 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1665799145722 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1665799145726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1665799145728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1665799145728 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "146 unused 3.3V 1 145 0 " "Number of I/O pins in group: 146 (unused VREF, 3.3V VCCIO, 1 input, 145 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1665799145732 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1665799145732 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1665799145732 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 3 56 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1665799145734 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1665799145734 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1665799145734 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665799145806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1665799147873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665799148211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1665799148226 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1665799151536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665799151536 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1665799151785 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/pastaX/projetoProcessador/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1665799153282 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1665799153282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665799155479 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1665799155481 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1665799155481 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.98 " "Total time spent on timing analysis during the Fitter is 0.98 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1665799155513 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665799155518 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "145 " "Found 145 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Done 0 " "Pin \"Done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[0\] 0 " "Pin \"reg0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[1\] 0 " "Pin \"reg0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[2\] 0 " "Pin \"reg0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[3\] 0 " "Pin \"reg0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[4\] 0 " "Pin \"reg0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[5\] 0 " "Pin \"reg0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[6\] 0 " "Pin \"reg0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[7\] 0 " "Pin \"reg0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[8\] 0 " "Pin \"reg0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[9\] 0 " "Pin \"reg0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[10\] 0 " "Pin \"reg0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[11\] 0 " "Pin \"reg0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[12\] 0 " "Pin \"reg0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[13\] 0 " "Pin \"reg0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[14\] 0 " "Pin \"reg0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg0\[15\] 0 " "Pin \"reg0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[0\] 0 " "Pin \"reg1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[1\] 0 " "Pin \"reg1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[2\] 0 " "Pin \"reg1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[3\] 0 " "Pin \"reg1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[4\] 0 " "Pin \"reg1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[5\] 0 " "Pin \"reg1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[6\] 0 " "Pin \"reg1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[7\] 0 " "Pin \"reg1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[8\] 0 " "Pin \"reg1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[9\] 0 " "Pin \"reg1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[10\] 0 " "Pin \"reg1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[11\] 0 " "Pin \"reg1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[12\] 0 " "Pin \"reg1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[13\] 0 " "Pin \"reg1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[14\] 0 " "Pin \"reg1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg1\[15\] 0 " "Pin \"reg1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[0\] 0 " "Pin \"reg2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[1\] 0 " "Pin \"reg2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[2\] 0 " "Pin \"reg2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[3\] 0 " "Pin \"reg2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[4\] 0 " "Pin \"reg2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[5\] 0 " "Pin \"reg2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[6\] 0 " "Pin \"reg2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[7\] 0 " "Pin \"reg2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[8\] 0 " "Pin \"reg2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[9\] 0 " "Pin \"reg2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[10\] 0 " "Pin \"reg2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[11\] 0 " "Pin \"reg2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[12\] 0 " "Pin \"reg2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[13\] 0 " "Pin \"reg2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[14\] 0 " "Pin \"reg2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg2\[15\] 0 " "Pin \"reg2\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[0\] 0 " "Pin \"reg3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[1\] 0 " "Pin \"reg3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[2\] 0 " "Pin \"reg3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[3\] 0 " "Pin \"reg3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[4\] 0 " "Pin \"reg3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[5\] 0 " "Pin \"reg3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[6\] 0 " "Pin \"reg3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[7\] 0 " "Pin \"reg3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[8\] 0 " "Pin \"reg3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[9\] 0 " "Pin \"reg3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[10\] 0 " "Pin \"reg3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[11\] 0 " "Pin \"reg3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[12\] 0 " "Pin \"reg3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[13\] 0 " "Pin \"reg3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[14\] 0 " "Pin \"reg3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg3\[15\] 0 " "Pin \"reg3\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[0\] 0 " "Pin \"reg4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[1\] 0 " "Pin \"reg4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[2\] 0 " "Pin \"reg4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[3\] 0 " "Pin \"reg4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[4\] 0 " "Pin \"reg4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[5\] 0 " "Pin \"reg4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[6\] 0 " "Pin \"reg4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[7\] 0 " "Pin \"reg4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[8\] 0 " "Pin \"reg4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[9\] 0 " "Pin \"reg4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[10\] 0 " "Pin \"reg4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[11\] 0 " "Pin \"reg4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[12\] 0 " "Pin \"reg4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[13\] 0 " "Pin \"reg4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[14\] 0 " "Pin \"reg4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg4\[15\] 0 " "Pin \"reg4\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[0\] 0 " "Pin \"reg5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[1\] 0 " "Pin \"reg5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[2\] 0 " "Pin \"reg5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[3\] 0 " "Pin \"reg5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[4\] 0 " "Pin \"reg5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[5\] 0 " "Pin \"reg5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[6\] 0 " "Pin \"reg5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[7\] 0 " "Pin \"reg5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[8\] 0 " "Pin \"reg5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[9\] 0 " "Pin \"reg5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[10\] 0 " "Pin \"reg5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[11\] 0 " "Pin \"reg5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[12\] 0 " "Pin \"reg5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[13\] 0 " "Pin \"reg5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[14\] 0 " "Pin \"reg5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg5\[15\] 0 " "Pin \"reg5\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[0\] 0 " "Pin \"reg6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[1\] 0 " "Pin \"reg6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[2\] 0 " "Pin \"reg6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[3\] 0 " "Pin \"reg6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[4\] 0 " "Pin \"reg6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[5\] 0 " "Pin \"reg6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[6\] 0 " "Pin \"reg6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[7\] 0 " "Pin \"reg6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[8\] 0 " "Pin \"reg6\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[9\] 0 " "Pin \"reg6\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[10\] 0 " "Pin \"reg6\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[11\] 0 " "Pin \"reg6\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[12\] 0 " "Pin \"reg6\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[13\] 0 " "Pin \"reg6\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[14\] 0 " "Pin \"reg6\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg6\[15\] 0 " "Pin \"reg6\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[0\] 0 " "Pin \"regPC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[1\] 0 " "Pin \"regPC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[2\] 0 " "Pin \"regPC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[3\] 0 " "Pin \"regPC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[4\] 0 " "Pin \"regPC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[5\] 0 " "Pin \"regPC\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[6\] 0 " "Pin \"regPC\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[7\] 0 " "Pin \"regPC\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[8\] 0 " "Pin \"regPC\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[9\] 0 " "Pin \"regPC\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[10\] 0 " "Pin \"regPC\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[11\] 0 " "Pin \"regPC\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[12\] 0 " "Pin \"regPC\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[13\] 0 " "Pin \"regPC\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[14\] 0 " "Pin \"regPC\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regPC\[15\] 0 " "Pin \"regPC\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[0\] 0 " "Pin \"Instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[1\] 0 " "Pin \"Instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[2\] 0 " "Pin \"Instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[3\] 0 " "Pin \"Instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[4\] 0 " "Pin \"Instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[5\] 0 " "Pin \"Instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[6\] 0 " "Pin \"Instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[7\] 0 " "Pin \"Instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[8\] 0 " "Pin \"Instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[9\] 0 " "Pin \"Instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[10\] 0 " "Pin \"Instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[11\] 0 " "Pin \"Instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[12\] 0 " "Pin \"Instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[13\] 0 " "Pin \"Instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[14\] 0 " "Pin \"Instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Instr\[15\] 0 " "Pin \"Instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1665799155541 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1665799155541 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665799155867 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1665799155908 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1665799156243 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1665799156584 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1665799156594 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1665799156744 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/pastaX/projetoProcessador/output_files/projetoProcessador.fit.smsg " "Generated suppressed messages file C:/pastaX/projetoProcessador/output_files/projetoProcessador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1665799156924 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665799157242 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 22:59:17 2022 " "Processing ended: Fri Oct 14 22:59:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665799157242 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665799157242 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665799157242 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1665799157242 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1665799158198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665799158198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 22:59:18 2022 " "Processing started: Fri Oct 14 22:59:18 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665799158198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1665799158198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1665799158198 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1665799159550 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1665799159617 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665799160202 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 22:59:20 2022 " "Processing ended: Fri Oct 14 22:59:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665799160202 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665799160202 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665799160202 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1665799160202 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1665799160810 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1665799161320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 22:59:20 2022 " "Processing started: Fri Oct 14 22:59:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665799161321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665799161321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta projetoProcessador -c projetoProcessador " "Command: quartus_sta projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665799161321 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1665799161409 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1665799161590 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1665799161626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1665799161626 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "TimeQuest Timing Analyzer is analyzing 21 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1665799161749 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "projetoProcessador.sdc " "Synopsys Design Constraints File file not found: 'projetoProcessador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1665799161777 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1665799161777 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161780 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tstep_Q.T3 Tstep_Q.T3 " "create_clock -period 1.000 -name Tstep_Q.T3 Tstep_Q.T3" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161780 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tstep_Q.T1 Tstep_Q.T1 " "create_clock -period 1.000 -name Tstep_Q.T1 Tstep_Q.T1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161780 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Tstep_Q.T4 Tstep_Q.T4 " "create_clock -period 1.000 -name Tstep_Q.T4 Tstep_Q.T4" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161780 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161780 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1665799161788 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1665799161798 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1665799161821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.086 " "Worst-case setup slack is -10.086" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.086      -159.427 Tstep_Q.T4  " "  -10.086      -159.427 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.367     -1104.595 Clock  " "   -6.367     -1104.595 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.266        -3.266 Tstep_Q.T3  " "   -3.266        -3.266 Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.898        -6.693 Tstep_Q.T1  " "   -1.898        -6.693 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665799161824 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.833 " "Worst-case hold slack is -2.833" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.833       -25.428 Tstep_Q.T4  " "   -2.833       -25.428 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.569        -9.501 Tstep_Q.T1  " "   -2.569        -9.501 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.557       -57.668 Clock  " "   -2.557       -57.668 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161836 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.959         0.000 Tstep_Q.T3  " "    2.959         0.000 Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161836 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665799161836 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665799161839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665799161842 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -386.610 Clock  " "   -2.000      -386.610 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T1  " "    0.500         0.000 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T3  " "    0.500         0.000 Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T4  " "    0.500         0.000 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799161845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665799161845 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1665799162015 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1665799162017 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1665799162053 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.703 " "Worst-case setup slack is -4.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.703       -72.517 Tstep_Q.T4  " "   -4.703       -72.517 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.929      -474.340 Clock  " "   -2.929      -474.340 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.435        -1.435 Tstep_Q.T3  " "   -1.435        -1.435 Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200        -0.502 Tstep_Q.T1  " "   -0.200        -0.502 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665799162057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.582 " "Worst-case hold slack is -1.582" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.582       -17.576 Tstep_Q.T4  " "   -1.582       -17.576 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.496        -5.636 Tstep_Q.T1  " "   -1.496        -5.636 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413       -78.364 Clock  " "   -1.413       -78.364 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162069 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.889         0.000 Tstep_Q.T3  " "    1.889         0.000 Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162069 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665799162069 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665799162076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1665799162084 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -386.610 Clock  " "   -2.000      -386.610 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T1  " "    0.500         0.000 Tstep_Q.T1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T3  " "    0.500         0.000 Tstep_Q.T3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162091 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 Tstep_Q.T4  " "    0.500         0.000 Tstep_Q.T4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1665799162091 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1665799162091 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1665799162282 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1665799162327 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1665799162327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4551 " "Peak virtual memory: 4551 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665799162438 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 22:59:22 2022 " "Processing ended: Fri Oct 14 22:59:22 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665799162438 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665799162438 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665799162438 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665799162438 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1665799163402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1665799163403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 22:59:23 2022 " "Processing started: Fri Oct 14 22:59:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1665799163403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1665799163403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1665799163403 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "projetoProcessador.vo\", \"projetoProcessador_fast.vo projetoProcessador_v.sdo projetoProcessador_v_fast.sdo C:/pastaX/projetoProcessador/simulation/modelsim/ simulation " "Generated files \"projetoProcessador.vo\", \"projetoProcessador_fast.vo\", \"projetoProcessador_v.sdo\" and \"projetoProcessador_v_fast.sdo\" in directory \"C:/pastaX/projetoProcessador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1665799164159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4537 " "Peak virtual memory: 4537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1665799164230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 22:59:24 2022 " "Processing ended: Fri Oct 14 22:59:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1665799164230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1665799164230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1665799164230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665799164230 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1665799164861 ""}
