-- 
-- ABDIEL VICENCIO ANTONIO 

library IEEE;
use ieee.std_logic_1164.all;

entity MUX is
    port (
        input : in std_logic_vector(2 downto 0);
        T1, T2, T3, T4, T5, T6 : out std_logic_vector(4 downto 0));
end entity MUX;

architecture rtl of MUX is

begin

    with input select 
        T1 <= "00101" when "001",
              "01001" when "010",
              "01000" when "011",
              "00111" when "100",
              "00111" when "101",
              others => null;

    with input select 
        T2 <= "01010" when "001",
              "01110" when "010",
              "01101" when "011",
              "01011" when "100",
              "01010" when "101",
              others => null;

    with input select 
        T3 <= "00101" when "001",
              "01001" when "010",
              "01000" when "011",
              "00111" when "100",
              "00111" when "101",
              others => null;

    with input select 
        T4 <= "00101" when "001",
              "01001" when "010",
              "01000" when "011",
              "00111" when "100",
              "00111" when "101",
              others => null;

    with input select 
        T5 <= "00101" when "001",
              "01001" when "010",
              "01000" when "011",
              "00111" when "100",
              "00111" when "101",
              others => null;

    with input select 
        T6 <= "00101" when "001",
              "01001" when "010",
              "01000" when "011",
              "00111" when "100",
              "00111" when "101",
              others => null;
				  
end architecture rtl;
