
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003610                       # Number of seconds simulated
sim_ticks                                  3609553500                       # Number of ticks simulated
final_tick                                 3609553500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 182351                       # Simulator instruction rate (inst/s)
host_op_rate                                   182471                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               20552539                       # Simulator tick rate (ticks/s)
host_mem_usage                                 656676                       # Number of bytes of host memory used
host_seconds                                   175.63                       # Real time elapsed on the host
sim_insts                                    32025526                       # Number of instructions simulated
sim_ops                                      32046611                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          33024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         344576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          66432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             445376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        33024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         1344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         34368                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu0.inst             516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            5384                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data            1038                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6959                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           9149054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data          95462223                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst            372345                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data          18404492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123388114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      9149054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst       372345                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9521399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          9149054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data         95462223                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst           372345                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data         18404492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            123388114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        6959                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6959                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 445376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  445376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               399                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               394                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              396                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              437                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3609514000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6959                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3691                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1350                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    328.580741                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   214.062968                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   349.391703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           85      6.30%      6.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          928     68.74%     75.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           29      2.15%     77.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           14      1.04%     78.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      1.04%     79.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           13      0.96%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      0.59%     80.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            8      0.59%     81.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          251     18.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1350                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     51833750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               182315000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   34795000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7448.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26198.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       123.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.39                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.98                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5598                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.44                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     518682.86                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.44                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5571720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3040125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                28860000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            235463280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1986928515                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            420256500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2680120140                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            743.384680                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    687832000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     120380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2798119500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4581360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2499750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                24983400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            235463280                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1985844375                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            421207500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2674579665                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.847919                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    690654500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     120380000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2796465000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                1123766                       # Number of BP lookups
system.cpu0.branchPred.condPredicted          1121574                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             9464                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             1121620                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                1118440                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.716482                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    815                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                11                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                  50                       # Number of system calls
system.cpu0.numCycles                         7219108                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles           2221270                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                      16631661                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                    1123766                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           1119255                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                      4946101                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                  19067                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            5                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                  2205306                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                 3736                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples           7176910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.319519                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            3.188034                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 4315631     60.13%     60.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  181605      2.53%     62.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  205504      2.86%     65.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  206764      2.88%     68.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  219054      3.05%     71.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  188295      2.62%     74.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  198329      2.76%     76.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  867417     12.09%     88.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  794311     11.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             7176910                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.155665                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.303839                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                  691895                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles              4396216                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   605851                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles              1473725                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  9223                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 919                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  323                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts              16356480                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 1134                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  9223                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                 1190507                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                 500198                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          8477                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                  1570622                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles              3897883                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts              16306069                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents               2497990                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents               1265546                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                254096                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands           21532212                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups             80392414                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups        27105775                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps             21381481                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                  150731                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               136                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           138                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                  7335689                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads             4258407                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              95650                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads            17138                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             757                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                  16260519                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                278                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                 24622015                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            15218                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          75091                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined       242304                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            88                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples      7176910                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        3.430726                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       2.207767                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             792793     11.05%     11.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1             958622     13.36%     24.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            1000637     13.94%     38.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             792645     11.04%     49.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1088660     15.17%     64.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1145644     15.96%     80.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             780872     10.88%     91.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             420204      5.85%     97.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             196833      2.74%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        7176910                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    104      0.01%      0.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 16669      0.85%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      0.86% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1935145     99.13%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                  207      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              8708445     35.37%     35.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             3178904     12.91%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     48.28% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12640005     51.34%     99.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              94658      0.38%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              24622015                       # Type of FU issued
system.cpu0.iq.rate                          3.410673                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    1952125                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.079284                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads          58388222                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes         16335937                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses     16206654                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 61                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses              26574107                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     33                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads             165                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads        27899                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           79                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1605                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          123                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      8418577                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  9223                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                  70418                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                26620                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts           16260804                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            13267                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts              4258407                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               95650                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               126                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                 11235                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                 8984                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            79                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect          8635                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          594                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                9229                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts             24607902                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             12632598                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            14113                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            7                       # number of nop insts executed
system.cpu0.iew.exec_refs                    12727102                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                 1094272                       # Number of branches executed
system.cpu0.iew.exec_stores                     94504                       # Number of stores executed
system.cpu0.iew.exec_rate                    3.408718                       # Inst execution rate
system.cpu0.iew.wb_sent                      16207184                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                     16206682                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 12456258                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 17135840                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.244970                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.726913                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          75137                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            190                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             9154                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples      7162747                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.259707                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.864137                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      2736025     38.20%     38.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1626657     22.71%     60.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       709437      9.90%     70.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       390819      5.46%     76.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        79490      1.11%     77.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       283136      3.95%     81.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       186008      2.60%     83.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        91370      1.28%     85.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1059805     14.80%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      7162747                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts            16173722                       # Number of instructions committed
system.cpu0.commit.committedOps              16185706                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                       4324553                       # Number of memory references committed
system.cpu0.commit.loads                      4230508                       # Number of loads committed
system.cpu0.commit.membars                        114                       # Number of memory barriers committed
system.cpu0.commit.branches                   1093265                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 15092941                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 289                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         8682628     53.64%     53.64% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        3178522     19.64%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.28% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        4230508     26.14%     99.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         94045      0.58%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         16185706                       # Class of committed instruction
system.cpu0.commit.bw_lim_events              1059805                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                    22363524                       # The number of ROB reads
system.cpu0.rob.rob_writes                   32535861                       # The number of ROB writes
system.cpu0.timesIdled                            419                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          42198                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                   16173722                       # Number of Instructions Simulated
system.cpu0.committedOps                     16185706                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.446348                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.446348                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.240404                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.240404                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                37008763                       # number of integer regfile reads
system.cpu0.int_regfile_writes               14974300                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      182                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 86519313                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                 6429624                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                4336201                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements          1072103                       # number of replacements
system.cpu0.dcache.tags.tagsinuse         1012.452793                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2203699                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1073127                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.053530                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         71827250                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data  1012.452793                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.988723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.988723                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          239                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          785                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          9729480                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         9729480                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data      2193060                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2193060                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        10516                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         10516                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            5                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           50                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           53                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           53                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data      2203576                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2203576                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data      2203581                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2203581                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data      2041069                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2041069                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        83415                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        83415                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            4                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            1                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data      2124484                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2124484                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data      2124485                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2124485                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data  23577026299                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23577026299                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   5078286758                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   5078286758                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       189000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data  28655313057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  28655313057                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data  28655313057                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  28655313057                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data      4234129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4234129                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        93931                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        93931                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data      4328060                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4328060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data      4328066                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4328066                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.482052                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.482052                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.888045                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.888045                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.166667                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.018519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.490863                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.490863                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.490862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.490862                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 11551.312718                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11551.312718                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 60879.778913                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 60879.778913                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        47250                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 13488.128438                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 13488.128438                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13488.122089                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 13488.122089                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4895020                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           993550                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.926798                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks       551055                       # number of writebacks
system.cpu0.dcache.writebacks::total           551055                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data       980379                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       980379                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        70973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        70973                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      1051352                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1051352                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      1051352                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1051352                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      1060690                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1060690                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data        12442                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        12442                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      1073132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1073132                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      1073133                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1073133                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data  12413594843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12413594843                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    491054253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    491054253                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        76250                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       182000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data  12904649096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12904649096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data  12904725346                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12904725346                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.250510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.250510                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.132459                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.132459                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.018519                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.247948                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.247948                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.247947                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.247947                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 11703.320332                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11703.320332                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 39467.469298                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 39467.469298                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        76250                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        45500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 12025.220659                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12025.220659                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 12025.280507                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12025.280507                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              233                       # number of replacements
system.cpu0.icache.tags.tagsinuse          353.009625                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2204513                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              613                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3596.269168                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   353.009625                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.689472                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.689472                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          320                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4411225                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4411225                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst      2204513                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2204513                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst      2204513                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2204513                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst      2204513                       # number of overall hits
system.cpu0.icache.overall_hits::total        2204513                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          793                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          793                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          793                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           793                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          793                       # number of overall misses
system.cpu0.icache.overall_misses::total          793                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     53197243                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     53197243                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     53197243                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     53197243                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     53197243                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     53197243                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst      2205306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2205306                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst      2205306                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2205306                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst      2205306                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2205306                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000360                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000360                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000360                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000360                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000360                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000360                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 67083.534678                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67083.534678                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 67083.534678                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67083.534678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 67083.534678                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67083.534678                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           26                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           13                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          178                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          178                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          178                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          178                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          178                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          615                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          615                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     42421256                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     42421256                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     42421256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     42421256                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     42421256                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     42421256                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000279                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000279                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000279                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000279                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000279                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 68977.652033                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68977.652033                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 68977.652033                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68977.652033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 68977.652033                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68977.652033                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                1089164                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          1088699                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect             8392                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             1085644                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                1085368                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.974577                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    225                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 1                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                         6819354                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           2170867                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      16283628                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                    1089164                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           1085593                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                      4638399                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                  16857                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu1.fetch.CacheLines                  2167137                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                 3265                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples           6817702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             2.389902                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            3.216670                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                 4029538     59.10%     59.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  181148      2.66%     61.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                  186771      2.74%     64.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  205492      3.01%     67.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  200253      2.94%     70.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  187523      2.75%     73.20% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  182962      2.68%     75.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  866043     12.70%     88.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  777972     11.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total             6817702                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.159717                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       2.387855                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                  654329                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles              4130919                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   555606                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1468450                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                  8397                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 197                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   32                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              16012394                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                  121                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                  8397                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 1150297                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                 498627                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          1994                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                  1517564                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles              3640822                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              15964871                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents               2497183                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents               1264320                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenamedOperands           21241128                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups             78763676                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        26568613                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             21106294                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                  134819                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                37                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            38                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  7301130                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             4256285                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores              25669                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads            16861                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             151                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  15924471                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                 83                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 24276860                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            14939                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined          63649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined       216303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved            13                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples      6817702                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        3.560857                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       2.144317                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0             527421      7.74%      7.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1             947421     13.90%     21.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2             976926     14.33%     35.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             779112     11.43%     47.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1070222     15.70%     63.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1138144     16.69%     79.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             772236     11.33%     91.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             416533      6.11%     97.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             189687      2.78%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total        6817702                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                   1846      0.09%      0.09% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 16887      0.87%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      0.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1931361     99.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   71      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu              8480376     34.93%     34.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             3145732     12.96%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     47.89% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12625281     52.01%     99.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              25471      0.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              24276860                       # Type of FU issued
system.cpu1.iq.rate                          3.559994                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    1950165                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.080330                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads          57336526                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         15988214                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     15877256                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              26227025                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              73                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads        25476                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          250                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           59                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      8405256                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                  8397                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                  68912                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                26328                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           15924557                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            11784                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              4256285                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts               25669                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                35                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 11516                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                 8416                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents            12                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect          8290                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect           78                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                8368                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             24264510                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             12618372                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts            12350                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            3                       # number of nop insts executed
system.cpu1.iew.exec_refs                    12643827                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 1062975                       # Number of branches executed
system.cpu1.iew.exec_stores                     25455                       # Number of stores executed
system.cpu1.iew.exec_rate                    3.558183                       # Inst execution rate
system.cpu1.iew.wb_sent                      15877631                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     15877256                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 12256340                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 16763639                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      2.328264                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.731126                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts          63584                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls             70                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts             8361                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples      6805421                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     2.330628                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.880863                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0      2456284     36.09%     36.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      1623739     23.86%     59.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2       670356      9.85%     69.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       389694      5.73%     75.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4        78487      1.15%     76.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       283557      4.17%     80.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       169947      2.50%     83.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        90899      1.34%     84.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1042458     15.32%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total      6805421                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            15851804                       # Number of instructions committed
system.cpu1.commit.committedOps              15860905                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                       4256228                       # Number of memory references committed
system.cpu1.commit.loads                      4230809                       # Number of loads committed
system.cpu1.commit.membars                         38                       # Number of memory barriers committed
system.cpu1.commit.branches                   1062700                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 14798363                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                  98                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8458946     53.33%     53.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        3145731     19.83%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        4230809     26.67%     99.84% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         25419      0.16%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         15860905                       # Class of committed instruction
system.cpu1.commit.bw_lim_events              1042458                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    21687075                       # The number of ROB reads
system.cpu1.rob.rob_writes                   31861363                       # The number of ROB writes
system.cpu1.timesIdled                             28                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           1652                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      399753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   15851804                       # Number of Instructions Simulated
system.cpu1.committedOps                     15860905                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.430194                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.430194                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              2.324532                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        2.324532                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                36471764                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14772455                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 85488006                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                 6351879                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                4277939                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    10                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements          1067205                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          960.130214                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2202204                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1068228                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.061549                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        251093000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   960.130214                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.937627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.937627                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          201                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          9586268                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         9586268                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      2193175                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2193175                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         9020                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9020                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      2202195                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2202195                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      2202197                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2202197                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data      2040418                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2040418                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data        16393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        16393                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            4                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            4                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            1                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data      2056811                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2056811                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data      2056815                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2056815                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data  23561050852                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  23561050852                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data    368779066                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    368779066                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        30000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        30000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total         4000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  23929829918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  23929829918                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  23929829918                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  23929829918                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      4233593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4233593                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data        25413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        25413                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      4259006                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      4259006                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      4259012                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      4259012                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.481959                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.481959                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.645064                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.645064                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.482932                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.482932                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.482932                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.482932                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 11547.168694                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 11547.168694                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 22496.130422                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 22496.130422                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data        10000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        10000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         4000                       # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 11634.433070                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 11634.433070                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 11634.410444                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 11634.410444                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4893880                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           992123                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.932735                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       538373                       # number of writebacks
system.cpu1.dcache.writebacks::total           538373                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data       980385                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       980385                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data         8198                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8198                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       988583                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       988583                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       988583                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       988583                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      1060033                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1060033                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data         8195                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         8195                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            1                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      1068228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1068228                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      1068231                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1068231                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data  12396680583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  12396680583                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data    180764258                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    180764258                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        25500                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        25500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total         2500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data  12577444841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12577444841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data  12577470341                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  12577470341                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.250386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.250386                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.322473                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.322473                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.250816                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.250816                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.250817                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.250817                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 11694.617604                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11694.617604                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 22057.871629                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22057.871629                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total         8500                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data         8500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         8500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         2500                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 11774.120170                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11774.120170                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 11774.110975                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11774.110975                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           41.559696                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2167072                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               52                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         41674.461538                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    41.559696                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.081171                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.081171                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4334326                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4334326                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      2167072                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2167072                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      2167072                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2167072                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      2167072                       # number of overall hits
system.cpu1.icache.overall_hits::total        2167072                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           65                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           65                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           65                       # number of overall misses
system.cpu1.icache.overall_misses::total           65                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      2903493                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2903493                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      2903493                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2903493                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      2903493                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2903493                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      2167137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2167137                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      2167137                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2167137                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      2167137                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2167137                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000030                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000030                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 44669.123077                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 44669.123077                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 44669.123077                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 44669.123077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 44669.123077                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 44669.123077                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           52                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           52                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      2217254                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2217254                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      2217254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2217254                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      2217254                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2217254                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000024                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000024                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 42639.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 42639.500000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 42639.500000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 42639.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 42639.500000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 42639.500000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  5603.131256                       # Cycle average of tags in use
system.l2.tags.total_refs                     2155052                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6918                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    311.513732                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     4993.905060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       472.364337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       113.647931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst        16.057825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         7.156103                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.152402                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.014415                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.003468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000490                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000218                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.170994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          6918                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          540                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         6265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.211121                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17490439                       # Number of tag accesses
system.l2.tags.data_accesses                 17490439                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  93                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data              540184                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                  27                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              531787                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1072091                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1089428                       # number of Writeback hits
system.l2.Writeback_hits::total               1089428                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu0.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data              7184                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data              7162                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14346                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data               547368                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                   27                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               538949                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1086437                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  93                       # number of overall hits
system.l2.overall_hits::cpu0.data              547368                       # number of overall hits
system.l2.overall_hits::cpu1.inst                  27                       # number of overall hits
system.l2.overall_hits::cpu1.data              538949                       # number of overall hits
system.l2.overall_hits::total                 1086437                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               522                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data               149                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst                25                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data                12                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   708                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu0.data              4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  4                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data            5254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1029                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6283                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                522                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               5403                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                 25                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1041                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6991                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               522                       # number of overall misses
system.l2.overall_misses::cpu0.data              5403                       # number of overall misses
system.l2.overall_misses::cpu1.inst                25                       # number of overall misses
system.l2.overall_misses::cpu1.data              1041                       # number of overall misses
system.l2.overall_misses::total                  6991                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     40826750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data     12386000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst      1879750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data       893000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55985500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu0.data        93497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        93497                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data    391617999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     85539000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     477156999                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     40826750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data    404003999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst      1879750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     86432000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        533142499                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     40826750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data    404003999                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst      1879750                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     86432000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       533142499                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data          540333                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst              52                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          531799                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             1072799                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1089428                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1089428                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu0.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                5                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data         12438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          8191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20629                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              615                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data           552771                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst               52                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           539990                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1093428                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             615                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data          552771                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst              52                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          539990                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1093428                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.848780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.000276                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.480769                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000660                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu0.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.422415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.125626                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.304571                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.848780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.009774                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.480769                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.001928                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.006394                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.848780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.009774                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.480769                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.001928                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.006394                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 78212.164751                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data 83127.516779                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst        75190                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 74416.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 79075.564972                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu0.data 23374.250000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 23374.250000                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 74537.114389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 83128.279883                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75944.134808                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 78212.164751                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 74774.014251                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst        75190                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 83027.857829                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76261.264340                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 78212.164751                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 74774.014251                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst        75190                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 83027.857829                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76261.264340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              5                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data             18                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst              4                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 30                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data              18                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  30                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data             18                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 30                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          517                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data          131                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data            9                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              678                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu0.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             4                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data         5254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1029                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6283                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          5385                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst            21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1038                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6961                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         5385                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1038                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6961                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     34189250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      9534000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      1352500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data       562250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45638000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu0.data        70504                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        70504                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data    326002001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     72651000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    398653001                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     34189250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data    335536001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      1352500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     73213250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    444291001                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     34189250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data    335536001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      1352500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     73213250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    444291001                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.840650                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.000242                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.403846                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000017                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000632                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu0.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.422415                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.125626                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.304571                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.840650                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.009742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.403846                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.001922                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.006366                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.840650                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.009742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.403846                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.001922                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.006366                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 66130.077369                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 72778.625954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 64404.761905                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 62472.222222                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 67312.684366                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu0.data        17626                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        17626                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 62048.344309                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 70603.498542                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63449.466974                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 66130.077369                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 62309.378087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 64404.761905                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 70532.996146                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 63825.743571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 66130.077369                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 62309.378087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 64404.761905                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 70532.996146                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 63825.743571                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 677                       # Transaction distribution
system.membus.trans_dist::ReadResp                676                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                7                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq              2                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6282                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6282                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        13931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13931                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       445312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  445312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                4                       # Total snoops (count)
system.membus.snoop_fanout::samples              6968                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6968    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6968                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7633500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           36870995                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq            2121400                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           2121398                       # Transaction distribution
system.tol2bus.trans_dist::Writeback          1089428                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               7                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq             2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20631                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1228                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2176969                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2146598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4324899                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        39232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     70644864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69015232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              139702656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1048607                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3231468                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                3231468    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3231468                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2705162499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             74.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1019744                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1616184871                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            44.8                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy             82746                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1607889331                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization            44.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
