Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Dec  6 14:22:47 2024
| Host         : P1-05 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file stepper_timing_summary_routed.rpt -pb stepper_timing_summary_routed.pb -rpx stepper_timing_summary_routed.rpx -warn_on_violation
| Design       : stepper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  1           
TIMING-18  Warning   Missing input or output delay               25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.126        0.000                      0                  171        0.118        0.000                      0                  171        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.126        0.000                      0                  171        0.118        0.000                      0                  171        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.606ns (42.902%)  route 4.799ns (57.098%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.413    13.682    ScanCode_n_10
    SLICE_X0Y72          FDRE                                         r  current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  current_reg[6]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[6]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.606ns (42.902%)  route 4.799ns (57.098%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.413    13.682    ScanCode_n_10
    SLICE_X0Y72          FDRE                                         r  current_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  current_reg[7]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[7]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.606ns (42.902%)  route 4.799ns (57.098%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.413    13.682    ScanCode_n_10
    SLICE_X0Y72          FDRE                                         r  current_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  current_reg[8]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[8]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.126ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.405ns  (logic 3.606ns (42.902%)  route 4.799ns (57.098%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.413    13.682    ScanCode_n_10
    SLICE_X0Y72          FDRE                                         r  current_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  current_reg[9]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X0Y72          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[9]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -13.682    
  -------------------------------------------------------------------
                         slack                                  1.126    

Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.606ns (42.924%)  route 4.795ns (57.076%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.408    13.678    ScanCode_n_10
    SLICE_X1Y72          FDRE                                         r  current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.591    15.014    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y72          FDRE                                         r  current_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X1Y72          FDRE (Setup_fdre_C_R)       -0.429    14.808    current_reg[0]
  -------------------------------------------------------------------
                         required time                         14.808    
                         arrival time                         -13.678    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.606ns (43.156%)  route 4.750ns (56.844%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.363    13.633    ScanCode_n_10
    SLICE_X0Y71          FDRE                                         r  current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  current_reg[1]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.810    current_reg[1]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.606ns (43.156%)  route 4.750ns (56.844%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.363    13.633    ScanCode_n_10
    SLICE_X0Y71          FDRE                                         r  current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  current_reg[2]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.810    current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.606ns (43.156%)  route 4.750ns (56.844%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.363    13.633    ScanCode_n_10
    SLICE_X0Y71          FDRE                                         r  current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  current_reg[3]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.810    current_reg[3]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.606ns (43.156%)  route 4.750ns (56.844%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.363    13.633    ScanCode_n_10
    SLICE_X0Y71          FDRE                                         r  current_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  current_reg[4]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.810    current_reg[4]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ScanCode/MemoryArray_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.356ns  (logic 3.606ns (43.156%)  route 4.750ns (56.844%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.675     5.277    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y30         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     7.731 r  ScanCode/MemoryArray_reg/DOADO[3]
                         net (fo=3, routed)           1.468     9.200    ScanCode/DOADO[3]
    SLICE_X1Y75          LUT6 (Prop_lut6_I0_O)        0.124     9.324 r  ScanCode/target[8]_i_3/O
                         net (fo=10, routed)          0.564     9.887    ScanCode/target[8]_i_3_n_0
    SLICE_X0Y75          LUT6 (Prop_lut6_I2_O)        0.124    10.011 r  ScanCode/target[0]_i_1/O
                         net (fo=2, routed)           0.764    10.776    ScanCode/MemoryArray_reg_7
    SLICE_X0Y73          LUT6 (Prop_lut6_I3_O)        0.124    10.900 r  ScanCode/FSM_onehot_control[3]_i_9/O
                         net (fo=1, routed)           0.000    10.900    ScanCode/FSM_onehot_control[3]_i_9_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.432 r  ScanCode/FSM_onehot_control_reg[3]_i_3/CO[3]
                         net (fo=3, routed)           1.096    12.528    ScanCode/FSM_onehot_control_reg[3]_i_3_n_0
    SLICE_X0Y76          LUT3 (Prop_lut3_I1_O)        0.124    12.652 r  ScanCode/current[9]_i_2/O
                         net (fo=11, routed)          0.494    13.146    ScanCode/E[0]
    SLICE_X1Y72          LUT6 (Prop_lut6_I4_O)        0.124    13.270 r  ScanCode/current[9]_i_1/O
                         net (fo=10, routed)          0.363    13.633    ScanCode_n_10
    SLICE_X0Y71          FDRE                                         r  current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.593    15.016    CLK100MHZ_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  current_reg[5]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.239    
    SLICE_X0Y71          FDRE (Setup_fdre_C_R)       -0.429    14.810    current_reg[5]
  -------------------------------------------------------------------
                         required time                         14.810    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  1.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 ps2/frame_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/rx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.037%)  route 0.066ns (31.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  ps2/frame_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ps2/frame_reg[3]/Q
                         net (fo=3, routed)           0.066     1.690    ps2/CONV_INTEGER[2]
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.831     1.996    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[2]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X8Y76          FDRE (Hold_fdre_C_D)         0.076     1.571    ps2/rx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.958%)  route 0.201ns (55.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  ps2/rx_data_reg[2]/Q
                         net (fo=1, routed)           0.201     1.847    ScanCode/Q[2]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.724    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.164ns (44.763%)  route 0.202ns (55.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  ps2/rx_data_reg[1]/Q
                         net (fo=1, routed)           0.202     1.849    ScanCode/Q[1]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.724    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.786%)  route 0.211ns (56.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  ps2/rx_data_reg[3]/Q
                         net (fo=1, routed)           0.211     1.857    ScanCode/Q[3]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.724    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ScanCode/ScanCode/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.214%)  route 0.144ns (46.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.565     1.484    ScanCode/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDCE                                         r  ScanCode/ScanCode/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDCE (Prop_fdce_C_Q)         0.164     1.648 r  ScanCode/ScanCode/MemoryArray_reg_cooolgate_en_gate_1_cooolDelFlop/Q
                         net (fo=1, routed)           0.144     1.793    ScanCode/ScanCode/MemoryArray_reg_cooolgate_en_sig_1
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.637    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.148ns (41.927%)  route 0.205ns (58.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.148     1.630 r  ps2/rx_data_reg[6]/Q
                         net (fo=1, routed)           0.205     1.835    ScanCode/Q[6]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.130     1.671    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.148ns (41.677%)  route 0.207ns (58.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.148     1.630 r  ps2/rx_data_reg[5]/Q
                         net (fo=1, routed)           0.207     1.837    ScanCode/Q[5]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.129     1.670    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.148ns (41.365%)  route 0.210ns (58.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.148     1.630 r  ps2/rx_data_reg[4]/Q
                         net (fo=1, routed)           0.210     1.840    ScanCode/Q[4]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.671    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ps2/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ScanCode/MemoryArray_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.025%)  route 0.256ns (60.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.563     1.482    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  ps2/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y76          FDRE (Prop_fdre_C_Q)         0.164     1.646 r  ps2/rx_data_reg[0]/Q
                         net (fo=1, routed)           0.256     1.903    ScanCode/Q[0]
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.876     2.041    ScanCode/CLK100MHZ_IBUF_BUFG
    RAMB18_X0Y30         RAMB18E1                                     r  ScanCode/MemoryArray_reg/CLKARDCLK
                         clock pessimism             -0.500     1.541    
    RAMB18_X0Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.724    ScanCode/MemoryArray_reg
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ps2/ps2_clk_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2/ps2_clk_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.513    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y79          FDRE                                         r  ps2/ps2_clk_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y79          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  ps2/ps2_clk_clean_reg/Q
                         net (fo=2, routed)           0.121     1.775    ps2/ps2_clk_clean
    SLICE_X5Y78          FDRE                                         r  ps2/ps2_clk_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     2.027    ps2/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y78          FDRE                                         r  ps2/ps2_clk_s_reg/C
                         clock pessimism             -0.500     1.526    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.070     1.596    ps2/ps2_clk_s_reg
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y30    ScanCode/MemoryArray_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76     FSM_onehot_control_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76     FSM_onehot_control_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76     FSM_onehot_control_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y76     FSM_onehot_control_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y75     accept_new_key_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y75     count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y76     count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X3Y76     count_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     accept_new_key_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     accept_new_key_reg/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y76     FSM_onehot_control_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     accept_new_key_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y75     accept_new_key_reg/C



