{
   guistr: "# # String gsaved with Nlview version 6.3.3  2013-08-16 bk=1.2871 VDI=33 GEI=35
#  -string -flagsOSRD
preplace port Clk_in -pg 1 -y 630 -defaultsOSRD
preplace port load_data_out -pg 1 -y 1330 -defaultsOSRD
preplace port display_reset -pg 1 -y 1080 -defaultsOSRD
preplace port DDR -pg 1 -y 590 -defaultsOSRD -left
preplace port MZ_Happy -pg 1 -y 1750 -defaultsOSRD
preplace port sync24 -pg 1 -y 340 -defaultsOSRD
preplace port sync -pg 1 -y 320 -defaultsOSRD
preplace port Outtt -pg 1 -y 490 -defaultsOSRD
preplace port reset_clk -pg 1 -y 930 -defaultsOSRD
preplace port backup_clk_in_use -pg 1 -y 530 -defaultsOSRD
preplace port gt_in -pg 1 -y 300 -defaultsOSRD
preplace port read_data_in -pg 1 -y 610 -defaultsOSRD
preplace port read_clk_out -pg 1 -y 1350 -defaultsOSRD
preplace port speaker -pg 1 -y 190 -defaultsOSRD
preplace port mtcamimic_rdy -pg 1 -y 1240 -defaultsOSRD
preplace port tellie_delay_in -pg 1 -y 1530 -defaultsOSRD
preplace port generic_delay_in -pg 1 -y 1510 -defaultsOSRD
preplace port caen_rdy -pg 1 -y 1220 -defaultsOSRD
preplace port tellie_delay_out -pg 1 -y 1410 -defaultsOSRD
preplace port clocks_rdy -pg 1 -y 1260 -defaultsOSRD
preplace port control_rdy -pg 1 -y 1200 -defaultsOSRD
preplace port FIXED_IO -pg 1 -y 550 -defaultsOSRD -left
preplace port load_clk_out -pg 1 -y 1280 -defaultsOSRD
preplace port smellie_delay_in -pg 1 -y 1550 -defaultsOSRD
preplace port display_latch -pg 1 -y 1110 -defaultsOSRD
preplace port generic_delay_out -pg 1 -y 1390 -defaultsOSRD
preplace port enablemux -pg 1 -y 1180 -defaultsOSRD
preplace port Outt -pg 1 -y 90 -defaultsOSRD
preplace port delay_gt -pg 1 -y 660 -defaultsOSRD
preplace port smellie_delay_out -pg 1 -y 1450 -defaultsOSRD
preplace port display_count -pg 1 -y 1130 -defaultsOSRD
preplace port trig_out -pg 1 -y 60 -defaultsOSRD
preplace portBus muxer -pg 1 -y 1160 -defaultsOSRD
preplace portBus mtca_mimic_in -pg 1 -y 260 -defaultsOSRD
preplace portBus ext_trig_in -pg 1 -y 280 -defaultsOSRD
preplace portBus generic_pulser_out -pg 1 -y 1370 -defaultsOSRD
preplace portBus smellie_pulser_out -pg 1 -y 1620 -defaultsOSRD
preplace portBus tellie_pulser_out -pg 1 -y 1430 -defaultsOSRD
preplace inst tellieDelay -pg 1 -lvl 4 -y 1010 -defaultsOSRD
preplace inst gtDelay -pg 1 -lvl 7 -y 660 -defaultsOSRD
preplace inst genericPulser -pg 1 -lvl 3 -y 1220 -defaultsOSRD
preplace inst MZ_Happy -pg 1 -lvl 3 -y 1750 -defaultsOSRD
preplace inst comboTrigger_0 -pg 1 -lvl 3 -y 260 -defaultsOSRD
preplace inst triggers_0 -pg 1 -lvl 5 -y 390 -defaultsOSRD
preplace inst TrigWordDelay_0 -pg 1 -lvl 6 -y 620 -defaultsOSRD
preplace inst xadc_wiz_0 -pg 1 -lvl 3 -y 1930 -defaultsOSRD
preplace inst smellieDelay -pg 1 -lvl 4 -y 1310 -defaultsOSRD
preplace inst genericDelay -pg 1 -lvl 5 -y 1420 -defaultsOSRD
preplace inst oneshot_pulse_0 -pg 1 -lvl 6 -y 1370 -defaultsOSRD
preplace inst telliePulser -pg 1 -lvl 3 -y 1470 -defaultsOSRD
preplace inst oneshot_pulse_1 -pg 1 -lvl 6 -y 1120 -defaultsOSRD
preplace inst smelliePulser -pg 1 -lvl 3 -y 1620 -defaultsOSRD
preplace inst countDisplay_0 -pg 1 -lvl 7 -y 1100 -defaultsOSRD
preplace inst prescaleTrigger_0 -pg 1 -lvl 3 -y 490 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 4 -y 120 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 6 -y 60 -defaultsOSRD
preplace inst util_vector_logic_1 -pg 1 -lvl 6 -y 190 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 5 -y 160 -defaultsOSRD
preplace inst ShiftRegisters_0 -pg 1 -lvl 7 -y 1330 -defaultsOSRD
preplace inst clockLogic_0 -pg 1 -lvl 6 -y 870 -defaultsOSRD
preplace inst util_vector_logic_2 -pg 1 -lvl 6 -y 300 -defaultsOSRD
preplace inst util_reduced_logic_0 -pg 1 -lvl 7 -y 60 -defaultsOSRD
preplace inst util_reduced_logic_1 -pg 1 -lvl 7 -y 190 -defaultsOSRD
preplace inst util_reduced_logic_2 -pg 1 -lvl 7 -y 300 -defaultsOSRD
preplace inst burstTrigger_0 -pg 1 -lvl 3 -y 80 -defaultsOSRD
preplace inst buttonTrigger_0 -pg 1 -lvl 3 -y 690 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 2 -y 980 -defaultsOSRD
preplace inst implement_gtid_0 -pg 1 -lvl 7 -y 470 -defaultsOSRD
preplace inst fifo_generator_0 -pg 1 -lvl 8 -y 810 -defaultsOSRD
preplace inst fifo_readout_0 -pg 1 -lvl 7 -y 850 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 1 -y 480 -defaultsOSRD
preplace netloc axi_interconnect_0_M13_AXI 1 2 4 930 1380 NJ 1430 NJ 1340 NJ
preplace netloc axi_interconnect_0_M08_AXI 1 2 5 980 620 NJ 620 NJ 620 NJ 730 NJ
preplace netloc triggers_0_gtid_out 1 5 2 2370 460 NJ
preplace netloc clockLogic_0_reset_clk 1 6 3 NJ 1000 NJ 1000 3390
preplace netloc MZ_Happy_pulser_out 1 3 6 NJ 1750 NJ 1750 NJ 1750 NJ 1750 NJ 1750 N
preplace netloc triggerOut_0_trig_out 1 7 2 NJ 60 3390
preplace netloc axi_interconnect_0_M07_AXI 1 2 4 1060 1140 NJ 1140 NJ 1090 NJ
preplace netloc backup_clk_in_use_1 1 0 6 NJ 640 NJ 420 NJ 810 NJ 810 NJ 810 2370
preplace netloc util_vector_logic_0_Res 1 6 1 N
preplace netloc processing_system7_0_FIXED_IO 1 0 2 NJ 590 570
preplace netloc countDisplay_0_display_latch 1 7 2 3200 1110 NJ
preplace netloc triggers_0_counter_mask 1 5 1 2400
preplace netloc gt_in_1 1 0 5 NJ 300 NJ 300 NJ 350 NJ 300 2040
preplace netloc prescaleTrigger_0_s00_axi_trigout 1 3 1 1420
preplace netloc axi_interconnect_0_M04_AXI 1 2 3 910 360 NJ 310 NJ
preplace netloc fifo_generator_0_empty 1 6 2 2820 980 3210
preplace netloc axi_interconnect_0_M22_AXI 1 2 1 880
preplace netloc axi_interconnect_0_M18_AXI 1 2 1 870
preplace netloc xlconcat_1_dout 1 5 1 2400
preplace netloc axi_interconnect_0_M12_AXI 1 2 1 950
preplace netloc triggers_0_speaker 1 7 2 NJ 190 N
preplace netloc testPulser_0_pulser_out 1 3 6 NJ 1220 NJ 1220 NJ 1230 NJ 1200 NJ 1200 3410
preplace netloc xlconcat_0_dout 1 4 2 2030 50 NJ
preplace netloc fifo_readout_0_renable 1 7 1 3160
preplace netloc ShiftRegs_0_mtcamimic_rdy 1 7 2 NJ 1330 3440
preplace netloc axi_interconnect_0_M16_AXI 1 2 2 1030 980 NJ
preplace netloc s00_axi_userin_2_1 1 0 4 NJ 1530 NJ 1550 NJ 1100 1400
preplace netloc processing_system7_0_DDR 1 0 2 NJ 600 580
preplace netloc axi_interconnect_0_M01_AXI 1 2 1 900
preplace netloc axi_interconnect_0_M02_AXI 1 2 1 940
preplace netloc testDelay_2_s00_axi_userout 1 3 6 1460 250 1970 1510 NJ 1510 NJ 1510 NJ 1430 NJ
preplace netloc testDelay_0_s00_axi_userout1 1 7 2 NJ 660 N
preplace netloc sync_1 1 0 5 NJ 320 NJ 320 NJ 370 NJ 370 2030
preplace netloc oneshot_pulse_1_pulse_o 1 6 1 2730
preplace netloc fifo_generator_0_dout 1 6 2 2800 960 3180
preplace netloc testDelay_3_s00_axi_userout 1 3 6 1450 1400 1950 1520 NJ 1520 NJ 1520 NJ 1450 NJ
preplace netloc axi_interconnect_0_M20_AXI 1 2 4 970 590 NJ 590 NJ 590 NJ
preplace netloc triggers_0_speaker_mask 1 5 1 2390
preplace netloc axi_interconnect_0_M05_AXI 1 2 5 990 790 NJ 790 NJ 790 NJ 790 NJ
preplace netloc axi_interconnect_0_M19_AXI 1 2 1 890
preplace netloc testPulser_0_pulser_out1 1 3 6 NJ 1470 NJ 1530 NJ 1530 NJ 1530 NJ 1530 3500
preplace netloc ShiftRegs_0_control_rdy 1 7 2 3200 1250 NJ
preplace netloc axi_interconnect_0_M09_AXI 1 2 5 1050 1130 NJ 1130 NJ 1040 NJ 1040 NJ
preplace netloc oneshot_pulse_0_pulse_o 1 6 3 NJ 1470 NJ 1420 3480
preplace netloc s00_axi_userin_1 1 0 5 NJ 1580 NJ 1580 NJ 1400 NJ 1450 2010
preplace netloc axi_interconnect_0_M10_AXI 1 2 4 1040 1120 NJ 1120 NJ 840 NJ
preplace netloc triggerOut_0_counter 1 5 3 2450 1210 NJ 1190 3140
preplace netloc ShiftRegs_0_muxer 1 7 2 3140 1230 NJ
preplace netloc implement_gtid_0_gtid 1 4 4 2040 530 NJ 390 NJ 390 3130
preplace netloc mtca_mimic_in_1 1 0 4 NJ 260 NJ 260 NJ 170 N
preplace netloc sync24_1 1 0 5 NJ 340 NJ 340 NJ 380 NJ 380 2020
preplace netloc processing_system7_0_FCLK_CLK0 1 0 8 210 380 610 1540 1000 580 NJ 580 2020 1130 2430 1290 2790 990 3220
preplace netloc axi_interconnect_0_M06_AXI 1 2 1 940
preplace netloc triggerOut_0_tubii_word 1 5 3 NJ 1010 NJ 1010 3190
preplace netloc ShiftRegs_0_caen_rdy 1 7 2 3220 1260 NJ
preplace netloc axi_interconnect_0_M17_AXI 1 2 2 920 1150 NJ
preplace netloc fifo_generator_0_full 1 6 2 2810 970 3170
preplace netloc ShiftRegs_0_clk_out 1 7 2 NJ 1370 3390
preplace netloc ext_trig_in_1 1 0 4 NJ 280 NJ 280 1070 180 NJ
preplace netloc readShift_0_clk_out 1 7 2 NJ 1410 3470
preplace netloc util_vector_logic_1_Res 1 6 1 N
preplace netloc axi_interconnect_0_M14_AXI 1 2 1 910
preplace netloc buttonTrigger_0_button_trigger_out 1 3 1 1410
preplace netloc TrigWordDelay_0_wordout 1 4 3 2050 550 NJ 450 2730
preplace netloc ShiftRegs_0_enablemux 1 7 2 3180 1240 NJ
preplace netloc countDisplay_0_display_pulse_o 1 7 2 3200 1130 NJ
preplace netloc M00_ARESETN_1 1 1 6 620 410 1010 1110 1430 1230 2030 1150 2440 1220 2770
preplace netloc axi_interconnect_0_M15_AXI 1 2 3 900 1390 NJ 1440 NJ
preplace netloc fifo_readout_0_read 1 7 1 3150
preplace netloc triggerOut_0_trig_word 1 5 1 2410
preplace netloc util_vector_logic_2_Res 1 6 1 N
preplace netloc ShiftRegs_0_data_out 1 7 2 NJ 1390 3460
preplace netloc axi_interconnect_0_M21_AXI 1 2 5 1020 610 NJ 610 NJ 610 NJ 720 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 1 1 600
preplace netloc fifo_readout_0_reset 1 7 1 3200
preplace netloc testDelay_0_s00_axi_userout 1 5 1 2450
preplace netloc triggers_0_trigger_mask 1 5 1 2380
preplace netloc comboTrigger_0_s00_axi_trigout 1 3 1 1400
preplace netloc burstTrigger_0_s00_axi_trigout1 1 3 1 1440
preplace netloc ShiftRegs_0_clocks_rdy 1 7 2 3180 1340 NJ
preplace netloc data_in_1 1 0 7 NJ 1570 NJ 1570 NJ 1370 NJ 1420 NJ 1280 NJ 1280 2730
preplace netloc testPulser_1_pulser_out 1 3 6 NJ 1620 NJ 1620 NJ 1620 NJ 1620 NJ 1620 N
preplace netloc axi_interconnect_0_M11_AXI 1 2 5 960 1360 NJ 1410 NJ 1270 NJ 1270 NJ
preplace netloc axi_interconnect_0_M00_AXI 1 2 1 870
preplace netloc triggerOut_0_gtrigout 1 1 8 630 400 NJ 400 NJ 400 NJ 540 2420 710 2750 580 3210 490 NJ
preplace netloc clk_in 1 0 4 NJ 630 580 1590 1110 1350 1410
preplace netloc s00_axi_userin_3_1 1 0 4 NJ 1550 NJ 1560 NJ 1300 N
preplace netloc countDisplay_0_display_clr 1 7 2 N 1080 NJ
levelinfo -pg 1 160 390 760 1260 1830 2230 2610 3010 3310 3520
",
}
{
   da_axi4_cnt: "2",
}