module test_16_sinks (clk);
 input clk;


 INV_X1 clkload0 (.A(clknet_1_1__leaf_clk));
 CLKBUF_X3 clkbuf_1_1__f_clk (.A(clknet_0_clk),
    .Z(clknet_1_1__leaf_clk));
 CLKBUF_X3 clkbuf_1_0__f_clk (.A(clknet_0_clk),
    .Z(clknet_1_0__leaf_clk));
 CLKBUF_X3 clkbuf_0_clk (.A(clk),
    .Z(clknet_0_clk));
 flop_pair U1 (.clknet_1_1__leaf_clk_i(clknet_1_1__leaf_clk),
    .clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
 flop_pair-1 U2 (.clknet_1_1__leaf_clk_i(clknet_1_1__leaf_clk),
    .clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
 flop_pair-2 U3 (.clknet_1_1__leaf_clk_i(clknet_1_1__leaf_clk),
    .clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
 flop_pair-3 U4 (.clknet_1_1__leaf_clk_i(clknet_1_1__leaf_clk),
    .clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
 flop_pair-4 U5 (.clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
 flop_pair-5 U6 (.clknet_1_1__leaf_clk_i(clknet_1_1__leaf_clk),
    .clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
 flop_pair-6 U7 (.clknet_1_1__leaf_clk_i(clknet_1_1__leaf_clk),
    .clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
 flop_pair-7 U8 (.clknet_1_1__leaf_clk_i(clknet_1_1__leaf_clk),
    .clknet_1_0__leaf_clk_i(clknet_1_0__leaf_clk),
    .origclk(clk));
endmodule
module flop_pair (clknet_1_1__leaf_clk_i,
    clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_1__leaf_clk_i;
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U1/ff1  (.CK(clknet_1_1__leaf_clk_i));
 DFF_X1 \U1/ff2  (.CK(clknet_1_0__leaf_clk_i));
endmodule
module flop_pair-1 (clknet_1_1__leaf_clk_i,
    clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_1__leaf_clk_i;
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U2/ff1  (.CK(clknet_1_1__leaf_clk_i));
 DFF_X1 \U2/ff2  (.CK(clknet_1_0__leaf_clk_i));
endmodule
module flop_pair-2 (clknet_1_1__leaf_clk_i,
    clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_1__leaf_clk_i;
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U3/ff1  (.CK(clknet_1_1__leaf_clk_i));
 DFF_X1 \U3/ff2  (.CK(clknet_1_0__leaf_clk_i));
endmodule
module flop_pair-3 (clknet_1_1__leaf_clk_i,
    clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_1__leaf_clk_i;
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U4/ff1  (.CK(clknet_1_0__leaf_clk_i));
 DFF_X1 \U4/ff2  (.CK(clknet_1_1__leaf_clk_i));
endmodule
module flop_pair-4 (clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U5/ff1  (.CK(clknet_1_0__leaf_clk_i));
 DFF_X1 \U5/ff2  (.CK(clknet_1_0__leaf_clk_i));
endmodule
module flop_pair-5 (clknet_1_1__leaf_clk_i,
    clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_1__leaf_clk_i;
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U6/ff1  (.CK(clknet_1_1__leaf_clk_i));
 DFF_X1 \U6/ff2  (.CK(clknet_1_0__leaf_clk_i));
endmodule
module flop_pair-6 (clknet_1_1__leaf_clk_i,
    clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_1__leaf_clk_i;
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U7/ff1  (.CK(clknet_1_0__leaf_clk_i));
 DFF_X1 \U7/ff2  (.CK(clknet_1_1__leaf_clk_i));
endmodule
module flop_pair-7 (clknet_1_1__leaf_clk_i,
    clknet_1_0__leaf_clk_i,
    origclk);
 input clknet_1_1__leaf_clk_i;
 input clknet_1_0__leaf_clk_i;
 input origclk;


 DFF_X1 \U8/ff1  (.CK(clknet_1_1__leaf_clk_i));
 DFF_X1 \U8/ff2  (.CK(clknet_1_0__leaf_clk_i));
endmodule
