Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Tue Sep 25 18:07:01 2018
| Host         : ubuntu running 64-bit Ubuntu 18.04 LTS
| Command      : report_control_sets -verbose -file mp1a_hardware_wrapper_control_sets_placed.rpt
| Design       : mp1a_hardware_wrapper
| Device       : xc7z020
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    83 |
| Unused register locations in slices containing registers |   222 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             137 |           51 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             238 |           65 |
| Yes          | No                    | No                     |            1100 |          264 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             687 |          186 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                       Clock Signal                       |                                                                            Enable Signal                                                                           |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                               |                1 |              2 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_data                                                                                                               |                                                                                                                                               |                4 |              4 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[351]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[349]_i_1_n_0                                                                                      |                2 |              4 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[383]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[381]_i_1_n_0                                                                                      |                1 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                        |                1 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                |                3 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                |                2 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_i_1_n_0                                                                                    | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                2 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                          | mp1a_hardware_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                1 |              4 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_data                                                                                                               | mp1a_hardware_i/oled_ip_0/inst/Example/temp_spi_data[7]_i_1_n_0                                                                               |                1 |              4 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_counter                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/shift_counter[3]_i_1_n_0                                                                         |                1 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                2 |              4 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/current_state[27]_i_1__1_n_0                                                                                        | OLED_CONT_RST_IBUF                                                                                                                            |                1 |              5 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/temp_sdo                                                                                                                    | mp1a_hardware_i/oled_ip_0/inst/Example/temp_sdo_i_1_n_0                                                                                       |                1 |              5 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                             |                4 |              5 |
|  PL_CLK_IBUF_BUFG                                        |                                                                                                                                                                    | mp1a_hardware_i/oled_ip_0/inst/Example/counter                                                                                                |                1 |              5 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/current_state[27]_i_1_n_0                                                                                        | OLED_CONT_RST_IBUF                                                                                                                            |                2 |              5 |
|  PL_CLK_IBUF_BUFG                                        |                                                                                                                                                                    | mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/counter                                                                                          |                1 |              5 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                   | mp1a_hardware_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                       |                2 |              6 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1_n_0                                                                                                        | mp1a_hardware_i/oled_ip_0/inst/Init/after_state[60]_i_1_n_0                                                                                   |                3 |              7 |
|  PL_CLK_IBUF_BUFG                                        |                                                                                                                                                                    | OLED_CONT_RST_IBUF                                                                                                                            |                3 |              7 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                3 |              8 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out_reg[0][0]                                                            | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                1 |              8 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/shift_register                                                                                                              |                                                                                                                                               |                3 |              8 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/after_page_state                                                                                                            |                                                                                                                                               |                1 |              8 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/temp_addr                                                                                                                   |                                                                                                                                               |                3 |             10 |
|  PL_CLK_IBUF_BUFG                                        |                                                                                                                                                                    |                                                                                                                                               |               10 |             11 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                               |                3 |             12 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                               |                3 |             12 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                5 |             12 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                7 |             12 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/ms_counter                                                                                                          | mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/clk_counter_0                                                                                  |                3 |             12 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                5 |             12 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/ms_counter                                                                                                       | mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/p_1_in[27]                                                                                  |                3 |             12 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/temp_char                                                                                                                   |                                                                                                                                               |                7 |             13 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                               |                4 |             13 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                               |                2 |             14 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                               |                3 |             14 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                           |                4 |             15 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                               |                3 |             16 |
|  PL_CLK_IBUF_BUFG                                        |                                                                                                                                                                    | mp1a_hardware_i/oled_ip_0/inst/Init/DELAY_COMP/clk_counter_0                                                                                  |                4 |             17 |
|  PL_CLK_IBUF_BUFG                                        |                                                                                                                                                                    | mp1a_hardware_i/oled_ip_0/inst/Example/DELAY_COMP/p_1_in[27]                                                                                  |                5 |             17 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                   |                6 |             19 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                               |                8 |             21 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                               |                7 |             21 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[351]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[350]_i_1_n_0                                                                                      |                5 |             24 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[383]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[382]_i_1_n_0                                                                                      |                4 |             24 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[415]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[414]_i_1_n_0                                                                                      |               14 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[447]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[446]_i_1_n_0                                                                                      |               10 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[479]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[478]_i_1_n_0                                                                                      |                4 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[511]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[510]_i_1_n_0                                                                                      |                5 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[95]                                                                                                                          | mp1a_hardware_i/oled_ip_0/inst/input_vector[94]_i_1_n_0                                                                                       |                8 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[223]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[222]_i_1_n_0                                                                                      |                7 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[287]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[286]_i_1_n_0                                                                                      |                6 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[191]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[190]_i_1_n_0                                                                                      |                7 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[255]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[254]_i_1_n_0                                                                                      |                6 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[159]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[158]_i_1_n_0                                                                                      |                6 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[319]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[318]_i_1_n_0                                                                                      |                8 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[31]                                                                                                                          | mp1a_hardware_i/oled_ip_0/inst/input_vector[30]_i_1_n_0                                                                                       |                8 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[127]                                                                                                                         | mp1a_hardware_i/oled_ip_0/inst/input_vector[126]_i_1_n_0                                                                                      |                6 |             28 |
|  mp1a_hardware_i/axi_gpio_1/U0/gpio_core_1/gpio2_io_o[0] | mp1a_hardware_i/oled_ip_0/inst/p_0_in[63]                                                                                                                          | mp1a_hardware_i/oled_ip_0/inst/input_vector[62]_i_1_n_0                                                                                       |               10 |             28 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                               |                5 |             32 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                     | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                8 |             32 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio2_Data_Out_reg[0][0]                                                           | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |                7 |             32 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                               |                9 |             34 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                               |                7 |             35 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/after_state                                                                                                                 |                                                                                                                                               |               11 |             35 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Read_Reg_Rst                                                       |                6 |             40 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i_reg_0                                                           |               13 |             43 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                               |                7 |             47 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                               |                7 |             47 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Init/after_state[94]_i_1_n_0                                                                                                        |                                                                                                                                               |               20 |             47 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_axi_awready                                       |                                                                                                                                               |                8 |             48 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/s_axi_arready                                       |                                                                                                                                               |               11 |             48 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                               |                7 |             48 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                               |               10 |             48 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_state[86]_i_1_n_0                                                                                                |                                                                                                                                               |               19 |             56 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    | mp1a_hardware_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               12 |             56 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Init/SPI_COMP/E[0]                                                                                                                  | OLED_CONT_RST_IBUF                                                                                                                            |               21 |             64 |
|  mp1a_hardware_i/processing_system7_0/inst/FCLK_CLK0     |                                                                                                                                                                    |                                                                                                                                               |               42 |            127 |
|  PL_CLK_IBUF_BUFG                                        | mp1a_hardware_i/oled_ip_0/inst/Example/i_/current_screen[3][0][6]_i_1_n_0                                                                                          |                                                                                                                                               |               96 |            448 |
+----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                    13 |
| 5      |                     6 |
| 6      |                     1 |
| 7      |                     2 |
| 8      |                     4 |
| 10     |                     1 |
| 11     |                     1 |
| 12     |                     7 |
| 13     |                     2 |
| 14     |                     2 |
| 15     |                     1 |
| 16+    |                    42 |
+--------+-----------------------+


