<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM3S Software Package: Pio Struct Reference</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">SAM3S Software Package 2.1</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&nbsp;Structure&nbsp;Index</span></a></li>
      <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<h1>Pio Struct Reference<br/>
<small>
[<a class="el" href="group___s_a_m3_s__api.html">Peripheral Software API</a>,&nbsp;<a class="el" href="group___s_a_m3_s___p_i_o.html">Parallel Input/Output</a>]</small>
</h1>  </div>
</div>
<div class="contents">
<!-- doxytag: class="Pio" -->
<p><a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> hardware registers.  
<a href="#_details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_a_m3_s_8h_source.html">S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/SAM3S.h</a>&gt;</code></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdfb941374ffeab29332f838db796492"></a><!-- doxytag: member="Pio::PIO_PER" ref="abdfb941374ffeab29332f838db796492" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#abdfb941374ffeab29332f838db796492">PIO_PER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0000) PIO Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bb1fb5debb99689f198213ac389392d"></a><!-- doxytag: member="Pio::PIO_PDR" ref="a0bb1fb5debb99689f198213ac389392d" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a0bb1fb5debb99689f198213ac389392d">PIO_PDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0004) PIO Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e0dab4cc7bc299eb91f5e54d074c099"></a><!-- doxytag: member="Pio::PIO_PSR" ref="a7e0dab4cc7bc299eb91f5e54d074c099" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a7e0dab4cc7bc299eb91f5e54d074c099">PIO_PSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0008) PIO Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad91428c0f10a562666062c083c57a825"></a><!-- doxytag: member="Pio::Reserved1" ref="ad91428c0f10a562666062c083c57a825" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac46ac5259225b08736ed34a05707eb92"></a><!-- doxytag: member="Pio::PIO_OER" ref="ac46ac5259225b08736ed34a05707eb92" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ac46ac5259225b08736ed34a05707eb92">PIO_OER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0010) Output Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1361bbbf416ae9dcc5a9d09be96b0d6d"></a><!-- doxytag: member="Pio::PIO_ODR" ref="a1361bbbf416ae9dcc5a9d09be96b0d6d" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1361bbbf416ae9dcc5a9d09be96b0d6d">PIO_ODR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0014) Output Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae24d090cba884b809c1b0836a31fb853"></a><!-- doxytag: member="Pio::PIO_OSR" ref="ae24d090cba884b809c1b0836a31fb853" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae24d090cba884b809c1b0836a31fb853">PIO_OSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0018) Output Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd4fffda5d9b1082a5e78c4bc34b3c4a"></a><!-- doxytag: member="Pio::Reserved2" ref="afd4fffda5d9b1082a5e78c4bc34b3c4a" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21769375fcf3ca47de35e45cf0f4dc5a"></a><!-- doxytag: member="Pio::PIO_IFER" ref="a21769375fcf3ca47de35e45cf0f4dc5a" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a21769375fcf3ca47de35e45cf0f4dc5a">PIO_IFER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0020) Glitch Input Filter Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e2a0b0733d41692a39bfd6e208dbb19"></a><!-- doxytag: member="Pio::PIO_IFDR" ref="a6e2a0b0733d41692a39bfd6e208dbb19" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a6e2a0b0733d41692a39bfd6e208dbb19">PIO_IFDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0024) Glitch Input Filter Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a114c487ace4660d9fec34a00fd0a4816"></a><!-- doxytag: member="Pio::PIO_IFSR" ref="a114c487ace4660d9fec34a00fd0a4816" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a114c487ace4660d9fec34a00fd0a4816">PIO_IFSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0028) Glitch Input Filter Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb9f29eb887cf492b68b02ed6f4b9033"></a><!-- doxytag: member="Pio::Reserved3" ref="aeb9f29eb887cf492b68b02ed6f4b9033" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d2a8600bb8fe5f51175618dec1860cb"></a><!-- doxytag: member="Pio::PIO_SODR" ref="a8d2a8600bb8fe5f51175618dec1860cb" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8d2a8600bb8fe5f51175618dec1860cb">PIO_SODR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0030) Set Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a7f16a5eb04461ef0f9fb0eb738a866"></a><!-- doxytag: member="Pio::PIO_CODR" ref="a1a7f16a5eb04461ef0f9fb0eb738a866" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1a7f16a5eb04461ef0f9fb0eb738a866">PIO_CODR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0034) Clear Output Data Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c61fc9ade3a4c8fbd379ae426e09a71"></a><!-- doxytag: member="Pio::PIO_ODSR" ref="a7c61fc9ade3a4c8fbd379ae426e09a71" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a7c61fc9ade3a4c8fbd379ae426e09a71">PIO_ODSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0038) Output Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b527ca065b6dd00153b9b47d54a4ce9"></a><!-- doxytag: member="Pio::PIO_PDSR" ref="a8b527ca065b6dd00153b9b47d54a4ce9" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8b527ca065b6dd00153b9b47d54a4ce9">PIO_PDSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x003C) <a class="el" href="struct_pin.html">Pin</a> Data Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc33a2cfe176fd81768035ab360cf300"></a><!-- doxytag: member="Pio::PIO_IER" ref="abc33a2cfe176fd81768035ab360cf300" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#abc33a2cfe176fd81768035ab360cf300">PIO_IER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0040) Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55b0f88d27ff655b1a3278cded2bf6da"></a><!-- doxytag: member="Pio::PIO_IDR" ref="a55b0f88d27ff655b1a3278cded2bf6da" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a55b0f88d27ff655b1a3278cded2bf6da">PIO_IDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0044) Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77f35f707b72fed69b5bbd45613e5129"></a><!-- doxytag: member="Pio::PIO_IMR" ref="a77f35f707b72fed69b5bbd45613e5129" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a77f35f707b72fed69b5bbd45613e5129">PIO_IMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0048) Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1ec860bfec48a454bef8559b5970a9b"></a><!-- doxytag: member="Pio::PIO_ISR" ref="aa1ec860bfec48a454bef8559b5970a9b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aa1ec860bfec48a454bef8559b5970a9b">PIO_ISR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x004C) Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae4b988524b74e25a95105b5fd3c2cbb2"></a><!-- doxytag: member="Pio::PIO_MDER" ref="ae4b988524b74e25a95105b5fd3c2cbb2" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae4b988524b74e25a95105b5fd3c2cbb2">PIO_MDER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0050) Multi-driver Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af9407611c6749d711299f1398befff5e"></a><!-- doxytag: member="Pio::PIO_MDDR" ref="af9407611c6749d711299f1398befff5e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af9407611c6749d711299f1398befff5e">PIO_MDDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0054) Multi-driver Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cc0a4c2dd2a0dce16a668e9b8539d5c"></a><!-- doxytag: member="Pio::PIO_MDSR" ref="a4cc0a4c2dd2a0dce16a668e9b8539d5c" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4cc0a4c2dd2a0dce16a668e9b8539d5c">PIO_MDSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0058) Multi-driver Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05c85b6b676f3c1b62888ad0d371504f"></a><!-- doxytag: member="Pio::Reserved4" ref="a05c85b6b676f3c1b62888ad0d371504f" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aab033d4ffb1be9fc2728262c800e2fd7"></a><!-- doxytag: member="Pio::PIO_PUDR" ref="aab033d4ffb1be9fc2728262c800e2fd7" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aab033d4ffb1be9fc2728262c800e2fd7">PIO_PUDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0060) Pull-up Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6"></a><!-- doxytag: member="Pio::PIO_PUER" ref="a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a3a3fdd2a74ed0fcf616ad3ad8aa2e6f6">PIO_PUER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0064) Pull-up Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22988aa371ffcd08335a50275a53f3d1"></a><!-- doxytag: member="Pio::PIO_PUSR" ref="a22988aa371ffcd08335a50275a53f3d1" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a22988aa371ffcd08335a50275a53f3d1">PIO_PUSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0068) Pad Pull-up Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a405b7204b3ecc94fb91bcd2de56745f9"></a><!-- doxytag: member="Pio::Reserved5" ref="a405b7204b3ecc94fb91bcd2de56745f9" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8b4633e23da854aa85198a24b5f97407"></a><!-- doxytag: member="Pio::PIO_ABCDSR" ref="a8b4633e23da854aa85198a24b5f97407" args="[2]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8b4633e23da854aa85198a24b5f97407">PIO_ABCDSR</a> [2]</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0070) Peripheral Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7876732f6c0407c9698804568008fea7"></a><!-- doxytag: member="Pio::Reserved6" ref="a7876732f6c0407c9698804568008fea7" args="[2]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved6</b> [2]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3438bfb79277732799598c448608e62e"></a><!-- doxytag: member="Pio::PIO_IFSCDR" ref="a3438bfb79277732799598c448608e62e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a3438bfb79277732799598c448608e62e">PIO_IFSCDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0080) Input Filter Slow Clock Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf50765ef5ad7fd3a434e8a809c5fc80"></a><!-- doxytag: member="Pio::PIO_IFSCER" ref="adf50765ef5ad7fd3a434e8a809c5fc80" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#adf50765ef5ad7fd3a434e8a809c5fc80">PIO_IFSCER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0084) Input Filter Slow Clock Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa92ff7a338fa9c2c4d92f03f9f8f3938"></a><!-- doxytag: member="Pio::PIO_IFSCSR" ref="aa92ff7a338fa9c2c4d92f03f9f8f3938" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#aa92ff7a338fa9c2c4d92f03f9f8f3938">PIO_IFSCSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0088) Input Filter Slow Clock Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a57308223f45a9d5e20ed5192ad4fa99b"></a><!-- doxytag: member="Pio::PIO_SCDR" ref="a57308223f45a9d5e20ed5192ad4fa99b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a57308223f45a9d5e20ed5192ad4fa99b">PIO_SCDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x008C) Slow Clock Divider Debouncing Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0f814fb11fd143e1fa93747f43d8709"></a><!-- doxytag: member="Pio::PIO_PPDDR" ref="ae0f814fb11fd143e1fa93747f43d8709" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae0f814fb11fd143e1fa93747f43d8709">PIO_PPDDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0090) Pad Pull-down Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79677ad84a24073920c5ea477aee7dca"></a><!-- doxytag: member="Pio::PIO_PPDER" ref="a79677ad84a24073920c5ea477aee7dca" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a79677ad84a24073920c5ea477aee7dca">PIO_PPDER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0094) Pad Pull-down Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ffd4f6953cedc1acc35f8fda20240fe"></a><!-- doxytag: member="Pio::PIO_PPDSR" ref="a6ffd4f6953cedc1acc35f8fda20240fe" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a6ffd4f6953cedc1acc35f8fda20240fe">PIO_PPDSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0098) Pad Pull-down Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a087039b7baa83c3399b65cdb0934728d"></a><!-- doxytag: member="Pio::Reserved7" ref="a087039b7baa83c3399b65cdb0934728d" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved7</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6322e55fd17a3c5db970c3dbc173b27e"></a><!-- doxytag: member="Pio::PIO_OWER" ref="a6322e55fd17a3c5db970c3dbc173b27e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a6322e55fd17a3c5db970c3dbc173b27e">PIO_OWER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A0) Output Write Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42c5ad7358e7ebf04e0673803ce0c4ad"></a><!-- doxytag: member="Pio::PIO_OWDR" ref="a42c5ad7358e7ebf04e0673803ce0c4ad" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a42c5ad7358e7ebf04e0673803ce0c4ad">PIO_OWDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A4) Output Write Disable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a073814a60116b683003439e1229c67b2"></a><!-- doxytag: member="Pio::PIO_OWSR" ref="a073814a60116b683003439e1229c67b2" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a073814a60116b683003439e1229c67b2">PIO_OWSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00A8) Output Write Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a052e15bcad17402b8eaf99fc46f43c28"></a><!-- doxytag: member="Pio::Reserved8" ref="a052e15bcad17402b8eaf99fc46f43c28" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved8</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2520da2c697c5fa2d42af60ffc1038c0"></a><!-- doxytag: member="Pio::PIO_AIMER" ref="a2520da2c697c5fa2d42af60ffc1038c0" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a2520da2c697c5fa2d42af60ffc1038c0">PIO_AIMER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B0) Additional Interrupt Modes Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a858178a0f7daddd7931852adb5baa667"></a><!-- doxytag: member="Pio::PIO_AIMDR" ref="a858178a0f7daddd7931852adb5baa667" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a858178a0f7daddd7931852adb5baa667">PIO_AIMDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B4) Additional Interrupt Modes Disables Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a708bee475908e41a7de67d414ec78747"></a><!-- doxytag: member="Pio::PIO_AIMMR" ref="a708bee475908e41a7de67d414ec78747" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a708bee475908e41a7de67d414ec78747">PIO_AIMMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00B8) Additional Interrupt Modes Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a157555cf26e5f52edb4ca830ac6a88"></a><!-- doxytag: member="Pio::Reserved9" ref="a5a157555cf26e5f52edb4ca830ac6a88" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved9</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9c25aacaa83bdb1cda9f32920a67e8e"></a><!-- doxytag: member="Pio::PIO_ESR" ref="ab9c25aacaa83bdb1cda9f32920a67e8e" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab9c25aacaa83bdb1cda9f32920a67e8e">PIO_ESR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C0) Edge Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a979a603e21fb417c67e11af6eaf4b7b1"></a><!-- doxytag: member="Pio::PIO_LSR" ref="a979a603e21fb417c67e11af6eaf4b7b1" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a979a603e21fb417c67e11af6eaf4b7b1">PIO_LSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C4) Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43c05d9a7c23ded25b64bb8ef1004762"></a><!-- doxytag: member="Pio::PIO_ELSR" ref="a43c05d9a7c23ded25b64bb8ef1004762" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a43c05d9a7c23ded25b64bb8ef1004762">PIO_ELSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00C8) Edge/Level Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aac2e5e0afcaa9e61695ff571ec3a3801"></a><!-- doxytag: member="Pio::Reserved10" ref="aac2e5e0afcaa9e61695ff571ec3a3801" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved10</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1b33e7dd2ad00c1fbe2619bb21a29959"></a><!-- doxytag: member="Pio::PIO_FELLSR" ref="a1b33e7dd2ad00c1fbe2619bb21a29959" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1b33e7dd2ad00c1fbe2619bb21a29959">PIO_FELLSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D0) Falling Edge/Low Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a4d418bd6e2cb69f60afa40cf69b80a"></a><!-- doxytag: member="Pio::PIO_REHLSR" ref="a4a4d418bd6e2cb69f60afa40cf69b80a" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a4a4d418bd6e2cb69f60afa40cf69b80a">PIO_REHLSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D4) Rising Edge/ High Level Select Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf54632d84096c76ed10ebb50b640f6b"></a><!-- doxytag: member="Pio::PIO_FRLHSR" ref="adf54632d84096c76ed10ebb50b640f6b" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#adf54632d84096c76ed10ebb50b640f6b">PIO_FRLHSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00D8) Fall/Rise - Low/High Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0410d44a9ce47046bcbb0da69234b95a"></a><!-- doxytag: member="Pio::Reserved11" ref="a0410d44a9ce47046bcbb0da69234b95a" args="[1]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved11</b> [1]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39946df28013ae15e2285d7ead5f64af"></a><!-- doxytag: member="Pio::PIO_LOCKSR" ref="a39946df28013ae15e2285d7ead5f64af" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a39946df28013ae15e2285d7ead5f64af">PIO_LOCKSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E0) Lock Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a804f3cda209fca8b1d642b4d319d3798"></a><!-- doxytag: member="Pio::PIO_WPMR" ref="a804f3cda209fca8b1d642b4d319d3798" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a804f3cda209fca8b1d642b4d319d3798">PIO_WPMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E4) Write Protect Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba30d54ba0bd0e34fbb0da9d7911996"></a><!-- doxytag: member="Pio::PIO_WPSR" ref="a1ba30d54ba0bd0e34fbb0da9d7911996" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1ba30d54ba0bd0e34fbb0da9d7911996">PIO_WPSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x00E8) Write Protect Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cfed443c17d31d4db26e9a4fcd45bf2"></a><!-- doxytag: member="Pio::Reserved12" ref="a8cfed443c17d31d4db26e9a4fcd45bf2" args="[5]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved12</b> [5]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e9e6f3ec5264a2bce5ffab69a71e043"></a><!-- doxytag: member="Pio::PIO_SCHMITT" ref="a3e9e6f3ec5264a2bce5ffab69a71e043" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a3e9e6f3ec5264a2bce5ffab69a71e043">PIO_SCHMITT</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x0100) Schmitt Trigger Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a993240be23046605a40c15a2fc2d272b"></a><!-- doxytag: member="Pio::Reserved13" ref="a993240be23046605a40c15a2fc2d272b" args="[19]" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><b>Reserved13</b> [19]</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0cba0b22951ab50ab5dcbf22c9a762eb"></a><!-- doxytag: member="Pio::PIO_PCMR" ref="a0cba0b22951ab50ab5dcbf22c9a762eb" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a0cba0b22951ab50ab5dcbf22c9a762eb">PIO_PCMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x150) Parallel Capture Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a812d7c833c184830512376561d850293"></a><!-- doxytag: member="Pio::PIO_PCIER" ref="a812d7c833c184830512376561d850293" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a812d7c833c184830512376561d850293">PIO_PCIER</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x154) Parallel Capture Interrupt Enable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4e3e6a28a2e47d3418a12d98b54b951"></a><!-- doxytag: member="Pio::PIO_PCIDR" ref="ab4e3e6a28a2e47d3418a12d98b54b951" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ab4e3e6a28a2e47d3418a12d98b54b951">PIO_PCIDR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x158) Parallel Capture Interrupt Disable Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01d6d733233807f3e2bae37b385e19c9"></a><!-- doxytag: member="Pio::PIO_PCIMR" ref="a01d6d733233807f3e2bae37b385e19c9" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a01d6d733233807f3e2bae37b385e19c9">PIO_PCIMR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x15C) Parallel Capture Interrupt Mask Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdd067079b4596322c374009b6a47337"></a><!-- doxytag: member="Pio::PIO_PCISR" ref="abdd067079b4596322c374009b6a47337" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#abdd067079b4596322c374009b6a47337">PIO_PCISR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x160) Parallel Capture Interrupt Status Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1a63da1678eeaf400cb394aff330b80"></a><!-- doxytag: member="Pio::PIO_PCRHR" ref="af1a63da1678eeaf400cb394aff330b80" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#af1a63da1678eeaf400cb394aff330b80">PIO_PCRHR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x164) Parallel Capture Reception Holding Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb80cf72e8eb5281e589ba2e293b0f1d"></a><!-- doxytag: member="Pio::PIO_RPR" ref="adb80cf72e8eb5281e589ba2e293b0f1d" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#adb80cf72e8eb5281e589ba2e293b0f1d">PIO_RPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x168) Receive Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87facbd0aa168e1eb0a980d9b91c90e3"></a><!-- doxytag: member="Pio::PIO_RCR" ref="a87facbd0aa168e1eb0a980d9b91c90e3" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a87facbd0aa168e1eb0a980d9b91c90e3">PIO_RCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x16C) Receive Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f3ee18d4eb440bd7b832ebaadd1f00a"></a><!-- doxytag: member="Pio::PIO_TPR" ref="a8f3ee18d4eb440bd7b832ebaadd1f00a" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a8f3ee18d4eb440bd7b832ebaadd1f00a">PIO_TPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x170) Transmit Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbf4fe0a923e30125c0eb3dce9a65428"></a><!-- doxytag: member="Pio::PIO_TCR" ref="acbf4fe0a923e30125c0eb3dce9a65428" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#acbf4fe0a923e30125c0eb3dce9a65428">PIO_TCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x174) Transmit Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a78a18934431ef1b7c229c5af4099819d"></a><!-- doxytag: member="Pio::PIO_RNPR" ref="a78a18934431ef1b7c229c5af4099819d" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a78a18934431ef1b7c229c5af4099819d">PIO_RNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x178) Receive Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae201ed36f51f9b0c8869b4b1003a10a2"></a><!-- doxytag: member="Pio::PIO_RNCR" ref="ae201ed36f51f9b0c8869b4b1003a10a2" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#ae201ed36f51f9b0c8869b4b1003a10a2">PIO_RNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x17C) Receive Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f67daa402bb2b88ab72f1e7ab5340ff"></a><!-- doxytag: member="Pio::PIO_TNPR" ref="a3f67daa402bb2b88ab72f1e7ab5340ff" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a3f67daa402bb2b88ab72f1e7ab5340ff">PIO_TNPR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x180) Transmit Next Pointer Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a202a0eea5f6b32acc1ca1799326e2b8a"></a><!-- doxytag: member="Pio::PIO_TNCR" ref="a202a0eea5f6b32acc1ca1799326e2b8a" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a202a0eea5f6b32acc1ca1799326e2b8a">PIO_TNCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x184) Transmit Next Counter Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9586c2161536d1592e32c5888fef1a04"></a><!-- doxytag: member="Pio::PIO_PTCR" ref="a9586c2161536d1592e32c5888fef1a04" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a9586c2161536d1592e32c5888fef1a04">PIO_PTCR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x188) <a class="el" href="struct_transfer.html">Transfer</a> Control Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e7e92b2c7793e650004b05ce34f1dd3"></a><!-- doxytag: member="Pio::PIO_PTSR" ref="a1e7e92b2c7793e650004b05ce34f1dd3" args="" -->
<a class="el" href="group___s_a_m3_s__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a>&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_pio.html#a1e7e92b2c7793e650004b05ce34f1dd3">PIO_PTSR</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(<a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> Offset: 0x18C) <a class="el" href="struct_transfer.html">Transfer</a> Status Register <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p><a class="el" href="struct_pio.html" title="Pio hardware registers.">Pio</a> hardware registers. </p>

<p>Definition at line <a class="el" href="_s_a_m3_s_8h_source.html#l01760">1760</a> of file <a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a>.</p>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>S:/projets/EK/SAM3S-EK/sam3s_project_trunk/libraries/libchip_sam3s/include/<a class="el" href="_s_a_m3_s_8h_source.html">SAM3S.h</a></li>
</ul>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
