// TODO: Implement a shared data structure that will act as the instruction cache for the CPU to read instructions from.