// Seed: 3919599623
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    output uwire id_2,
    input tri0 id_3,
    output wor id_4,
    output wor id_5,
    input wire id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wand id_13,
    input wire id_14,
    input wire id_15
);
  assign id_10 = id_12;
  assign module_1.id_1 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd87
) (
    output wand id_0,
    input  wand id_1,
    input  tri  id_2,
    input  wand _id_3,
    input  wand id_4,
    input  tri0 id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_0,
      id_1,
      id_0,
      id_0,
      id_5,
      id_0,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_4,
      id_4,
      id_5
  );
  wire [1 : id_3  -  1 'b0] id_8;
  parameter id_9 = -1;
endmodule
