// Seed: 3929642237
module module_0 (
    id_1,
    module_0,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output supply0 id_2;
  inout supply1 id_1;
  assign id_2 = -1;
  logic id_5;
  assign id_1 = -1;
  wire id_6;
  logic [1 'b0 : -1] id_7;
  ;
  logic [1 : -1] id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input logic [7:0] id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4
  );
  input wire id_1;
  wire id_5 = id_3[1];
endmodule
