

================================================================
== Vitis HLS Report for 'CreateBitMask_Pipeline_VITIS_LOOP_230_2'
================================================================
* Date:           Wed Nov  2 23:05:57 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  0.823 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_230_2  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.82>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_031, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_030, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_029, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_028, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_027, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_026, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_025, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_024, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_023, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_022, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_021, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_020, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_019, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_018, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_017, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_016, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_015, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_014, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_013, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_012, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_011, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_010, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_09, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_08, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_07, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_06, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_05, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_04, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_03, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_02, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_01, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weights_stream_0_0_0_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%i_t_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %i_t"   --->   Operation 36 'read' 'i_t_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.71ns)   --->   "%switch_ln136 = switch i5 %i_t_read, void %branch63, i5 0, void %branch32, i5 1, void %branch33, i5 2, void %branch34, i5 3, void %branch35, i5 4, void %branch36, i5 5, void %branch37, i5 6, void %branch38, i5 7, void %branch39, i5 8, void %branch40, i5 9, void %branch41, i5 10, void %branch42, i5 11, void %branch43, i5 12, void %branch44, i5 13, void %branch45, i5 14, void %branch46, i5 15, void %branch47, i5 16, void %branch48, i5 17, void %branch49, i5 18, void %branch50, i5 19, void %branch51, i5 20, void %branch52, i5 21, void %branch53, i5 22, void %branch54, i5 23, void %branch55, i5 24, void %branch56, i5 25, void %branch57, i5 26, void %branch58, i5 27, void %branch59, i5 28, void %branch60, i5 29, void %branch61, i5 30, void %branch62" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 39 'switch' 'switch_ln136' <Predicate = true> <Delay = 0.71>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp33 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_030, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 40 'nbreadreq' 'tmp33' <Predicate = (i_t_read == 30)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 41 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 41 'br' 'br_ln136' <Predicate = (i_t_read == 30)> <Delay = 0.82>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp32 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_029, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 42 'nbreadreq' 'tmp32' <Predicate = (i_t_read == 29)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 43 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 43 'br' 'br_ln136' <Predicate = (i_t_read == 29)> <Delay = 0.82>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp31 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_028, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 44 'nbreadreq' 'tmp31' <Predicate = (i_t_read == 28)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 45 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 45 'br' 'br_ln136' <Predicate = (i_t_read == 28)> <Delay = 0.82>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp30 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_027, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 46 'nbreadreq' 'tmp30' <Predicate = (i_t_read == 27)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 47 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 47 'br' 'br_ln136' <Predicate = (i_t_read == 27)> <Delay = 0.82>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp29 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_026, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 48 'nbreadreq' 'tmp29' <Predicate = (i_t_read == 26)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 49 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 49 'br' 'br_ln136' <Predicate = (i_t_read == 26)> <Delay = 0.82>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp28 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_025, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 50 'nbreadreq' 'tmp28' <Predicate = (i_t_read == 25)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 51 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 51 'br' 'br_ln136' <Predicate = (i_t_read == 25)> <Delay = 0.82>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp27 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_024, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 52 'nbreadreq' 'tmp27' <Predicate = (i_t_read == 24)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 53 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 53 'br' 'br_ln136' <Predicate = (i_t_read == 24)> <Delay = 0.82>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp26 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_023, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 54 'nbreadreq' 'tmp26' <Predicate = (i_t_read == 23)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 55 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 55 'br' 'br_ln136' <Predicate = (i_t_read == 23)> <Delay = 0.82>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp25 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_022, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 56 'nbreadreq' 'tmp25' <Predicate = (i_t_read == 22)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 57 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 57 'br' 'br_ln136' <Predicate = (i_t_read == 22)> <Delay = 0.82>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp24 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_021, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 58 'nbreadreq' 'tmp24' <Predicate = (i_t_read == 21)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 59 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 59 'br' 'br_ln136' <Predicate = (i_t_read == 21)> <Delay = 0.82>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp23 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_020, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 60 'nbreadreq' 'tmp23' <Predicate = (i_t_read == 20)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 61 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 61 'br' 'br_ln136' <Predicate = (i_t_read == 20)> <Delay = 0.82>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp22 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_019, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 62 'nbreadreq' 'tmp22' <Predicate = (i_t_read == 19)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 63 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 63 'br' 'br_ln136' <Predicate = (i_t_read == 19)> <Delay = 0.82>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp21 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_018, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 64 'nbreadreq' 'tmp21' <Predicate = (i_t_read == 18)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 65 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 65 'br' 'br_ln136' <Predicate = (i_t_read == 18)> <Delay = 0.82>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp20 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_017, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 66 'nbreadreq' 'tmp20' <Predicate = (i_t_read == 17)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 67 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 67 'br' 'br_ln136' <Predicate = (i_t_read == 17)> <Delay = 0.82>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp19 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_016, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 68 'nbreadreq' 'tmp19' <Predicate = (i_t_read == 16)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 69 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 69 'br' 'br_ln136' <Predicate = (i_t_read == 16)> <Delay = 0.82>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp18 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_015, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 70 'nbreadreq' 'tmp18' <Predicate = (i_t_read == 15)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 71 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 71 'br' 'br_ln136' <Predicate = (i_t_read == 15)> <Delay = 0.82>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp17 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_014, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 72 'nbreadreq' 'tmp17' <Predicate = (i_t_read == 14)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 73 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 73 'br' 'br_ln136' <Predicate = (i_t_read == 14)> <Delay = 0.82>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp16 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_013, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 74 'nbreadreq' 'tmp16' <Predicate = (i_t_read == 13)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 75 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 75 'br' 'br_ln136' <Predicate = (i_t_read == 13)> <Delay = 0.82>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp15 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_012, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 76 'nbreadreq' 'tmp15' <Predicate = (i_t_read == 12)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 77 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 77 'br' 'br_ln136' <Predicate = (i_t_read == 12)> <Delay = 0.82>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp14 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_011, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 78 'nbreadreq' 'tmp14' <Predicate = (i_t_read == 11)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 79 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 79 'br' 'br_ln136' <Predicate = (i_t_read == 11)> <Delay = 0.82>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp13 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_010, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 80 'nbreadreq' 'tmp13' <Predicate = (i_t_read == 10)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 81 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 81 'br' 'br_ln136' <Predicate = (i_t_read == 10)> <Delay = 0.82>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp12 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_09, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 82 'nbreadreq' 'tmp12' <Predicate = (i_t_read == 9)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 83 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 83 'br' 'br_ln136' <Predicate = (i_t_read == 9)> <Delay = 0.82>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp11 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_08, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 84 'nbreadreq' 'tmp11' <Predicate = (i_t_read == 8)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 85 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 85 'br' 'br_ln136' <Predicate = (i_t_read == 8)> <Delay = 0.82>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp10 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_07, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 86 'nbreadreq' 'tmp10' <Predicate = (i_t_read == 7)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 87 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 87 'br' 'br_ln136' <Predicate = (i_t_read == 7)> <Delay = 0.82>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp9 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_06, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 88 'nbreadreq' 'tmp9' <Predicate = (i_t_read == 6)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 89 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 89 'br' 'br_ln136' <Predicate = (i_t_read == 6)> <Delay = 0.82>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp8 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_05, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 90 'nbreadreq' 'tmp8' <Predicate = (i_t_read == 5)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 91 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 91 'br' 'br_ln136' <Predicate = (i_t_read == 5)> <Delay = 0.82>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp7 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_04, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 92 'nbreadreq' 'tmp7' <Predicate = (i_t_read == 4)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 93 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 93 'br' 'br_ln136' <Predicate = (i_t_read == 4)> <Delay = 0.82>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp6 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_03, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 94 'nbreadreq' 'tmp6' <Predicate = (i_t_read == 3)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 95 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 95 'br' 'br_ln136' <Predicate = (i_t_read == 3)> <Delay = 0.82>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp5 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_02, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 96 'nbreadreq' 'tmp5' <Predicate = (i_t_read == 2)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 97 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 97 'br' 'br_ln136' <Predicate = (i_t_read == 2)> <Delay = 0.82>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp4 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_01, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 98 'nbreadreq' 'tmp4' <Predicate = (i_t_read == 1)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 99 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 99 'br' 'br_ln136' <Predicate = (i_t_read == 1)> <Delay = 0.82>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp3 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_0, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 100 'nbreadreq' 'tmp3' <Predicate = (i_t_read == 0)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 101 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 101 'br' 'br_ln136' <Predicate = (i_t_read == 0)> <Delay = 0.82>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %weights_stream_0_0_0_031, i32 1" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 102 'nbreadreq' 'tmp' <Predicate = (i_t_read == 31)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.86> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_1 : Operation 103 [1/1] (0.82ns)   --->   "%br_ln136 = br void" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 103 'br' 'br_ln136' <Predicate = (i_t_read == 31)> <Delay = 0.82>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%phi_ln136 = phi i1 %tmp3, void %branch32, i1 %tmp4, void %branch33, i1 %tmp5, void %branch34, i1 %tmp6, void %branch35, i1 %tmp7, void %branch36, i1 %tmp8, void %branch37, i1 %tmp9, void %branch38, i1 %tmp10, void %branch39, i1 %tmp11, void %branch40, i1 %tmp12, void %branch41, i1 %tmp13, void %branch42, i1 %tmp14, void %branch43, i1 %tmp15, void %branch44, i1 %tmp16, void %branch45, i1 %tmp17, void %branch46, i1 %tmp18, void %branch47, i1 %tmp19, void %branch48, i1 %tmp20, void %branch49, i1 %tmp21, void %branch50, i1 %tmp22, void %branch51, i1 %tmp23, void %branch52, i1 %tmp24, void %branch53, i1 %tmp25, void %branch54, i1 %tmp26, void %branch55, i1 %tmp27, void %branch56, i1 %tmp28, void %branch57, i1 %tmp29, void %branch58, i1 %tmp30, void %branch59, i1 %tmp31, void %branch60, i1 %tmp32, void %branch61, i1 %tmp33, void %branch62, i1 %tmp, void %branch63" [/tools/software/xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 104 'phi' 'phi_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln231 = br i1 %phi_ln136, void, void %.exitStub" [FC_Layer.cpp:231]   --->   Operation 105 'br' 'br_ln231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln230 = specloopname void @_ssdm_op_SpecLoopName, void @empty_39" [FC_Layer.cpp:230]   --->   Operation 106 'specloopname' 'specloopname_ln230' <Predicate = (!phi_ln136)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln230 = br void" [FC_Layer.cpp:230]   --->   Operation 107 'br' 'br_ln230' <Predicate = (!phi_ln136)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 108 'ret' 'ret_ln0' <Predicate = (phi_ln136)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ i_t]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ weights_stream_0_0_0_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_01]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_02]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_03]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_04]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_05]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_06]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_07]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_08]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_09]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_010]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_011]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_012]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_013]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_014]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_015]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_016]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_017]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_018]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_019]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_020]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_021]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_022]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_023]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_024]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_025]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_026]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_027]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_028]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_029]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_030]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weights_stream_0_0_0_031]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
specinterface_ln0  (specinterface) [ 00]
i_t_read           (read         ) [ 01]
br_ln0             (br           ) [ 00]
specpipeline_ln0   (specpipeline ) [ 00]
switch_ln136       (switch       ) [ 00]
tmp33              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp32              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp31              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp30              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp29              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp28              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp27              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp26              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp25              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp24              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp23              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp22              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp21              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp20              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp19              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp18              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp17              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp16              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp15              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp14              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp13              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp12              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp11              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp10              (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp9               (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp8               (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp7               (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp6               (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp5               (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp4               (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp3               (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
tmp                (nbreadreq    ) [ 00]
br_ln136           (br           ) [ 00]
phi_ln136          (phi          ) [ 01]
br_ln231           (br           ) [ 00]
specloopname_ln230 (specloopname ) [ 00]
br_ln230           (br           ) [ 00]
ret_ln0            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_t">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_t"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weights_stream_0_0_0_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_0"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weights_stream_0_0_0_01">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_01"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="weights_stream_0_0_0_02">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_02"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights_stream_0_0_0_03">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_03"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="weights_stream_0_0_0_04">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_04"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="weights_stream_0_0_0_05">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_05"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="weights_stream_0_0_0_06">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_06"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="weights_stream_0_0_0_07">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_07"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="weights_stream_0_0_0_08">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_08"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="weights_stream_0_0_0_09">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_09"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="weights_stream_0_0_0_010">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_010"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="weights_stream_0_0_0_011">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_011"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="weights_stream_0_0_0_012">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_012"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="weights_stream_0_0_0_013">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_013"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="weights_stream_0_0_0_014">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_014"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="weights_stream_0_0_0_015">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_015"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="weights_stream_0_0_0_016">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_016"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="weights_stream_0_0_0_017">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_017"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="weights_stream_0_0_0_018">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_018"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="weights_stream_0_0_0_019">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_019"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="weights_stream_0_0_0_020">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_020"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="weights_stream_0_0_0_021">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_021"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="weights_stream_0_0_0_022">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_022"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="weights_stream_0_0_0_023">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_023"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="weights_stream_0_0_0_024">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_024"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="weights_stream_0_0_0_025">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_025"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="weights_stream_0_0_0_026">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_026"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="weights_stream_0_0_0_027">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_027"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="weights_stream_0_0_0_028">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_028"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="weights_stream_0_0_0_029">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_029"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="weights_stream_0_0_0_030">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_030"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="weights_stream_0_0_0_031">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights_stream_0_0_0_031"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_39"/></StgValue>
</bind>
</comp>

<comp id="154" class="1004" name="i_t_read_read_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="0" index="1" bw="5" slack="0"/>
<pin id="157" dir="1" index="2" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_t_read/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp33_nbreadreq_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="1" slack="0"/>
<pin id="164" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp33/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp32_nbreadreq_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp32/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp31_nbreadreq_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp31/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp30_nbreadreq_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="1" slack="0"/>
<pin id="188" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp30/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp29_nbreadreq_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp29/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp28_nbreadreq_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="0" index="2" bw="1" slack="0"/>
<pin id="204" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp28/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp27_nbreadreq_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp27/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp26_nbreadreq_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp26/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp25_nbreadreq_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="0" index="2" bw="1" slack="0"/>
<pin id="228" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp25/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp24_nbreadreq_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp24/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="tmp23_nbreadreq_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp23/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp22_nbreadreq_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp22/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp21_nbreadreq_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="1" slack="0"/>
<pin id="260" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp21/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp20_nbreadreq_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="0"/>
<pin id="267" dir="0" index="2" bw="1" slack="0"/>
<pin id="268" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp20/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp19_nbreadreq_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="32" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp19/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp18_nbreadreq_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp18/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp17_nbreadreq_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="0" index="2" bw="1" slack="0"/>
<pin id="292" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp17/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="tmp16_nbreadreq_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="1" slack="0"/>
<pin id="300" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp16/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp15_nbreadreq_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp15/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp14_nbreadreq_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp14/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp13_nbreadreq_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp13/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp12_nbreadreq_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="32" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp12/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp11_nbreadreq_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp11/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp10_nbreadreq_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp10/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp9_nbreadreq_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="32" slack="0"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp9/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp8_nbreadreq_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="1" slack="0"/>
<pin id="364" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp8/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp7_nbreadreq_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp7/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp6_nbreadreq_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="tmp5_nbreadreq_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="tmp4_nbreadreq_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="32" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp3_nbreadreq_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="32" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_nbreadreq_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="0" index="1" bw="32" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="phi_ln136_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln136 (phireg) "/>
</bind>
</comp>

<comp id="419" class="1004" name="phi_ln136_phi_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="1" slack="0"/>
<pin id="421" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="422" dir="0" index="2" bw="1" slack="0"/>
<pin id="423" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="424" dir="0" index="4" bw="1" slack="0"/>
<pin id="425" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="6" bw="1" slack="0"/>
<pin id="427" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="8" bw="1" slack="0"/>
<pin id="429" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="10" bw="1" slack="0"/>
<pin id="431" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="432" dir="0" index="12" bw="1" slack="0"/>
<pin id="433" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="434" dir="0" index="14" bw="1" slack="0"/>
<pin id="435" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="436" dir="0" index="16" bw="1" slack="0"/>
<pin id="437" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="18" bw="1" slack="0"/>
<pin id="439" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="20" bw="1" slack="0"/>
<pin id="441" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="22" bw="1" slack="0"/>
<pin id="443" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="24" bw="1" slack="0"/>
<pin id="445" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="26" bw="1" slack="0"/>
<pin id="447" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="28" bw="1" slack="0"/>
<pin id="449" dir="0" index="29" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="30" bw="1" slack="0"/>
<pin id="451" dir="0" index="31" bw="0" slack="2147483647"/>
<pin id="452" dir="0" index="32" bw="1" slack="0"/>
<pin id="453" dir="0" index="33" bw="0" slack="2147483647"/>
<pin id="454" dir="0" index="34" bw="1" slack="0"/>
<pin id="455" dir="0" index="35" bw="0" slack="2147483647"/>
<pin id="456" dir="0" index="36" bw="1" slack="0"/>
<pin id="457" dir="0" index="37" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="38" bw="1" slack="0"/>
<pin id="459" dir="0" index="39" bw="0" slack="2147483647"/>
<pin id="460" dir="0" index="40" bw="1" slack="0"/>
<pin id="461" dir="0" index="41" bw="0" slack="2147483647"/>
<pin id="462" dir="0" index="42" bw="1" slack="0"/>
<pin id="463" dir="0" index="43" bw="0" slack="2147483647"/>
<pin id="464" dir="0" index="44" bw="1" slack="0"/>
<pin id="465" dir="0" index="45" bw="0" slack="2147483647"/>
<pin id="466" dir="0" index="46" bw="1" slack="0"/>
<pin id="467" dir="0" index="47" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="48" bw="1" slack="0"/>
<pin id="469" dir="0" index="49" bw="0" slack="2147483647"/>
<pin id="470" dir="0" index="50" bw="1" slack="0"/>
<pin id="471" dir="0" index="51" bw="0" slack="2147483647"/>
<pin id="472" dir="0" index="52" bw="1" slack="0"/>
<pin id="473" dir="0" index="53" bw="0" slack="2147483647"/>
<pin id="474" dir="0" index="54" bw="1" slack="0"/>
<pin id="475" dir="0" index="55" bw="0" slack="2147483647"/>
<pin id="476" dir="0" index="56" bw="1" slack="0"/>
<pin id="477" dir="0" index="57" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="58" bw="1" slack="0"/>
<pin id="479" dir="0" index="59" bw="0" slack="2147483647"/>
<pin id="480" dir="0" index="60" bw="1" slack="0"/>
<pin id="481" dir="0" index="61" bw="0" slack="2147483647"/>
<pin id="482" dir="0" index="62" bw="1" slack="0"/>
<pin id="483" dir="0" index="63" bw="0" slack="2147483647"/>
<pin id="484" dir="1" index="64" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln136/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="158"><net_src comp="78" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="165"><net_src comp="148" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="62" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="84" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="173"><net_src comp="148" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="60" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="84" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="181"><net_src comp="148" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="58" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="84" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="189"><net_src comp="148" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="56" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="84" pin="0"/><net_sink comp="184" pin=2"/></net>

<net id="197"><net_src comp="148" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="54" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="84" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="205"><net_src comp="148" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="84" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="213"><net_src comp="148" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="50" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="84" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="148" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="84" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="229"><net_src comp="148" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="46" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="84" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="237"><net_src comp="148" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="245"><net_src comp="148" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="84" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="253"><net_src comp="148" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="84" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="261"><net_src comp="148" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="38" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="269"><net_src comp="148" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="36" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="277"><net_src comp="148" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="34" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="84" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="148" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="32" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="84" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="293"><net_src comp="148" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="30" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="295"><net_src comp="84" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="301"><net_src comp="148" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="28" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="84" pin="0"/><net_sink comp="296" pin=2"/></net>

<net id="309"><net_src comp="148" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="26" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="84" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="148" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="84" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="325"><net_src comp="148" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="22" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="333"><net_src comp="148" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="20" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="84" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="148" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="18" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="84" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="148" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="16" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="84" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="357"><net_src comp="148" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="84" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="148" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="12" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="84" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="373"><net_src comp="148" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="374"><net_src comp="10" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="375"><net_src comp="84" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="381"><net_src comp="148" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="8" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="84" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="389"><net_src comp="148" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="6" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="397"><net_src comp="148" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="4" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="84" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="405"><net_src comp="148" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="2" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="84" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="413"><net_src comp="148" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="64" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="84" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="485"><net_src comp="400" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="486"><net_src comp="392" pin="3"/><net_sink comp="419" pin=2"/></net>

<net id="487"><net_src comp="384" pin="3"/><net_sink comp="419" pin=4"/></net>

<net id="488"><net_src comp="376" pin="3"/><net_sink comp="419" pin=6"/></net>

<net id="489"><net_src comp="368" pin="3"/><net_sink comp="419" pin=8"/></net>

<net id="490"><net_src comp="360" pin="3"/><net_sink comp="419" pin=10"/></net>

<net id="491"><net_src comp="352" pin="3"/><net_sink comp="419" pin=12"/></net>

<net id="492"><net_src comp="344" pin="3"/><net_sink comp="419" pin=14"/></net>

<net id="493"><net_src comp="336" pin="3"/><net_sink comp="419" pin=16"/></net>

<net id="494"><net_src comp="328" pin="3"/><net_sink comp="419" pin=18"/></net>

<net id="495"><net_src comp="320" pin="3"/><net_sink comp="419" pin=20"/></net>

<net id="496"><net_src comp="312" pin="3"/><net_sink comp="419" pin=22"/></net>

<net id="497"><net_src comp="304" pin="3"/><net_sink comp="419" pin=24"/></net>

<net id="498"><net_src comp="296" pin="3"/><net_sink comp="419" pin=26"/></net>

<net id="499"><net_src comp="288" pin="3"/><net_sink comp="419" pin=28"/></net>

<net id="500"><net_src comp="280" pin="3"/><net_sink comp="419" pin=30"/></net>

<net id="501"><net_src comp="272" pin="3"/><net_sink comp="419" pin=32"/></net>

<net id="502"><net_src comp="264" pin="3"/><net_sink comp="419" pin=34"/></net>

<net id="503"><net_src comp="256" pin="3"/><net_sink comp="419" pin=36"/></net>

<net id="504"><net_src comp="248" pin="3"/><net_sink comp="419" pin=38"/></net>

<net id="505"><net_src comp="240" pin="3"/><net_sink comp="419" pin=40"/></net>

<net id="506"><net_src comp="232" pin="3"/><net_sink comp="419" pin=42"/></net>

<net id="507"><net_src comp="224" pin="3"/><net_sink comp="419" pin=44"/></net>

<net id="508"><net_src comp="216" pin="3"/><net_sink comp="419" pin=46"/></net>

<net id="509"><net_src comp="208" pin="3"/><net_sink comp="419" pin=48"/></net>

<net id="510"><net_src comp="200" pin="3"/><net_sink comp="419" pin=50"/></net>

<net id="511"><net_src comp="192" pin="3"/><net_sink comp="419" pin=52"/></net>

<net id="512"><net_src comp="184" pin="3"/><net_sink comp="419" pin=54"/></net>

<net id="513"><net_src comp="176" pin="3"/><net_sink comp="419" pin=56"/></net>

<net id="514"><net_src comp="168" pin="3"/><net_sink comp="419" pin=58"/></net>

<net id="515"><net_src comp="160" pin="3"/><net_sink comp="419" pin=60"/></net>

<net id="516"><net_src comp="408" pin="3"/><net_sink comp="419" pin=62"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : i_t | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_0 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_01 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_02 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_03 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_04 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_05 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_06 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_07 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_08 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_09 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_010 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_011 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_012 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_013 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_014 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_015 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_016 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_017 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_018 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_019 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_020 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_021 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_022 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_023 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_024 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_025 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_026 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_027 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_028 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_029 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_030 | {1 }
	Port: CreateBitMask_Pipeline_VITIS_LOOP_230_2 : weights_stream_0_0_0_031 | {1 }
  - Chain level:
	State 1
		phi_ln136 : 1
		br_ln231 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|
| Operation|     Functional Unit    |
|----------|------------------------|
|   read   |  i_t_read_read_fu_154  |
|----------|------------------------|
|          | tmp33_nbreadreq_fu_160 |
|          | tmp32_nbreadreq_fu_168 |
|          | tmp31_nbreadreq_fu_176 |
|          | tmp30_nbreadreq_fu_184 |
|          | tmp29_nbreadreq_fu_192 |
|          | tmp28_nbreadreq_fu_200 |
|          | tmp27_nbreadreq_fu_208 |
|          | tmp26_nbreadreq_fu_216 |
|          | tmp25_nbreadreq_fu_224 |
|          | tmp24_nbreadreq_fu_232 |
|          | tmp23_nbreadreq_fu_240 |
|          | tmp22_nbreadreq_fu_248 |
|          | tmp21_nbreadreq_fu_256 |
|          | tmp20_nbreadreq_fu_264 |
|          | tmp19_nbreadreq_fu_272 |
| nbreadreq| tmp18_nbreadreq_fu_280 |
|          | tmp17_nbreadreq_fu_288 |
|          | tmp16_nbreadreq_fu_296 |
|          | tmp15_nbreadreq_fu_304 |
|          | tmp14_nbreadreq_fu_312 |
|          | tmp13_nbreadreq_fu_320 |
|          | tmp12_nbreadreq_fu_328 |
|          | tmp11_nbreadreq_fu_336 |
|          | tmp10_nbreadreq_fu_344 |
|          |  tmp9_nbreadreq_fu_352 |
|          |  tmp8_nbreadreq_fu_360 |
|          |  tmp7_nbreadreq_fu_368 |
|          |  tmp6_nbreadreq_fu_376 |
|          |  tmp5_nbreadreq_fu_384 |
|          |  tmp4_nbreadreq_fu_392 |
|          |  tmp3_nbreadreq_fu_400 |
|          |  tmp_nbreadreq_fu_408  |
|----------|------------------------|
|   Total  |                        |
|----------|------------------------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|phi_ln136_reg_416|    1   |
+-----------------+--------+
|      Total      |    1   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |    1   |
+-----------+--------+
|   Total   |    1   |
+-----------+--------+
