{"vcs1":{"timestamp_begin":1759466802.310429995, "rt":0.80, "ut":0.28, "st":0.14}}
{"vcselab":{"timestamp_begin":1759466803.160923698, "rt":0.64, "ut":0.18, "st":0.07}}
{"link":{"timestamp_begin":1759466803.843047699, "rt":0.19, "ut":0.09, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1759466802.039347572}
{"VCS_COMP_START_TIME": 1759466802.039347572}
{"VCS_COMP_END_TIME": 1759466804.758302079}
{"VCS_USER_OPTIONS": "-R -sverilog /home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/top_tb.sv -debug_access+all -full64 +incdir+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./src/AXI+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./include+/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim +define+prog5 +prog_path=/home/user1/avsd25/avsd2541/AVSD_Homework/Homework1/N26132047/./sim/prog5 +notimingcheck"}
{"vcs1": {"peak_mem": 368528}}
{"vcselab": {"peak_mem": 229980}}
