SETPROJECT c:\opencorecpu\applications\cpu8bit\xilinx
SET BusFormat = BusFormatAngleBracket
SET XilinxFamily = Spartan2
SET FlowVendor = Foundation_iSE
SET DesignFlow = Vhdl
SET SimulationOutputProducts = Verilog VHDL
SET LockProjectProps = false
