Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Wed Mar 24 17:42:21 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 17:42:28 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_xps_tft_colorbar/src/xtft_tapp_LinkSrc.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c: In function ‘main’:
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:120: error: ‘FrameBufPrt’ undeclared (first use in this function)
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:120: error: (Each undeclared identifier is reported only once
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:120: error: for each function it appears in.)
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

At Local date and time: Wed Mar 24 17:57:03 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 17:57:15 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_xps_tft_colorbar/src/xtft_tapp_LinkSrc.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c: In function ‘main’:
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:128: error: ‘FrameBufPrt’ undeclared (first use in this function)
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:128: error: (Each undeclared identifier is reported only once
TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c:128: error: for each function it appears in.)
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

At Local date and time: Wed Mar 24 17:59:04 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_xps_tft_colorbar/src/xtft_tapp_LinkSrc.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_xps_tft_colorbar/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55231	   2616	  16544	  74391	  12297	TestApp_xps_tft_colorbar/executable.elf


Done!

At Local date and time: Wed Mar 24 18:00:10 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing A0002004 key.
Reusing 24002004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.4/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.9-70.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/11.4/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
FO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

I
N
FO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/acecf/data/xccace.bsd...

INFO:iMPACT:501 - '1': Added Device xccace su
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
ccessfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xc9500xl/data/xc95144xl.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
FO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

5: Device Temperature: Current Reading:   35.61 C, Min. Reading:   29.21 C, Max.
Reading:   35.61 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.

----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

At Local date and time: Wed Mar 24 18:01:47 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 18:01:53 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
/opt/Xilinx/11.4/EDK/gnu/powerpc-eabi/lin64/bin/../lib/gcc/powerpc-eabi/4.1.1/../../../../powerpc-eabi/lib/440/xilinx440.ld:272 cannot move location counter backwards (from fffff200 to 00000200)
collect2: ld returned 1 exit status
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

At Local date and time: Wed Mar 24 18:04:40 2010
 make -f system.make TestApp_xps_tft_colorbar_programclean started...

rm -f TestApp_xps_tft_colorbar/executable.elf 


Done!

At Local date and time: Wed Mar 24 18:04:44 2010
 make -f system.make TestApp_xps_tft_colorbar_program started...

powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar/src/xtft_tapp_colorbar.c  -o TestApp_xps_tft_colorbar/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
/opt/Xilinx/11.4/EDK/gnu/powerpc-eabi/lin64/bin/../lib/gcc/powerpc-eabi/4.1.1/../../../../powerpc-eabi/lib/440/xilinx440.ld:272 cannot move location counter backwards (from fffff200 to 00000200)
collect2: ld returned 1 exit status
make: *** [TestApp_xps_tft_colorbar/executable.elf] Error 1



Done!

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Save project successfully

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Thu Mar 25 10:26:20 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.4/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.9-70.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
control tranfer failed.
write (count, cmdBuffer, dataBuffer) failed 20000020.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2300.
File version of /opt/Xilinx/11.4/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
Downloading /opt/Xilinx/11.4/ISE/data/xusb_xp2.hex.
Downloaded firmware version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...
'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/virtex5/data/xc5vfx70t.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
FO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/acecf/data/xccace.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
NFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.4/ISE/xcfp/data/xcf32p.bsd...

I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
FO:iMPACT:501 - '1': Added Device xcf32p successfully.
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
I
N
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
FO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

5: Device Temperature: Current Reading:   31.67 C, Min. Reading:   23.80 C, Max.
Reading:   31.67 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Saved MSS File.

Saved MSS File.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

At Local date and time: Thu Mar 25 11:42:48 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1  -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 -
   PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the
   value to 6
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 116 - 2
master(s) : 16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 66 -
   floating connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.4/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:453 - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mss
   line 79 - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.
WARNING:EDK:469 -
   /opt/Xilinx/11.4/EDK/sw/XilinxProcessorIPLib/drivers/tft_v2_00_a/data/tft_v2_
   1_0.mdd line 45 - Driver tft 2.00.a does not support peripheral xps_tft
   2.01.a. List of peripherals supported by driver "tft" are : "xps_tft " !
WARNING:EDK:468 - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mss
   line 139 - Driver "tft" does not support Hardware Instance "xps_tft_0" !
INFO:EDK:1740 - List of peripherals connected to processor instance ppc440_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - FLASH
  - Hard_Ethernet_MAC
  - IIC_EEPROM
  - LEDs_8Bit
  - LEDs_Positions
  - Push_Buttons_5Bit
  - RS232_Uart_1
  - SysACE_CompactFlash
  - xps_bram_if_cntlr_1
  - xps_intc_0
  - xps_ps2_0
  - xps_tft_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc440_0.CPMC440CLK connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
ppc440_0.CPMINTERCONNECTCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMMCCLK connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMDMA0LLCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCMPLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCS0PLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
plb_v46_0.PLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1_bram.BRAM_Clk_A connected to
xps_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = 100000000
LEDs_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_Positions.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Push_Buttons_5Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DIP_Switches_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
IIC_EEPROM.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mc_mibclk connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclk90 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclkdiv2 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mi_mcclk_200 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
SysACE_CompactFlash.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
RS232_Uart_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.RdClk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.MCH_SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.GTX_CLK_0 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
Hard_Ethernet_MAC.REFCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
Hard_Ethernet_MAC.LlinkTemac0_CLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timebase_wdt_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timer_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT3 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT4 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT5 connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT6 connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
    CLK_INPORT = 
    CLK_FACTOR = 
proc_sys_reset_0.Slowest_sync_clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_intc_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.SYS_TFT_Clk connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
xps_tft_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.MPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_ps2_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Clock Frequency: 400000000
IP connected to bus: plb_v46_0
-master MPLB plb_v46_0 ppc440_0
-master MPLB plb_v46_0 xps_tft_0
-slave SPLB0 plb_v46_0 ppc440_0
-slave SPLB plb_v46_0 xps_bram_if_cntlr_1
-slave SPLB plb_v46_0 LEDs_8Bit
-slave SPLB plb_v46_0 LEDs_Positions
-slave SPLB plb_v46_0 Push_Buttons_5Bit
-slave SPLB plb_v46_0 DIP_Switches_8Bit
-slave SPLB plb_v46_0 IIC_EEPROM
-slave SPLB plb_v46_0 SysACE_CompactFlash
-slave SPLB plb_v46_0 RS232_Uart_1
-slave SPLB plb_v46_0 FLASH
-slave SPLB plb_v46_0 Hard_Ethernet_MAC
-slave SPLB plb_v46_0 xps_timebase_wdt_0
-slave SPLB plb_v46_0 xps_timer_0
-slave SPLB plb_v46_0 xps_intc_0
-slave SPLB plb_v46_0 xps_tft_0
-slave SPLB plb_v46_0 xps_ps2_0
WARNING:EDK - : Bank 0 of EMC core FLASH is used in asynchronous mode.  We
   assume this core is connected to a flash memory, although in some older
   designs this configuration may have been used to interface to a peripheral. 
   Current design recommendations suggest using an EPC core to interface to such
   peripherals.
WARNING:EDK - : no console ip was specified.  This may prevent output from
   appearing on the boot console.
Running post_generate.
Running execs_generate.


Done!

Save project successfully

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xlnx/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Wed Mar 31 17:33:20 2010
 make -f system.make init_bram started...

Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.5 - ngcbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/11.5/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.5 - Xflow L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm
system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.5 - ngdbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngdbuild -ise
../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(431)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_" TS_sys_clk_pin *
   1.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_" TS_sys_clk_pin *
   0.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin *
   2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin *
   4 HIGH 50%>
Done...
Checking Partitions ...
Processing BMM file ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.gmii_rxc0_delay"
   of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld0" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld1" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld2" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld3" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld4" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld5" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld6" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld7" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deldv" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deler" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 169
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.5 - Map L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/11.5/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
WARNING:LIT:243 - Logical network N208 has no load.
WARNING:LIT:243 - Logical network N209 has no load.
WARNING:LIT:243 - Logical network N210 has no load.
WARNING:LIT:243 - Logical network N211 has no load.
WARNING:LIT:243 - Logical network N212 has no load.
WARNING:LIT:243 - Logical network N213 has no load.
WARNING:LIT:243 - Logical network N214 has no load.
WARNING:LIT:243 - Logical network N215 has no load.
WARNING:LIT:243 - Logical network N216 has no load.
WARNING:LIT:243 - Logical network N217 has no load.
WARNING:LIT:243 - Logical network N218 has no load.
WARNING:LIT:243 - Logical network N219 has no load.
WARNING:LIT:243 - Logical network N220 has no load.
WARNING:LIT:243 - Logical network N221 has no load.
WARNING:LIT:243 - Logical network N222 has no load.
WARNING:LIT:243 - Logical network N223 has no load.
WARNING:LIT:243 - Logical network N224 has no load.
WARNING:LIT:243 - Logical network N225 has no load.
WARNING:LIT:243 - Logical network N226 has no load.
WARNING:LIT:243 - Logical network N227 has no load.
WARNING:LIT:243 - Logical network N228 has no load.
WARNING:LIT:243 - Logical network N229 has no load.
WARNING:LIT:243 - Logical network N230 has no load.
WARNING:LIT:243 - Logical network N231 has no load.
WARNING:LIT:243 - Logical network N232 has no load.
WARNING:LIT:243 - Logical network N233 has no load.
WARNING:LIT:243 - Logical network N234 has no load.
WARNING:LIT:243 - Logical network N235 has no load.
WARNING:LIT:243 - Logical network N236 has no load.
WARNING:LIT:243 - Logical network N237 has no load.
WARNING:LIT:243 - Logical network N238 has no load.
WARNING:LIT:243 - Logical network N239 has no load.
WARNING:LIT:243 - Logical network N240 has no load.
WARNING:LIT:243 - Logical network N241 has no load.
WARNING:LIT:243 - Logical network N242 has no load.
WARNING:LIT:243 - Logical network N243 has no load.
WARNING:LIT:243 - Logical network N244 has no load.
WARNING:LIT:243 - Logical network N245 has no load.
WARNING:LIT:243 - Logical network N246 has no load.
WARNING:LIT:243 - Logical network N247 has no load.
WARNING:LIT:243 - Logical network N248 has no load.
WARNING:LIT:243 - Logical network N249 has no load.
WARNING:LIT:243 - Logical network N250 has no load.
WARNING:LIT:243 - Logical network N251 has no load.
WARNING:LIT:243 - Logical network N252 has no load.
WARNING:LIT:243 - Logical network N253 has no load.
WARNING:LIT:243 - Logical network N254 has no load.
WARNING:LIT:243 - Logical network N255 has no load.
WARNING:LIT:243 - Logical network N256 has no load.
WARNING:LIT:243 - Logical network N257 has no load.
WARNING:LIT:243 - Logical network N258 has no load.
WARNING:LIT:243 - Logical network N259 has no load.
WARNING:LIT:243 - Logical network N260 has no load.
WARNING:LIT:243 - Logical network N261 has no load.
WARNING:LIT:243 - Logical network N262 has no load.
WARNING:LIT:243 - Logical network N263 has no load.
WARNING:LIT:243 - Logical network N264 has no load.
WARNING:LIT:243 - Logical network N265 has no load.
WARNING:LIT:243 - Logical network N266 has no load.
WARNING:LIT:243 - Logical network N267 has no load.
WARNING:LIT:243 - Logical network N268 has no load.
WARNING:LIT:243 - Logical network N269 has no load.
WARNING:LIT:243 - Logical network N270 has no load.
WARNING:LIT:243 - Logical network N271 has no load.
WARNING:LIT:243 - Logical network N280 has no load.
WARNING:LIT:243 - Logical network N281 has no load.
WARNING:LIT:243 - Logical network N282 has no load.
WARNING:LIT:243 - Logical network N283 has no load.
WARNING:LIT:243 - Logical network N284 has no load.
WARNING:LIT:243 - Logical network N285 has no load.
WARNING:LIT:243 - Logical network N286 has no load.
WARNING:LIT:243 - Logical network N287 has no load.
WARNING:LIT:243 - Logical network N288 has no load.
WARNING:LIT:243 - Logical network N289 has no load.
WARNING:LIT:243 - Logical network N290 has no load.
WARNING:LIT:243 - Logical network N291 has no load.
WARNING:LIT:243 - Logical network N292 has no load.
WARNING:LIT:243 - Logical network N293 has no load.
WARNING:LIT:243 - Logical network N294 h
as no load.
WARNING:LIT:243 - Logical network N295 has no load.
WARNING:LIT:243 - Logical network plb_v46_0_M_abort<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0_jtagppc_bus_C405JTGTDOEN has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no
   load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SCL_I has no load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SDA_I has no load.
WARNING:LIT:243 - Logical network fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF
   has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMWRITEBACKOK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMFLUSH has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDIVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMDECIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECSTORE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRTIMEOUTWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSRCE has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMOPERANDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE0 has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE1 has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSREE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRWRITE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRREAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440MACHINECHECK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECFPUOP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMNEXTINSTRREADY has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCCYCLE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCCPMINTERCONNECTBUSY has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLOAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECNONAUTON has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMENDIAN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMWDIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMCORESLEEPREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMTIMERRESETREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBREARBITRATE has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMFITIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTOUT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCEICINTERCONNECTIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBADDRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMRDERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMBUSY<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<5> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<6> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<7> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<8> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<9> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<10> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<11> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<12> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<13> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMWRERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network plb_v46_0/SPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network
   xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_A
   TTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/L
   O has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/idelay_ctrl_rdy has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/Ddis has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out1N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/dtrN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out2N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/rtsN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/baudoutN has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<2> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<3> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<4> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<5> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<6> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counte
   rs[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].M
   UXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].MU
   XCY_I/LO has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStat_0 has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsVld_0 has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<6> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<5> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<2> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<1> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<0> has no
   load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/valid has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<0> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIEN
   T_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/prog_full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM7/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM8/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM9/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM10/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM13/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM11/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM12/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM14/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM15/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM16/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM17/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM20/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM18/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM19/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM21/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM23/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM24/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM27/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM25/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM26/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM28/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM29/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM30/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM35/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM36/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM37/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM38/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM41/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM39/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM40/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM42/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM43/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM44/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM45/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM48/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM46/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM47/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM51/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM49/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM50/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM54/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM52/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM53/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM55/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM56/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM57/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM58/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM61/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM59/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM60/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM62/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM63/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM64/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM65/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM68/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM66/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM67/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM69/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM70/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM71/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM72/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<35> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<34> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<33> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<32> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<31> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<30> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<29> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<28> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<27> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<26> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<25> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<24> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<23> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<22> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<21> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<20> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<19> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<18> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<17> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<16> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<15> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<14> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<13> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<12> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<11> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<10> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<9> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<8> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<7> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<6> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<5> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<3> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<0> has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT0 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT1 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/JTGC405TMS1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network proc_sys_reset_0/proc_sys_reset_0/MB_Reset has
   no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network xps_tft_0/MD_error has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 3 secs 
Total CPU  time at the beginning of Placer: 1 mins 2 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1365828f) REAL time: 1 mins 10 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:1365828f) REAL time: 1 mins 10 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:682f1c92) REAL time: 1 mins 10 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3b206b9d) REAL time: 1 mins 10 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 22 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 23 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-------------------------------------------------------------------------------------------------------------------------------------------------------
----
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component
   <clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y6>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:3962e03f) REAL time: 4 mins 26 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 26 secs 
...................
..........
.....
..............
..............
................
.................
..................
...................
Phase 9.30  Global Clock Region Assignment
######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 12
#
# Clock Region Assignment: SUCCESSFUL
# Location of Clock Components
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y7" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_rx_0" LOC = "BUFGCTRL_X0Y30" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y8" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT3.CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y6" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT4.CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "AH15" ;
INST "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" LOC = "H17" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOC = "AH17" ;
INST "fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin" LOC = "K17" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
# clk_25_0000MHz driven by BUFGCTRL_X0Y7
NET "clk_25_0000MHz" TNM_NET = "TN_clk_25_0000MHz" ;
TIMEGRP "TN_clk_25_0000MHz" AREA_GROUP = "CLKAG_clk_25_0000MHz" ;
AREA_GROUP "CLKAG_clk_25_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHz90PLL0_ADJUST driven by BUFGCTRL_X0Y0
NET "clk_200_0000MHz90PLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHz90PLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHz90PLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHz90PLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHz90PLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/RxClientClk_0 driven by BUFGCTRL_X0Y30
NET "Hard_Ethernet_MAC/RxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/RxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/RxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/TxClientClk_0 driven by BUFGCTRL_X0Y31
NET "Hard_Ethernet_MAC/TxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/TxClientClk_0" ;
TIMEGRP "TN_Ha
rd_Ethernet_MAC/TxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0 driven by BUFGCTRL_X0Y1
NET "clk_200_0000MHzPLL0" TNM_NET = "TN_clk_200_0000MHzPLL0" ;
TIMEGRP "TN_clk_200_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6> driven by BUFGCTRL_X0Y8
NET "clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y2
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP driven by BUFGCTRL_X0Y9
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" TNM_NET = "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
TIMEGRP "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" AREA_GROUP = "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
AREA_GROUP "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_125_0000MHz driven by BUFGCTRL_X0Y6
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_100_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y4
NET "clk_100_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_100_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_100_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_100_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_100_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_400_0000MHzPLL0 driven by BUFGCTRL_X0Y5
NET "clk_400_0000MHzPLL0" TNM_NET = "TN_clk_400_0000MHzPLL0" ;
TIMEGRP "TN_clk_400_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_400_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################
######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:
Number of Global Clock Regions : 16
Number of Global Clock Networks: 12
Clock Region Assignment: SUCCESSFUL
Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    336 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |     38 |    336 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    384 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    103 |clk_200_0000MHzPLL0_ADJUST
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      2 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |     38 |    491 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    361 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     11 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    372 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    573 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    196 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     41 |      0 |      0 |      0 |      0 |      2 |      0 |     14 |    781 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    451 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      1 |      0 |     36 |    470 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      0 |      0 |     10 |    298 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      3 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      2 |      0 |     12 |    427 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    707 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |    717 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |clk_125_0000MHz
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     20 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |     10 |     20 |      0 |      0 |      0 |      0 |      2 |      1 |     14 |    396 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     34 |Hard_Ethernet_MAC/RxClientClk_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     12 |Hard_Ethernet_MAC/TxClientClk_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     20 |    587 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |     16 |     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     16 |     26 |      0 |      4 |      0 |      0 |      1 |      0 |     20 |    652 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      1 |      0 |      0 |      0 |      4 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    522 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |     12 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      4 |     33 |      0 |      0 |      0 |      0 |      2 |      0 |     64 |    673 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |Hard_Ethernet_MAC/TxClientClk_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |    342 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    110 |    488 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    421 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |      2 |    649 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    418 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    221 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    210 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      2 |    431 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    319 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     10 |    367 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.
# END of Global Clock Net Loads Distribution Report:
######################################################################################
Phase 9.30  Global Clock Region Assignment (Checksum:3962e03f) REAL time: 4 mins 54 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 54 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 55 secs 
Phase 12.8  Global Placement
................
............
......
..........
..........
..........
..........
.............
.............
...............
.................
..................
....................
.....
......
..............
..................
...............
...
..........
.........
..........
..........
......
..........
.......
...........
.......
..............
..............
.........
..............
....
......
........
..........
..........
...........
.............
................
.........
........
........
.......
........
.......
.............
........
...............
........
.............
.
.......
........
Phase 12.8  Global Placement (Checksum:d68719e4) REAL time: 7 mins 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d68719e4) REAL time: 7 mins 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d68719e4) REAL time: 7 mins 2 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b72a6050) REAL time: 8 mins 11 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b72a6050) REAL time: 8 mins 13 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b72a6050) REAL time: 8 mins 14 secs 
Total REAL time to Placer completion: 8 mins 15 secs 
Total CPU  time to Placer completion: 8 mins 12 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings: 1076
Slice Logic Utilization:
  Number of Slice Registers:                 7,859 out of  44,800   17%
    Number used as Flip Flops:               7,859
  Number of Slice LUTs:                      7,318 out of  44,800   16%
    Number used as logic:                    7,077 out of  44,800   15%
      Number using O6 output only:           6,426
      Number using O5 output only:             282
      Number using O5 and O6:                  369
    Number used as Memory:                     201 out of  13,120    1%
      Number used as Dual Port RAM:             72
        Number using O5 and O6:                 72
      Number used as Shift Register:           129
        Number using O6 output only:           129
    Number used as exclusive route-thru:        40
  Number of route-thrus:                       329
    Number using O6 output only:               317
    Number using O5 output only:                 8
    Number using O5 and O6:                      4
Slice Logic Distribution:
  Number of occupied Slices:                 4,575 out of  11,200   40%
  Number of LUT Flip Flop pairs used:       10,959
    Number with an unused Flip Flop:         3,100 out of  10,959   28%
    Number with an unused LUT:               3,641 out of  10,959   33%
    Number of fully used LUT-FF pairs:       4,218 out of  10,959   38%
    Number of unique control sets:           1,073
    Number of slice register sites lost
      to control set restrictions:           2,472 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       269 out of     640   42%
    Number of LOCed IOBs:                      269 out of     269  100%
    IOB Flip Flops:                            477
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      25 out of     148   16%
    Number using BlockRAM only:                 23
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              19
      Number of 18k BlockRAM used:               6
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    864 out of   5,328   16%
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PPC440s:                             1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%
Average Fanout of Non-Clock Nets:                3.43
Peak Memory Usage:  1102 MB
Total REAL time to MAP completion:  8 mins 35 secs 
Total CPU time to MAP completion:   8 mins 31 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/11.5/ISE/data/parBmgr.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns  
        DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP       
   "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_tx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_tx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_rx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_rx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Device speed data version:  "PRODUCTION 1.66 2010-02-13".
Device Utilization Summary:
   Number of BUFGs                          11 out of 32     34%
   Number of BUFGCTRLs                       1 out of 32      3%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     5 out of 22     22%
      Number of LOCed IDELAYCTRLs            2 out of 5      40%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 269 out of 640    42%
      Number of LOCed IOBs                 269 out of 269   100%
   Number of IODELAYs                       91 out of 800    11%
      Number of LOCed IODELAYs               8 out of 91      8%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       241 out of 800    30%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB18X2SDPs                    2 out of 148     1%
   Number of RAMB36_EXPs                    19 out of 148    12%
      Number of LOCed RAMB36_EXPs            2 out of 19     10%
   Number of TEMACs                          1 out of 2      50%
   Number of Slice Registers              7859 out of 44800  17%
      Number used as Flip Flops           7859
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   7318 out of 44800  16%
   Number of Slice LUT-Flip Flop pairs   10959 out of 44800  24%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
Starting initial Timing Analysis.  REAL time: 33 secs 
Finished initial Timing Analysis.  REAL time: 34 secs 
WARNING:Par:288 - The signal fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 50454 unrouted;      REAL time: 37 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 43033 unrouted;      REAL time: 43 secs 
Phase  3  : 15130 unrouted;      REAL time: 1 mins 17 secs 
Phase  4  : 15172 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 28 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 51 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 51 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 51 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 51 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 57 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 3 secs 
Total REAL time to Router completion: 2 mins 4 secs 
Total CPU time to Router completion: 2 mins 3 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   | 3043 |  0.521     |  2.060      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y0| No   |  164 |  0.289     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  102 |  0.276     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   40 |  0.329     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y3| No   |  447 |  0.331     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y7| No   |   66 |  0.398     |  1.998      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2
_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y9| No   |   55 |  0.150     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y6| No   |    2 |  0.000     |  2.011      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y1| No   |   10 |  0.312     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  4.048      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.579      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.168      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 17
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.027ns|     4.973ns|       0|           0
  L0_CLK_OUT_3_ = PERIOD TIMEGRP         "c | HOLD        |     0.025ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_3_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.003ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.068ns|     9.932ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.180ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.310ns|     7.690ns|       0|           0
  L1_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.436ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         1.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmi | SETUP       |     0.375ns|     7.125ns|       0|           0
  i_clk_phy_rx0" 7.5 ns HIGH 50%            | HOLD        |     0.412ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.425ns|     4.561ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.347ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         2 PHA |             |            |            |        |            
  SE 1.25 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VA | SETUP       |     0.986ns|     1.514ns|       0|           0
  LID 3 ns BEFORE COMP         "fpga_0_Hard | HOLD        |     0.224ns|            |       0|           0
  _Ethernet_MAC_GMII_RX_CLK_0_pin"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_delayctrl_clk_200 = PERIOD TIMEGRP "de | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  layctrl_clk_200" 5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     3.642ns|     1.358ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD        |     0.442ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  LK_OUT_2_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     2.306ns|     5.694ns|       0|           0
  OM TIMEGRP "clk_client_tx0" TO         TI | HOLD        |     0.774ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.775ns|     2.225ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.544ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     3.221ns|     4.779ns|       0|           0
  OM TIMEGRP "REFCLK" TO TIMEGRP         "P | HOLD        |     2.777ns|            |       0|           0
  LBCLK" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     5.023ns|     2.977ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.780ns|            |       0|           0
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_tx0 = PERIOD TIMEGRP " | MINHIGHPULSE|     5.100ns|     2.400ns|       0|           0
  gmii_client_clk_tx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_rx0 = PERIOD TIMEGRP " | MINPERIOD   |     5.278ns|     2.222ns|       0|           0
  gmii_client_clk_rx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP  | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  "ethernet_gtx_clk_125" 8 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     6.099ns|     1.901ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.635ns|            |       0|           0
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     6.557ns|     1.443ns|       0|           0
  OM TIMEGRP "clk_client_rx0" TO         TI | HOLD        |     0.791ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    11.311ns|     8.689ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     1.876ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    14.670ns|    10.660ns|       0|           0
  L1_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.359ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         0.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    15.010ns|     4.990ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.827ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.022ns|     4.978ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.335ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.816ns|     2.184ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.010ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.964ns|     2.036ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.178ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.088ns|     1.912ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.168ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.734ns|     3.266ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.437ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_ | MINHIGHPULSE|    37.600ns|     2.400ns|       0|           0
  tx_clk0" 40 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A         |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c |             |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin *         4 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     4.821ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     3.281ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     5.332ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.292ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_rx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_tx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "R |             |            |            |        |            
  EFCLK" 5 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP "gmi | N/A         |         N/A|         N/A|     N/A|         N/A
  i_phy_clk_tx0" 7.5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  phy_clk_rx0" TO TIMEGRP "PLBCLK" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.946ns|            0|            0|            0|       133641|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.690ns|          N/A|            0|            0|          248|            0|
| erator_0_PLL1_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.660ns|          N/A|            0|            0|         1027|            0|
| erator_0_PLL1_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.932ns|          N/A|            0|            0|       127081|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.561ns|          N/A|            0|            0|          630|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|           13|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.973ns|          N/A|            0|            0|         4642|            0|
| erator_0_PLL0_CLK_OUT_3_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      2.172ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      4.990ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.978ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      8.689ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.184ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      2.036ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.912ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 13 secs 
Total CPU time to PAR completion: 2 mins 12 secs 
Peak Memory Usage:  831 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 12
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.5 - Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns        DATAPATHONLY; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP        "REFCLK" 5 ns DATAPATHONLY; ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_tx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_rx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e 3
-xml system.twx system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.66 2010-02-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 137040 paths, 16 nets, and 45157 connections
Design statistics:
   Minimum period:  10.660ns (Maximum frequency:  93.809MHz)
   Maximum path delay from/to any node:   8.689ns
   Maximum net delay:   0.838ns
   Minimum input required time before clock:   1.514ns
Analysis completed Wed Mar 31 17:47:38 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 7
Number of info messages: 3
Total time: 39 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/11.5/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.5 - Bitgen L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Wed Mar 31 17:47:54 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X4Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X4Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X1Y11' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs  -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0->ppc440_0->plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.gui

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

At Local date and time: Mon Apr  5 10:36:02 2010
 make -f system.make download started...

*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.5 - Xflow L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm
system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.5 - ngdbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngdbuild -ise
../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(431)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_" TS_sys_clk_pin *
   1.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_" TS_sys_clk_pin *
   0.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin *
   2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin *
   4 HIGH 50%>
Done...
Checking Partitions ...
Processing BMM file ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.gmii_rxc0_delay"
   of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld0" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld1" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld2" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld3" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld4" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld5" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld6" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld7" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deldv" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deler" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unco
nnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 169
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   45 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.5 - Map L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/11.5/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
WARNING:LIT:243 - Logical network N208 has no load.
WARNING:LIT:243 - Logical network N209 has no load.
WARNING:LIT:243 - Logical network N210 has no load.
WARNING:LIT:243 - Logical network N211 has no load.
WARNING:LIT:243 - Logical network N212 has no load.
WARNING:LIT:243 - Logical network N213 has no load.
WARNING:LIT:243 - Logical network N214 has no load.
WARNING:LIT:243 - Logical network N215 has no load.
WARNING:LIT:243 - Logical network N216 has no load.
WARNING:LIT:243 - Logical network N217 has no load.
WARNING:LIT:243 - Logical network N218 has no load.
WARNING:LIT:243 - Logical network N219 has no load.
WARNING:LIT:243 - Logical network N220 has no load.
WARNING:LIT:243 - Logical network N221 has no load.
WARNING:LIT:243 - Logical network N222 has no load.
WARNING:LIT:243 - Logical network N223 has no load.
WARNING:LIT:243 - Logical network N224 has no load.
WARNING:LIT:243 - Logical network N225 has no load.
WARNING:LIT:243 - Logical network N226 has no load.
WARNING:LIT:243 - Logical network N227 has no load.
WARNING:LIT:243 - Logical network N228 has no load.
WARNING:LIT:243 - Logical network N229 has no load.
WARNING:LIT:243 - Logical network N230 has no load.
WARNING:LIT:243 - Logical network N231 has no load.
WARNING:LIT:243 - Logical network N232 has no load.
WARNING:LIT:243 - Logical network N233 has no load.
WARNING:LIT:243 - Logical network N234 has no load.
WARNING:LIT:243 - Logical network N235 has no load.
WARNING:LIT:243 - Logical network N236 has no load.
WARNING:LIT:243 - Logical network N237 has no load.
WARNING:LIT:243 - Logical network N238 has no load.
WARNING:LIT:243 - Logical network N239 has no load.
WARNING:LIT:243 - Logical network N240 has no load.
WARNING:LIT:243 - Logical network N241 has no load.
WARNING:LIT:243 - Logical network N242 has no load.
WARNING:LIT:243 - Logical network N243 has no load.
WARNING:LIT:243 - Logical network N244 has no load.
WARNING:LIT:243 - Logical network N245 has no load.
WARNING:LIT:243 - Logical network N246 has no load.
WARNING:LIT:243 - Logical network N247 has no load.
WARNING:LIT:243 - Logical network N248 has no load.
WARNING:LIT:243 - Logical network N249 has no load.
WARNING:LIT:243 - Logical network N250 has no load.
WARNING:LIT:243 - Logical network N251 has no load.
WARNING:LIT:243 - Logical network N252 has no load.
WARNING:LIT:243 - Logical network N253 has no load.
WARNING:LIT:243 - Logical network N254 has no load.
WARNING:LIT:243 - Logical network N255 has no load.
WARNING:LIT:243 - Logical network N256 has no load.
WARNING:LIT:243 - Logical network N257 has no load.
WARNING:LIT:243 - Logical network N258 has no load.
WARNING:LIT:243 - Logical network N259 has no load.
WARNING:LIT:243 - Logical network N260 has no load.
WARNING:LIT:243 - Logical network N261 has no load.
WARNING:LIT:243 - Logical network N262 has no load.
WARNING:LIT:243 - Logical network N263 has no load.
WARNING:LIT:243 - Logical network N264 has no load.
WARNING:LIT:243 - Logical network N265 has no load.
WARNING:LIT:243 - Logical network N266 has no load.
WARNING:LIT:243 - Logical network N267 has no load.
WARNING:LIT:243 - Logical network N268 has no load.
WARNING:LIT:243 - Logical network N269 has no load.
WARNING:LIT:243 - Logical network N270 has no load.
WARNING:LIT:243 - Logical network N271 has no load.
WARNING:LIT:243 - Logical network N280 has no load.
WARNING:LIT:243 - Logical network N281 has no load.
WARNING:LIT:243 - Logical network N282 has no load.
WARNING:LIT:243 - Logical network N283 has no load.
WARNING:LIT:243 - Logical network N284 has no load.
WARNING:LIT:243 - Logical network N285 has no load.
WARNING:LIT:243 - Logical network N286 has no load.
WARNING:LIT:243 - Logical network N287 has no load.
WARNING:LIT:243 - Logical network N288 has no load.
WARNING:LIT:243 - Logical network N289 has no load.
WARNING:LIT:243 - Logical network N290 has no load.
WARNING:LIT:243 - Logical network N291 has no load.
WARNING:LIT:243 - Logical network N292 has no load.
WARNING:LIT:243 - Logical network N293 has no load.
WARNING:LIT:243 - Logical network N294 h
as no load.
WARNING:LIT:243 - Logical network N295 has no load.
WARNING:LIT:243 - Logical network plb_v46_0_M_abort<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0_jtagppc_bus_C405JTGTDOEN has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no
   load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SCL_I has no load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SDA_I has no load.
WARNING:LIT:243 - Logical network fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF
   has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMWRITEBACKOK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMFLUSH has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDIVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMDECIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECSTORE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRTIMEOUTWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSRCE has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMOPERANDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE0 has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE1 has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSREE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRWRITE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRREAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440MACHINECHECK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECFPUOP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMNEXTINSTRREADY has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCCYCLE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCCPMINTERCONNECTBUSY has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLOAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECNONAUTON has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMENDIAN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMWDIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMCORESLEEPREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMTIMERRESETREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBREARBITRATE has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMFITIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTOUT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCEICINTERCONNECTIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBADDRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMRDERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMBUSY<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<5> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<6> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<7> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<8> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<9> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<10> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<11> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<12> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<13> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMWRERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network plb_v46_0/SPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network
   xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_A
   TTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/L
   O has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/idelay_ctrl_rdy has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/Ddis has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out1N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/dtrN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out2N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/rtsN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/baudoutN has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<2> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<3> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<4> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<5> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<6> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counte
   rs[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].M
   UXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].MU
   XCY_I/LO has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStat_0 has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsVld_0 has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<6> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<5> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<2> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<1> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<0> has no
   load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/valid has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<0> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIEN
   T_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_O
R_S6.ELASTIC_FIFO/prog_full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM7/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM8/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM9/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM10/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM13/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM11/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM12/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM14/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM15/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM16/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM17/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM20/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM18/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM19/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM21/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM23/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM24/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM27/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM25/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM26/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM28/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM29/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM30/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM35/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM36/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM37/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM38/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM41/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM39/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM40/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM42/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM43/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM44/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM45/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM48/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM46/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM47/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM51/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM49/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM50/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM54/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM52/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM53/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM55/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM56/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM57/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM58/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM61/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM59/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM60/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM62/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM63/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM64/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM65/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM68/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM66/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM67/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM69/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM70/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM71/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM72/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<35> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<34> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<33> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<32> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<31> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<30> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<29> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<28> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<27> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<26> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<25> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<24> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<23> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<22> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<21> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<20> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<19> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<18> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<17> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<16> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<15> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<14> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<13> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<12> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<11> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<10> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<9> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<8> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<7> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<6> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<5> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<3> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<0> has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT0 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT1 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/JTGC405TMS1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network proc_sys_reset_0/proc_sys_reset_0/MB_Reset has
   no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network xps_tft_0/MD_error has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
 
  of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 5 secs 
Total CPU  time at the beginning of Placer: 1 mins 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1365828f) REAL time: 1 mins 12 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:1365828f) REAL time: 1 mins 12 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:682f1c92) REAL time: 1 mins 12 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3b206b9d) REAL time: 1 mins 12 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 10 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 11 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4]
.u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component
   <clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y6>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:3962e03f) REAL time: 4 mins 15 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 15 secs 
..........
................
...
.....
...........
...........
............
.............
............
..............
...................
......
Phase 9.30  Global Clock Region Assignment
######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 12
#
# Clock Region Assignment: SUCCESSFUL
# Location of Clock Components
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y7" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_rx_0" LOC = "BUFGCTRL_X0Y30" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y8" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT3.CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y6" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT4.CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "AH15" ;
INST "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" LOC = "H17" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOC = "AH17" ;
INST "fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin" LOC = "K17" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
# clk_25_0000MHz driven by BUFGCTRL_X0Y7
NET "clk_25_0000MHz" TNM_NET = "TN_clk_25_0000MHz" ;
TIMEGRP "TN_clk_25_0000MHz" AREA_GROUP = "CLKAG_clk_25_0000MHz" ;
AREA_GROUP "CLKAG_clk_25_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHz90PLL0_ADJUST driven by BUFGCTRL_X0Y0
NET "clk_200_0000MHz90PLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHz90PLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHz90PLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHz90PLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHz90PLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/RxClientClk_0 driven by BUFGCTRL_X0Y30
NET "Hard_Ethernet_MAC/RxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/RxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/RxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/TxClientClk_0 driven by BUFGCTRL_X0Y31
NET "Hard_Ethernet_MAC/TxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/TxClientClk_0" ;
TIMEGRP "TN_Ha
rd_Ethernet_MAC/TxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0 driven by BUFGCTRL_X0Y1
NET "clk_200_0000MHzPLL0" TNM_NET = "TN_clk_200_0000MHzPLL0" ;
TIMEGRP "TN_clk_200_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6> driven by BUFGCTRL_X0Y8
NET "clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y2
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP driven by BUFGCTRL_X0Y9
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" TNM_NET = "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
TIMEGRP "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" AREA_GROUP = "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
AREA_GROUP "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_125_0000MHz driven by BUFGCTRL_X0Y6
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_100_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y4
NET "clk_100_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_100_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_100_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_100_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_100_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_400_0000MHzPLL0 driven by BUFGCTRL_X0Y5
NET "clk_400_0000MHzPLL0" TNM_NET = "TN_clk_400_0000MHzPLL0" ;
TIMEGRP "TN_clk_400_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_400_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################
######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:
Number of Global Clock Regions : 16
Number of Global Clock Networks: 12
Clock Region Assignment: SUCCESSFUL
Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    336 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |     38 |    336 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    384 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    103 |clk_200_0000MHzPLL0_ADJUST
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      2 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |     38 |    491 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    361 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     11 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    372 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    573 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    196 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     41 |      0 |      0 |      0 |      0 |      2 |      0 |     14 |    781 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    451 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      1 |      0 |     36 |    470 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      0 |      0 |     10 |    298 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      3 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      2 |      0 |     12 |    427 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    707 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |    717 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |clk_125_0000MHz
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     20 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |     10 |     20 |      0 |      0 |      0 |      0 |      2 |      1 |     14 |    396 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     34 |Hard_Ethernet_MAC/RxClientClk_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     12 |Hard_Ethernet_MAC/TxClientClk_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     20 |    587 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |     16 |     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     16 |     26 |      0 |      4 |      0 |      0 |      1 |      0 |     20 |    652 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      1 |      0 |      0 |      0 |      4 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    522 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |     12 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      4 |     33 |      0 |      0 |      0 |      0 |      2 |      0 |     64 |    673 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |Hard_Ethernet_MAC/TxClientClk_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |    342 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    110 |    488 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    421 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |      2 |    649 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    418 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    221 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    210 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      2 |    431 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    319 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     10 |    367 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.
# END of Global Clock Net Loads Distribution Report:
######################################################################################
Phase 9.30  Global Clock Region Assignment (Checksum:3962e03f) REAL time: 4 mins 48 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 49 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 50 secs 
Phase 12.8  Global Placement
..........
..................
....
..........
..........
..........
...........
............
..............
................
.................
...................
...................
.....
....
...............
.................
.................
...
..........
.........
...........
..........
.......
..........
.......
............
........
..............
..........
................
.......
.......
.......
..........
........
...............
.......
...............
...............
.........
..
..
......
.......
..........
.......
.............
........
.............
.......
..............
.......
.........
Phase 12.8  Global Placement (Checksum:d68719e4) REAL time: 6 mins 55 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d68719e4) REAL time: 6 mins 55 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d68719e4) REAL time: 6 mins 57 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b72a6050) REAL time: 8 mins 4 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b72a6050) REAL time: 8 mins 6 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b72a6050) REAL time: 8 mins 6 secs 
Total REAL time to Placer completion: 8 mins 8 secs 
Total CPU  time to Placer completion: 7 mins 55 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings: 1076
Slice Logic Utilization:
  Number of Slice Registers:                 7,859 out of  44,800   17%
    Number used as Flip Flops:               7,859
  Number of Slice LUTs:                      7,318 out of  44,800   16%
    Number used as logic:                    7,077 out of  44,800   15%
      Number using O6 output only:           6,426
      Number using O5 output only:             282
      Number using O5 and O6:                  369
    Number used as Memory:                     201 out of  13,120    1%
      Number used as Dual Port RAM:             72
        Number using O5 and O6:                 72
      Number used as Shift Register:           129
        Number using O6 output only:           129
    Number used as exclusive route-thru:        40
  Number of route-thrus:                       329
    Number using O6 output only:               317
    Number using O5 output only:                 8
    Number using O5 and O6:                      4
Slice Logic Distribution:
  Number of occupied Slices:                 4,575 out of  11,200   40%
  Number of LUT Flip Flop pairs used:       10,959
    Number with an unused Flip Flop:         3,100 out of  10,959   28%
    Number with an unused LUT:               3,641 out of  10,959   33%
    Number of fully used LUT-FF pairs:       4,218 out of  10,959   38%
    Number of unique control sets:           1,073
    Number of slice register sites lost
      to control set restrictions:           2,472 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       269 out of     640   42%
    Number of LOCed IOBs:                      269 out of     269  100%
    IOB Flip Flops:                            477
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      25 out of     148   16%
    Number using BlockRAM only:                 23
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              19
      Number of 18k BlockRAM used:               6
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    864 out of   5,328   16%
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PPC440s:                             1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%
Average Fanout of Non-Clock Nets:                3.43
Peak Memory Usage:  1122 MB
Total REAL time to MAP completion:  8 mins 30 secs 
Total CPU time to MAP completion:   8 mins 15 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/11.5/ISE/data/parBmgr.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns  
        DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP       
   "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_tx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_tx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_rx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_rx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Device speed data version:  "PRODUCTION 1.66 2010-02-13".
Device Utilization Summary:
   Number of BUFGs                          11 out of 32     34%
   Number of BUFGCTRLs                       1 out of 32      3%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     5 out of 22     22%
      Number of LOCed IDELAYCTRLs            2 out of 5      40%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 269 out of 640    42%
      Number of LOCed IOBs                 269 out of 269   100%
   Number of IODELAYs                       91 out of 800    11%
      Number of LOCed IODELAYs               8 out of 91      8%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       241 out of 800    30%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB18X2SDPs                    2 out of 148     1%
   Number of RAMB36_EXPs                    19 out of 148    12%
      Number of LOCed RAMB36_EXPs            2 out of 19     10%
   Number of TEMACs                          1 out of 2      50%
   Number of Slice Registers              7859 out of 44800  17%
      Number used as Flip Flops           7859
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   7318 out of 44800  16%
   Number of Slice LUT-Flip Flop pairs   10959 out of 44800  24%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
Starting initial Timing Analysis.  
REAL time: 33 secs 
Finished initial Timing Analysis.  REAL time: 33 secs 
WARNING:Par:288 - The signal fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 50454 unrouted;      REAL time: 37 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 43033 unrouted;      REAL time: 43 secs 
Phase  3  : 15130 unrouted;      REAL time: 1 mins 15 secs 
Phase  4  : 15172 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 26 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 55 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 2 secs 
Total REAL time to Router completion: 2 mins 2 secs 
Total CPU time to Router completion: 2 mins 1 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   | 3043 |  0.521     |  2.060      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y0| No   |  164 |  0.289     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  102 |  0.276     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   40 |  0.329     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y3| No   |  447 |  0.331     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y7| No   |   66 |  0.398     |  1.998      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2
_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y9| No   |   55 |  0.150     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y6| No   |    2 |  0.000     |  2.011      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y1| No   |   10 |  0.312     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  4.048      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.579      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.168      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 17
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.027ns|     4.973ns|       0|           0
  L0_CLK_OUT_3_ = PERIOD TIMEGRP         "c | HOLD        |     0.025ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_3_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.003ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |    
        |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.068ns|     9.932ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.180ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.310ns|     7.690ns|       0|           0
  L1_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.436ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         1.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmi | SETUP       |     0.375ns|     7.125ns|       0|           0
  i_clk_phy_rx0" 7.5 ns HIGH 50%            | HOLD        |     0.412ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.425ns|     4.561ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.347ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         2 PHA |             |            |            |        |            
  SE 1.25 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VA | SETUP       |     0.986ns|     1.514ns|       0|           0
  LID 3 ns BEFORE COMP         "fpga_0_Hard | HOLD        |     0.224ns|            |       0|           0
  _Ethernet_MAC_GMII_RX_CLK_0_pin"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_delayctrl_clk_200 = PERIOD TIMEGRP "de | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  layctrl_clk_200" 5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     3.642ns|     1.358ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD        |     0.442ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  LK_OUT_2_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     2.306ns|     5.694ns|       0|           0
  OM TIMEGRP "clk_client_tx0" TO         TI | HOLD        |     0.774ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.775ns|     2.225ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.544ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     3.221ns|     4.779ns|       0|           0
  OM TIMEGRP "REFCLK" TO TIMEGRP         "P | HOLD        |     2.777ns|            |       0|           0
  LBCLK" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     5.023ns|     2.977ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.780ns|            |       0|           0
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_tx0 = PERIOD TIMEGRP " | MINHIGHPULSE|     5.100ns|     2.400ns|       0|           0
  gmii_client_clk_tx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_rx0 = PERIOD TIMEGRP " | MINPERIOD   |     5.278ns|     2.222ns|       0|           0
  gmii_client_clk_rx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP  | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  "ethernet_gtx_clk_125" 8 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     6.099ns|     1.901ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.635ns|            |       0|           0
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     6.557ns|     1.443ns|       0|           0
  OM TIMEGRP "clk_client_rx0" TO         TI | HOLD        |     0.791ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    11.311ns|     8.689ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     1.876ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    14.670ns|    10.660ns|       0|           0
  L1_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.359ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         0.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    15.010ns|     4.990ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.827ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.022ns|     4.978ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.335ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.816ns|     2.184ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.010ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.964ns|     2.036ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.178ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.088ns|     1.912ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.168ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.734ns|     3.266ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.437ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_ | MINHIGHPULSE|    37.600ns|     2.400ns|       0|           0
  tx_clk0" 40 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A         |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c |             |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin *         4 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     4.821ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     3.281ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     5.332ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.292ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_rx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_tx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "R |             |            |            |        |            
  EFCLK" 5 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP "gmi | N/A         |         N/A|         N/A|     N/A|         N/A
  i_phy_clk_tx0" 7.5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  phy_clk_rx0" TO TIMEGRP "PLBCLK" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.946ns|            0|            0|            0|       133641|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.690ns|          N/A|            0|            0|          248|            0|
| erator_0_PLL1_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.660ns|          N/A|            0|            0|         1027|            0|
| erator_0_PLL1_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.932ns|          N/A|            0|            0|       127081|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.561ns|          N/A|            0|            0|          630|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|           13|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.973ns|          N/A|            0|            0|         4642|            0|
| erator_0_PLL0_CLK_OUT_3_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      2.172ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      4.990ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.978ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      8.689ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.184ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      2.036ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.912ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 12 secs 
Total CPU time to PAR completion: 2 mins 10 secs 
Peak Memory Usage:  831 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 12
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.5 - Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns        DATAPATHONLY; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP        "REFCLK" 5 ns DATAPATHONLY; ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_tx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_rx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e 3
-xml system.twx system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.66 2010-02-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 137040 paths, 16 nets, and 45157 connections
Design statistics:
   Minimum period:  10.660ns (Maximum frequency:  93.809MHz)
   Maximum path delay from/to any node:   8.689ns
   Maximum net delay:   0.838ns
   Minimum input required time before clock:   1.514ns
Analysis completed Mon Apr  5 10:49:01 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 7
Number of info messages: 3
Total time: 38 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/11.5/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.5 - Bitgen L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Mon Apr  5 10:49:21 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X4Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X4Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X1Y11' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs  -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0->ppc440_0->plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.
*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.5/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.10-90.fc12.x86_64.
 Max current requested during enumeration is 300 mA.
Type = 0x0005.
control tranfer failed.
write (count, cmdBuffer, dataBuffer) failed 20000020.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2300.
File version of /opt/Xilinx/11.5/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
Downloading /opt/Xilinx/11.5/ISE/data/xusb_xp2.hex.
Downloaded firmware version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
INFO:iMPACT:1777 - 

   Reading /opt/Xilinx/11.5/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/acecf/data/xccace.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------
NFO:iMPACT:501 - '1': Added Device xccace successfully.

'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   55.30 C, Min. Reading:   21.34 C, Max.
Reading:   55.30 C
5: VCCINT Supply: Current Reading:   0.993 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.476 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

At Local date and time: Mon Apr  5 11:07:25 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_xps_tft_colorbar_ddr/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Mon Apr  5 11:08:39 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0->ppc440_0->plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
ERROR:EDK:1519 - INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff and
   INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 and
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 - address
   space overlap!
ERROR:EDK:1519 - INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff and
   INST:ppc440_0 BASEADDR-HIGHADDR:0000000000-0x0fffffff -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 and
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 - address
   space overlap!
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Mon Apr  5 11:14:00 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_xps_tft_colorbar_ddr/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Mon Apr  5 11:15:57 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0->ppc440_0->plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 116 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 124 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 125 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 70 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 14
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b11111111111111111100000000010101
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 81 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 82 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b11111111111111111111111111111111
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 136 - elaborating IP
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 2.00 seconds
Constructing platform-level connectivity ...
Completion time: 2.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
84 - Running XST synthesis
INSTANCE:plb_v46_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
116 - Running XST synthesis
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 124 - Running XST
synthesis
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 136 - Running XST
synthesis
INSTANCE:leds_8bit - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
142 - Running XST synthesis
INSTANCE:leds_positions - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 155 - Running XST synthesis
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 168 - Running XST
synthesis
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 182 - Running XST
synthesis
INSTANCE:iic_eeprom - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 196 - Running XST synthesis
INSTANCE:ddr2_sdram - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 209 - Running XST synthesis
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 265 - Running XST
synthesis
INSTANCE:rs232_uart_1 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 282 - Running XST synthesis
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 294
- Running XST synthesis
INSTANCE:hard_ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 321 - Running XST
synthesis
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 353 - Running XST
synthesis
INSTANCE:xps_timer_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 365 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 376 - Running XST
synthesis
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 421 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 427 - Running XST
synthesis
INSTANCE:xps_intc_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 438 - Running XST synthesis
INSTANCE:xps_tft_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
448 - Running XST synthesis
INSTANCE:xps_ps2_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
471 - Running XST synthesis
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/ppc440_0_wrapper/ppc
440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 209 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/ddr2_sdram_wrapper/d
dr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:hard_ethernet_mac_wrapper INSTANCE:hard_ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 321 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc hard_ethernet_mac_wrapper.ucf -sd ..
hard_ethernet_mac_wrapper.ngc ../hard_ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_1.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_1_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_2.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_2_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_4.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_4_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_3.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_3_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_blk_mem_gen_v2_7.edn" "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_blk_mem_gen_v2_7_blk_mem_gen_v2_7_xst_1.ngc"...
Applying constraints in "hard_ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../hard_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  17 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../hard_ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 376 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/clock_generator_0_wr
apper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  2 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 438 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xps_intc_0_wrapper/x
ps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  13 sec
Total CPU time to NGCBUILD completion:   2 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 448 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xps_tft_0_wrapper/xp
s_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 1267.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.5 - ngcbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/11.5/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.5 - Xflow L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/11.5/ISE/xilinx/data/fpga.flw into working
directory /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm
system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.5 - ngdbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngdbuild -ise
../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(431)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_" TS_sys_clk_pin *
   1.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_" TS_sys_clk_pin *
   0.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin *
   2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin *
   4 HIGH 50%>
Done...
Checking Partitions ...
Processing BMM file ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.gmii_rxc0_delay"
   of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld0" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld1" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld2" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld3" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld4" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld5" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld6" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld7" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deldv" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deler" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 169
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   45 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.5 - Map L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/11.5/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
WARNING:LIT:243 - Logical network N208 has no load.
WARNING:LIT:243 - Logical network N209 has no load.
WARNING:LIT:243 - Logical network N210 has no load.
WARNING:LIT:243 - Logical network N211 has no load.
WARNING:LIT:243 - Logical network N212 has no load.
WARNING:LIT:243 - Logical network N213 has no load.
WARNING:LIT:243 - Logical network N214 has no load.
WARNING:LIT:243 - Logical network N215 has no load.
WARNING:LIT:243 - Logical network N216 has no load.
WARNING:LIT:243 - Logical network N217 has no load.
WARNING:LIT:243 - Logical network N218 has no load.
WARNING:LIT:243 - Logical network N219 has no load.
WARNING:LIT:243 - Logical network N220 has no load.
WARNING:LIT:243 - Logical network N221 has no load.
WARNING:LIT:243 - Logical network N222 has no load.
WARNING:LIT:243 - Logical network N223 has no load.
WARNING:LIT:243 - Logical network N224 has no load.
WARNING:LIT:243 - Logical network N225 has no load.
WARNING:LIT:243 - Logical network N226 has no load.
WARNING:LIT:243 - Logical network N227 has no load.
WARNING:LIT:243 - Logical network N228 has no load.
WARNING:LIT:243 - Logical network N229 has no load.
WARNING:LIT:243 - Logical network N230 has no load.
WARNING:LIT:243 - Logical network N231 has no load.
WARNING:LIT:243 - Logical network N232 has no load.
WARNING:LIT:243 - Logical network N233 has no load.
WARNING:LIT:243 - Logical network N234 has no load.
WARNING:LIT:243 - Logical network N235 has no load.
WARNING:LIT:243 - Logical network N236 has no load.
WARNING:LIT:243 - Logical network N237 has no load.
WARNING:LIT:243 - Logical network N238 has no load.
WARNING:LIT:243 - Logical network N239 has no load.
WARNING:LIT:243 - Logical network N240 has no load.
WARNING:LIT:243 - Logical network N241 has no load.
WARNING:LIT:243 - Logical network N242 has no load.
WARNING:LIT:243 - Logical network N243 has no load.
WARNING:LIT:243 - Logical network N244 has no load.
WARNING:LIT:243 - Logical network N245 has no load.
WARNING:LIT:243 - Logical network N246 has no load.
WARNING:LIT:243 - Logical network N247 has no load.
WARNING:LIT:243 - Logical network N248 has no load.
WARNING:LIT:243 - Logical network N249 has no load.
WARNING:LIT:243 - Logical network N250 has no load.
WARNING:LIT:243 - Logical network N251 has no load.
WARNING:LIT:243 - Logical network N252 has no load.
WARNING:LIT:243 - Logical network N253 has no load.
WARNING:LIT:243 - Logical network N254 has no load.
WARNING:LIT:243 - Logical network N255 has no load.
WARNING:LIT:243 - Logical network N256 has no load.
WARNING:LIT:243 - Logical network N257 has no load.
WARNING:LIT:243 - Logical network N258 has no load.
WARNING:LIT:243 - Logical network N259 has no load.
WARNING:LIT:243 - Logical network N260 has no load.
WARNING:LIT:243 - Logical network N261 has no load.
WARNING:LIT:243 - Logical network N262 has no load.
WARNING:LIT:243 - Logical network N263 has no load.
WARNING:LIT:243 - Logical network N264 has no load.
WARNING:LIT:243 - Logical network N265 has no load.
WARNING:LIT:243 - Logical network N266 has no load.
WARNING:LIT:243 - Logical network N267 has no load.
WARNING:LIT:243 - Logical network N268 has no load.
WARNING:LIT:243 - Logical network N269 has no load.
WARNING:LIT:243 - Logical network N270 has no load.
WARNING:LIT:243 - Logical network N271 has no load.
WARNING:LIT:243 - Logical network N280 has no load.
WARNING:LIT:243 - Logical network N281 has no load.
WARNING:LIT:243 - Logical network N282 has no load.
WARNING:LIT:243 - Logical network N283 has no load.
WARNING:LIT:243 - Logical network N284 has no load.
WARNING:LIT:243 - Logical network N285 has no load.
WARNING:LIT:243 - Logical network N286 has no load.
WARNING:LIT:243 - Logical network N287 has no load.
WARNING:LIT:243 - Logical network N288 has no load.
WARNING:LIT:243 - Logical network N289 has no load.
WARNING:LIT:243 - Logical network N290 has no load.
WARNING:LIT:243 - Logical network N291 has no load.
WARNING:LIT:243 - Logical network N292 has no load.
WARNING:LIT:243 - Logical network N293 has no load.
WARNING:LIT:243 - Logical network N294 has no load.
WARNING:LIT:243 - Logical network N295 has no load.
WARNING:LIT:243 - Logical network plb_v46_0_M_abort<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0_jtagppc_bus_C405JTGTDOEN has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no
   load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SCL_I has no load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SDA_I has no load.
WARNING:LIT:243 - Logical network fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF
   has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical 
network ppc440_0/DMA1TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMWRITEBACKOK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMFLUSH has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDIVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMDECIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECSTORE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRTIMEOUTWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSRCE has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMOPERANDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE0 has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE1 has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSREE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRWRITE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRREAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440MACHINECHECK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECFPUOP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMNEXTINSTRREADY has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCCYCLE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCCPMINTERCONNECTBUSY has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLOAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECNONAUTON has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMENDIAN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMWDIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMCORESLEEPREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMTIMERRESETREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBREARBITRATE has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMFITIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTOUT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCEICINTERCONNECTIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBADDRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMRDERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMBUSY<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<5> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<6> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<7> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<8> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<9> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<10> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<11> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<12> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<13> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMWRERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network plb_v46_0/SPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network
   xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_A
   TTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/L
   O has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/idelay_ctrl_rdy has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/Ddis has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out1N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/dtrN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out2N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/rtsN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/baudoutN has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<2> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<3> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<4> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<5> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<6> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counte
   rs[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].M
   UXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].MU
   XCY_I/LO has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStat_0 has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsVld_0 has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<6> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<5> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<2> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<1> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<0> has no
   load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/valid has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<0> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIEN
   T_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/prog_full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM7/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM8/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM9/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM10/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM13/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM11/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM12/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM14/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM15/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM16/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM17/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM20/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM18/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM19/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM21/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM23/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM24/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM27/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM25/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM26/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM28/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM29/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM30/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM35/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM36/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM37/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM38/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM41/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM39/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM40/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM42/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIF
O/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM43/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM44/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM45/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM48/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM46/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM47/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM51/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM49/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM50/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM54/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM52/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM53/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM55/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM56/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM57/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM58/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM61/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM59/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM60/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM62/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM63/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM64/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM65/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM68/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM66/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM67/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM69/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM70/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM71/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM72/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<35> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<34> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<33> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<32> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<31> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<30> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<29> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<28> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<27> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<26> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<25> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<24> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<23> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<22> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<21> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<20> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<19> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<18> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<17> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<16> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<15> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<14> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<13> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<12> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<11> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<10> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<9> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<8> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<7> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<6> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<5> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<3> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<0> has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT0 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT1 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/JTGC405TMS1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network proc_sys_reset_0/proc_sys_reset_0/MB_Reset has
   no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network xps_tft_0/MD_error has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_
bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 4 secs 
Total CPU  time at the beginning of Placer: 1 mins 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1365828f) REAL time: 1 mins 11 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:1365828f) REAL time: 1 mins 11 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:682f1c92) REAL time: 1 mins 11 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3b206b9d) REAL time: 1 mins 11 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 10 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 11 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component
   <clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y6>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:3962e03f) REAL time: 4 mins 14 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 14 secs 
.........
....................
.............
..............
................
..................
..................
....................
....
Phase 9.30  Global Clock Region Assignment
######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 12
#
# Clock Region Assignment: SUCCESSFUL
# Location of Clock Components
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y7" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_rx_0" LOC = "BUFGCTRL_X0Y30" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y8" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT3.CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y6" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT4.CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "AH15" ;
INST "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" LOC = "H17" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOC = "AH17" ;
INST "fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin" LOC = "K17" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
# clk_25_0000MHz driven by BUFGCTRL_X0Y7
NET "clk_25_0000MHz" TNM_NET = "TN_clk_25_0000MHz" ;
TIMEGRP "TN_clk_25_0000MHz" AREA_GROUP = "CLKAG_clk_25_0000MHz" ;
AREA_GROUP "CLKAG_clk_25_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHz90PLL0_ADJUST driven by BUFGCTRL_X0Y0
NET "clk_200_0000MHz90PLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHz90PLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHz90PLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHz90PLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHz90PLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/RxClientClk_0 driven by BUFGCTRL_X0Y30
NET "Hard_Ethernet_MAC/RxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/RxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/RxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/TxClientClk_0 driven by BUFGCTRL_X0Y31
NET "Hard_Ethernet_MAC/TxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/TxClientClk_0" ;
TIMEGRP "TN_Ha
rd_Ethernet_MAC/TxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0 driven by BUFGCTRL_X0Y1
NET "clk_200_0000MHzPLL0" TNM_NET = "TN_clk_200_0000MHzPLL0" ;
TIMEGRP "TN_clk_200_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6> driven by BUFGCTRL_X0Y8
NET "clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y2
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP driven by BUFGCTRL_X0Y9
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" TNM_NET = "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
TIMEGRP "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" AREA_GROUP = "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
AREA_GROUP "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_125_0000MHz driven by BUFGCTRL_X0Y6
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_100_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y4
NET "clk_100_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_100_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_100_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_100_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_100_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_400_0000MHzPLL0 driven by BUFGCTRL_X0Y5
NET "clk_400_0000MHzPLL0" TNM_NET = "TN_clk_400_0000MHzPLL0" ;
TIMEGRP "TN_clk_400_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_400_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################
######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:
Number of Global Clock Regions : 16
Number of Global Clock Networks: 12
Clock Region Assignment: SUCCESSFUL
Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    336 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |     38 |    336 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    384 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    103 |clk_200_0000MHzPLL0_ADJUST
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      2 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |     38 |    491 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    361 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     11 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    372 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    573 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    196 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     41 |      0 |      0 |      0 |      0 |      2 |      0 |     14 |    781 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    451 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      1 |      0 |     36 |    470 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      0 |      0 |     10 |    298 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      3 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      2 |      0 |     12 |    427 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    707 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |    717 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |clk_125_0000MHz
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     20 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |     10 |     20 |      0 |      0 |      0 |      0 |      2 |      1 |     14 |    396 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     34 |Hard_Ethernet_MAC/RxClientClk_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     12 |Hard_Ethernet_MAC/TxClientClk_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     20 |    587 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |     16 |     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     16 |     26 |      0 |      4 |      0 |      0 |      1 |      0 |     20 |    652 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      1 |      0 |      0 |      0 |      4 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    522 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |     12 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      4 |     33 |      0 |      0 |      0 |      0 |      2 |      0 |     64 |    673 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |Hard_Ethernet_MAC/TxClientClk_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |    342 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    110 |    488 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    421 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |      2 |    649 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    418 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    221 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    210 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      2 |    431 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    319 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     10 |    367 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.
# END of Global Clock Net Loads Distribution Report:
######################################################################################
Phase 9.30  Global Clock Region Assignment (Checksum:3962e03f) REAL time: 4 mins 40 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 41 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 41 secs 
Phase 12.8  Global Placement
..........
..................
....
..........
..........
..........
...........
............
.............
................
..................
...................
.....................
...
......
...............
...................
.............
.....
..........
..........
..........
..........
.......
..........
........
.............
........
...............
.........
.................
..
..
......
......
.............
.......
..............
.........
...............
............
...........
...
......
......
..............
.......
.............
.......
...............
..........
......
.
.......
........
Phase 12.8  Global Placement (Checksum:d68719e4) REAL time: 6 mins 46 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d68719e4) REAL time: 6 mins 46 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d68719e4) REAL time: 6 mins 48 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b72a6050) REAL time: 7 mins 57 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b72a6050) REAL time: 7 mins 59 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b72a6050) REAL time: 8 mins 
Total REAL time to Placer completion: 8 mins 1 secs 
Total CPU  time to Placer completion: 7 mins 51 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings: 1076
Slice Logic Utilization:
  Number of Slice Registers:                 7,859 out of  44,800   17%
    Number used as Flip Flops:               7,859
  Number of Slice LUTs:                      7,318 out of  44,800   16%
    Number used as logic:                    7,077 out of  44,800   15%
      Number using O6 output only:           6,426
      Number using O5 output only:             282
      Number using O5 and O6:                  369
    Number used as Memory:                     201 out of  13,120    1%
      Number used as Dual Port RAM:             72
        Number using O5 and O6:                 72
      Number used as Shift Register:           129
        Number using O6 output only:           129
    Number used as exclusive route-thru:        40
  Number of route-thrus:                       329
    Number using O6 output only:               317
    Number using O5 output only:                 8
    Number using O5 and O6:                      4
Slice Logic Distribution:
  Number of occupied Slices:                 4,575 out of  11,200   40%
  Number of LUT Flip Flop pairs used:       10,959
    Number with an unused Flip Flop:         3,100 out of  10,959   28%
    Number with an unused LUT:               3,641 out of  10,959   33%
    Number of fully used LUT-FF pairs:       4,218 out of  10,959   38%
    Number of unique control sets:           1,073
    Number of slice register sites lost
      to control set restrictions:           2,472 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       269 out of     640   42%
    Number of LOCed IOBs:                      269 out of     269  100%
    IOB Flip Flops:                            477
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      25 out of     148   16%
    Number using BlockRAM only:                 23
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              19
      Number of 18k BlockRAM used:               6
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    864 out of   5,328   16%
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PPC440s:                             1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%
Average Fanout of Non-Clock Nets:                3.43
Peak Memory Usage:  1121 MB
Total REAL time to MAP completion:  8 mins 20 secs 
Total CPU time to MAP completion:   8 mins 10 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/11.5/ISE/data/parBmgr.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns  
        DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP       
   "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_tx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_tx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_rx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_rx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Device speed data version:  "PRODUCTION 1.66 2010-02-13".
Device Utilization Summary:
   Number of BUFGs                          11 out of 32     34%
   Number of BUFGCTRLs                       1 out of 32      3%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     5 out of 22     22%
      Number of LOCed IDELAYCTRLs            2 out of 5      40%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 269 out of 640    42%
      Number of LOCed IOBs                 269 out of 269   100%
   Number of IODELAYs                       91 out of 800    11%
      Number of LOCed IODELAYs               8 out of 91      8%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       241 out of 800    30%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB18X2SDPs                    2 out of 148     1%
   Number of RAMB36_EXPs                    19 out of 148    12%
      Number of LOCed RAMB36_EXPs            2 out of 19     10%
   Number of TEMACs                          1 out of 2      50%
   Number of Slice Registers              7859 out of 44800  17%
      Number used as Flip Flops           7859
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   7318 out of 44800  16%
   Number of Slice LUT-Flip Flop pairs   10959 out of 44800  24%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 
WARNING:Par:288 - The signal fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 50454 unrouted;      REAL time: 36 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 43033 unrouted;      REAL time: 42 secs 
Phase  3  : 15130 unrouted;      REAL time: 1 mins 17 secs 
Phase  4  : 15172 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 28 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 52 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 52 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 52 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 52 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 58 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 5 secs 
Total REAL time to Router completion: 2 mins 5 secs 
Total CPU time to Router completion: 2 mins 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   | 3043 |  0.521     |  2.060      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y0| No   |  164 |  0.289     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  102 |  0.276     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   40 |  0.329     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y3| No   |  447 |  0.331     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y7| No   |   66 |  0.398     |  1.998      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y9| No   |   55 |  0.150     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y6| No   |    2 |  0.000     |  2.011      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y1| No   |   10 |  0.312     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  4.048      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.579      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.168      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 17
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.027ns|     4.973ns|       0|           0
  L0_CLK_OUT_3_ = PERIOD TIMEGRP         "c | HOLD        |     0.025ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_3_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.003ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.068ns|     9.932ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.180ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.310ns|     7.690ns|       0|           0
  L1_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.436ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         1.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmi | SETUP       |     0.375ns|     7.125ns|       0|           0
  i_clk_phy_rx0" 7.5 ns HIGH 50%            | HOLD        |     0.412ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.425ns|     4.561ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.347ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         2 PHA |             |            |            |        |            
  SE 1.25 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VA | SETUP       |     0.986ns|     1.514ns|       0|           0
  LID 3 ns BEFORE COMP         "fpga_0_Hard | HOLD        |     0.224ns|            |       0|           0
  _Ethernet_MAC_GMII_RX_CLK_0_pin"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_delayctrl_clk_200 = PERIOD TIMEGRP "de | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  layctrl_clk_200" 5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     3.642ns|     1.358ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD        |     0.442ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  LK_OUT_2_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     2.306ns|     5.694ns|       0|           0
  OM TIMEGRP "clk_client_tx0" TO         TI | HOLD        |     0.774ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.775ns|     2.225ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.544ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     3.221ns|     4.779ns|       0|           0
  OM TIMEGRP "REFCLK" TO TIMEGRP         "P | HOLD        |     2.777ns|            |       0|           0
  LBCLK" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     5.023ns|     2.977ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.780ns|            |       0|           0
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_tx0 = PERIOD TIMEGRP " | MINHIGHPULSE|     5.100ns|     2.400ns|       0|           0
  gmii_client_clk_tx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_rx0 = PERIOD TIMEGRP " | MINPERIOD   |     5.278ns|     2.222ns|       0|           0
  gmii_client_clk_rx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP  | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  "ethernet_gtx_clk_125" 8 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     6.099ns|     1.901ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.635ns|            |       0|           0
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     6.557ns|     1.443ns|       0|           0
  OM TIMEGRP "clk_client_rx0" TO         TI | HOLD        |     0.791ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    11.311ns|     8.689ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     1.876ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    14.670ns|    10.660ns|       0|           0
  L1_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.359ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         0.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    15.010ns|     4.990ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.827ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.022ns|     4.978ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.335ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.816ns|     2.184ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.010ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.964ns|     2.036ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.178ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.088ns|     1.912ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.168ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.734ns|     3.266ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.437ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_ | MINHIGHPULSE|    37.600ns|     2.400ns|       0|           0
  tx_clk0" 40 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A         |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c |             |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin *         4 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     4.821ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     3.281ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     5.332ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.292ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_rx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_tx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "R |             |            |            |        |            
  EFCLK" 5 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP "gmi | N/A         |         N/A|         N/A|     N/A|         N/A
  i_phy_clk_tx0" 7.5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  phy_clk_rx0" TO TIMEGRP "PLBCLK" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.946ns|            0|            0|            0|       133641|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.690ns|          N/A|            0|            0|          248|            0|
| erator_0_PLL1_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.660ns|          N/A|            0|            0|         1027|            0|
| erator_0_PLL1_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.932ns|          N/A|            0|            0|       127081|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.561ns|          N/A|            0|            0|          630|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|           13|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.973ns|          N/A|            0|            0|         4642|            0|
| erator_0_PLL0_CLK_OUT_3_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      2.172ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      4.990ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.978ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      8.689ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.184ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      2.036ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.912ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 14 secs 
Total CPU time to PAR completion: 2 mins 10 secs 
Peak Memory Usage:  831 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 12
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.5 - Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns        DATAPATHONLY; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP        "REFCLK" 5 ns DATAPATHONLY; ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_tx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_rx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e 3
-xml system.twx system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.66 2010-02-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 137040 paths, 16 nets, and 45157 connections
Design statistics:
   Minimum period:  10.660ns (Maximum frequency:  93.809MHz)
   Maximum path delay from/to any node:   8.689ns
   Maximum net delay:   0.838ns
   Minimum input required time before clock:   1.514ns
Analysis completed Mon Apr  5 11:52:46 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 7
Number of info messages: 3
Total time: 37 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/11.5/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.5 - Bitgen L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Mon Apr  5 11:53:03 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X4Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X4Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X1Y11' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Mon Apr  5 11:56:51 2010
 make -f system.make program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1  -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 116 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:453 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line 79
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.
WARNING:EDK:469 -
   /opt/Xilinx/11.5/EDK/sw/XilinxProcessorIPLib/drivers/tft_v2_00_a/data/tft_v2_
   1_0.mdd line 45 - Driver tft 2.00.a does not support peripheral xps_tft
   2.01.a. List of peripherals supported by driver "tft" are : "xps_tft " !
WARNING:EDK:468 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line
   139 - Driver "tft" does not support Hardware Instance "xps_tft_0" !
INFO:EDK:1740 - List of peripherals connected to processor instance ppc440_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - FLASH
  - Hard_Ethernet_MAC
  - IIC_EEPROM
  - LEDs_8Bit
  - LEDs_Positions
  - Push_Buttons_5Bit
  - RS232_Uart_1
  - SysACE_CompactFlash
  - xps_bram_if_cntlr_1
  - xps_intc_0
  - xps_ps2_0
  - xps_tft_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc440_0.CPMC440CLK connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
ppc440_0.CPMINTERCONNECTCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMMCCLK connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMDMA0LLCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCMPLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCS0PLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
plb_v46_0.PLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1_bram.BRAM_Clk_A connected to
xps_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = 100000000
LEDs_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_Positions.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Push_Buttons_5Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DIP_Switches_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
IIC_EEPROM.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mc_mibclk connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclk90 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclkdiv2 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mi_mcclk_200 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
SysACE_CompactFlash.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
RS232_Uart_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.RdClk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.MCH_SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.GTX_CLK_0 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
Hard_Ethernet_MAC.REFCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
Hard_Ethernet_MAC.LlinkTemac0_CLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timebase_wdt_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timer_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT3 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT4 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT5 connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT6 connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
    CLK_INPORT = 
    CLK_FACTOR = 
proc_sys_reset_0.Slowest_sync_clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_intc_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.SYS_TFT_Clk connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
xps_tft_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.MPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_ps2_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Clock Frequency: 400000000
IP connected to bus: plb_v46_0
-master MPLB plb_v46_0 ppc440_0
-master MPLB plb_v46_0 xps_tft_0
-slave SPLB0 plb_v46_0 ppc440_0
-slave SPLB plb_v46_0 xps_bram_if_cntlr_1
-slave SPLB plb_v46_0 LEDs_8Bit
-slave SPLB plb_v46_0 LEDs_Positions
-slave SPLB plb_v46_0 Push_Buttons_5Bit
-slave SPLB plb_v46_0 DIP_Switches_8Bit
-slave SPLB plb_v46_0 IIC_EEPROM
-slave SPLB plb_v46_0 SysACE_CompactFlash
-slave SPLB plb_v46_0 RS232_Uart_1
-slave SPLB plb_v46_0 FLASH
-slave SPLB plb_v46_0 Hard_Ethernet_MAC
-slave SPLB plb_v46_0 xps_timebase_wdt_0
-slave SPLB plb_v46_0 xps_timer_0
-slave SPLB plb_v46_0 xps_intc_0
-slave SPLB plb_v46_0 xps_tft_0
-slave SPLB plb_v46_0 xps_ps2_0
WARNING:EDK - : Bank 0 of EMC core FLASH is used in asynchronous mode.  We
   assume this core is connected to a flash memory, although in some older
   designs this configuration may have been used to interface to a peripheral. 
   Current design recommendations suggest using an EPC core to interface to such
   peripherals.
WARNING:EDK - : no console ip was specified.  This may prevent output from
   appearing on the boot console.
Running post_generate.
Running execs_generate.
powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
make: powerpc-eabi-gcc: Command not found

make: *** [TestApp_Memory_ppc440_0/executable.elf] Error 127



Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.gui

Xilinx Platform Studio (XPS)
Xilinx EDK 11.5 Build EDK_LS5.70

Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Generating Block Diagram to Buffer 

Generated Block Diagram SVG

Saved MSS File.

Saved MSS File.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

At Local date and time: Mon Apr  5 13:17:22 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_xps_tft_colorbar_ddr/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Mon Apr  5 13:17:29 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0->ppc440_0->plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 116 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 124 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 125 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 70 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 14
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b11111111111111111100000000010101
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 81 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 82 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b11111111111111111111111111111111
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 136 - elaborating IP
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
84 - Running XST synthesis
INSTANCE:plb_v46_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
116 - Running XST synthesis
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 124 - Running XST
synthesis
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 136 - Running XST
synthesis
INSTANCE:leds_8bit - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
142 - Running XST synthesis
INSTANCE:leds_positions - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 155 - Running XST synthesis
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 168 - Running XST
synthesis
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 182 - Running XST
synthesis
INSTANCE:iic_eeprom - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 196 - Running XST synthesis
INSTANCE:ddr2_sdram - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 209 - Running XST synthesis
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 265 - Running XST
synthesis
INSTANCE:rs232_uart_1 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 282 - Running XST synthesis
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 294
- Running XST synthesis
INSTANCE:hard_ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 321 - Running XST
synthesis
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 353 - Running XST
synthesis
INSTANCE:xps_timer_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 365 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 376 - Running XST
synthesis
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 421 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 427 - Running XST
synthesis
INSTANCE:xps_intc_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 438 - Running XST synthesis
INSTANCE:xps_tft_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
448 - Running XST synthesis
INSTANCE:xps_ps2_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
471 - Running XST synthesis
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/ppc440_0_wrapper/ppc
440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 209 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/ddr2_sdram_wrapper/d
dr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:hard_ethernet_mac_wrapper INSTANCE:hard_ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 321 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc hard_ethernet_mac_wrapper.ucf -sd ..
hard_ethernet_mac_wrapper.ngc ../hard_ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_1.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_1_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_2.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_2_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_4.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_4_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_3.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_3_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_blk_mem_gen_v2_7.edn" "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_blk_mem_gen_v2_7_blk_mem_gen_v2_7_xst_1.ngc"...
Applying constraints in "hard_ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../hard_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../hard_ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 376 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/clock_generator_0_wr
apper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 438 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xps_intc_0_wrapper/x
ps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 448 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xps_tft_0_wrapper/xp
s_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 880.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.5 - ngcbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/11.5/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.5 - Xflow L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/11.5/ISE/xilinx/data/fpga.flw into working
directory /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm
system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.5 - ngdbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngdbuild -ise
../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(431)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_" TS_sys_clk_pin *
   1.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_" TS_sys_clk_pin *
   0.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin *
   2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin *
   4 HIGH 50%>
Done...
Checking Partitions ...
Processing BMM file ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.gmii_rxc0_delay"
   of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld0" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld1" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld2" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld3" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld4" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld5" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld6" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld7" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deldv" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deler" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 169
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  47 sec
Total CPU time to NGDBUILD completion:   47 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.5 - Map L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/11.5/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
WARNING:LIT:243 - Logical network N208 has no load.
WARNING:LIT:243 - Logical network N209 has no load.
WARNING:LIT:243 - Logical network N210 has no load.
WARNING:LIT:243 - Logical network N211 has no load.
WARNING:LIT:243 - Logical network N212 has no load.
WARNING:LIT:243 - Logical network N213 has no load.
WARNING:LIT:243 - Logical network N214 has no load.
WARNING:LIT:243 - Logical network N215 has no load.
WARNING:LIT:243 - Logical network N216 has no load.
WARNING:LIT:243 - Logical network N217 has no load.
WARNING:LIT:243 - Logical network N218 has no load.
WARNING:LIT:243 - Logical network N219 has no load.
WARNING:LIT:243 - Logical network N220 has no load.
WARNING:LIT:243 - Logical network N221 has no load.
WARNING:LIT:243 - Logical network N222 has no load.
WARNING:LIT:243 - Logical network N223 has no load.
WARNING:LIT:243 - Logical network N224 has no load.
WARNING:LIT:243 - Logical network N225 has no load.
WARNING:LIT:243 - Logical network N226 has no load.
WARNING:LIT:243 - Logical network N227 has no load.
WARNING:LIT:243 - Logical network N228 has no load.
WARNING:LIT:243 - Logical network N229 has no load.
WARNING:LIT:243 - Logical network N230 has no load.
WARNING:LIT:243 - Logical network N231 has no load.
WARNING:LIT:243 - Logical network N232 has no load.
WARNING:LIT:243 - Logical network N233 has no load.
WARNING:LIT:243 - Logical network N234 has no load.
WARNING:LIT:243 - Logical network N235 has no load.
WARNING:LIT:243 - Logical network N236 has no load.
WARNING:LIT:243 - Logical network N237 has no load.
WARNING:LIT:243 - Logical network N238 has no load.
WARNING:LIT:243 - Logical network N239 has no load.
WARNING:LIT:243 - Logical network N240 has no load.
WARNING:LIT:243 - Logical network N241 has no load.
WARNING:LIT:243 - Logical network N242 has no load.
WARNING:LIT:243 - Logical network N243 has no load.
WARNING:LIT:243 - Logical network N244 has no load.
WARNING:LIT:243 - Logical network N245 has no load.
WARNING:LIT:243 - Logical network N246 has no load.
WARNING:LIT:243 - Logical network N247 has no load.
WARNING:LIT:243 - Logical network N248 has no load.
WARNING:LIT:243 - Logical network N249 has no load.
WARNING:LIT:243 - Logical network N250 has no load.
WARNING:LIT:243 - Logical network N251 has no load.
WARNING:LIT:243 - Logical network N252 has no load.
WARNING:LIT:243 - Logical network N253 has no load.
WARNING:LIT:243 - Logical network N254 has no load.
WARNING:LIT:243 - Logical network N255 has no load.
WARNING:LIT:243 - Logical network N256 has no load.
WARNING:LIT:243 - Logical network N257 has no load.
WARNING:LIT:243 - Logical network N258 has no load.
WARNING:LIT:243 - Logical network N259 has no load.
WARNING:LIT:243 - Logical network N260 has no load.
WARNING:LIT:243 - Logical network N261 has no load.
WARNING:LIT:243 - Logical network N262 has no load.
WARNING:LIT:243 - Logical network N263 has no load.
WARNING:LIT:243 - Logical network N264 has no load.
WARNING:LIT:243 - Logical network N265 has no load.
WARNING:LIT:243 - Logical network N266 has no load.
WARNING:LIT:243 - Logical network N267 has no load.
WARNING:LIT:243 - Logical network N268 has no load.
WARNING:LIT:243 - Logical network N269 has no load.
WARNING:LIT:243 - Logical network N270 has no load.
WARNING:LIT:243 - Logical network N271 has no load.
WARNING:LIT:243 - Logical network N280 has no load.
WARNING:LIT:243 - Logical network N281 has no load.
WARNING:LIT:243 - Logical network N282 has no load.
WARNING:LIT:243 - Logical network N283 has no load.
WARNING:LIT:243 - Logical network N284 has no load.
WARNING:LIT:243 - Logical network N285 has no load.
WARNING:LIT:243 - Logical network N286 has no load.
WARNING:LIT:243 - Logical network N287 has no load.
WARNING:LIT:243 - Logical network N288 has no load.
WARNING:LIT:243 - Logical network N289 has no load.
WARNING:LIT:243 - Logical network N290 has no load.
WARNING:LIT:243 - Logical network N291 has no load.
WARNING:LIT:243 - Logical network N292 has no load.
WARNING:LIT:243 - Logical network N293 has no load.
WARNING:LIT:243 - Logical network N294 h
as no load.
WARNING:LIT:243 - Logical network N295 has no load.
WARNING:LIT:243 - Logical network plb_v46_0_M_abort<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0_jtagppc_bus_C405JTGTDOEN has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no
   load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SCL_I has no load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SDA_I has no load.
WARNING:LIT:243 - Logical network fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF
   has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMWRITEBACKOK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMFLUSH has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDIVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMDECIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECSTORE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRTIMEOUTWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSRCE has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMOPERANDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE0 has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE1 has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSREE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRWRITE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRREAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440MACHINECHECK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECFPUOP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMNEXTINSTRREADY has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCCYCLE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCCPMINTERCONNECTBUSY has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLOAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECNONAUTON has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMENDIAN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMWDIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMCORESLEEPREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMTIMERRESETREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBREARBITRATE has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMFITIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTOUT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCEICINTERCONNECTIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBADDRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMRDERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMBUSY<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<5> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<6> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<7> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<8> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<9> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<10> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<11> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<12> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<13> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMWRERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network plb_v46_0/SPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network
   xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_A
   TTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/L
   O has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cn
tlr_1_bram/BRAM_Din_B<22> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/idelay_ctrl_rdy has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/Ddis has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out1N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/dtrN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out2N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/rtsN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/baudoutN has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<2> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<3> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<4> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<5> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<6> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counte
   rs[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].M
   UXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].MU
   XCY_I/LO has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStat_0 has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsVld_0 has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<6> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<5> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<2> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<1> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<0> has no
   load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/valid has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<0> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIEN
   T_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/prog_full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM7/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM8/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM9/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM10/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM13/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM11/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM12/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM14/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM15/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM16/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM17/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM20/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM18/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM19/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM21/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM23/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM24/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM27/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM25/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM26/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM28/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM29/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM30/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM35/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM36/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM37/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM38/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM41/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM39/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM40/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM42/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM43/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM44/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM45/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM48/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM46/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM47/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM51/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM49/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM50/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM54/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM52/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM53/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM55/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM56/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM57/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM58/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM61/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM59/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM60/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM62/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM63/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM64/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM65/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM68/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM66/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM67/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM69/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM70/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM71/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM72/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<35> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<34> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<33> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<32> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<31> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<30> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<29> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<28> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<27> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<26> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<25> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<24> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<23> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<22> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<21> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<20> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<19> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<18> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<17> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<16> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<15> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<14> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<13> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<12> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<11> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<10> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<9> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<8> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<7> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<6> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<5> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<3> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<0> has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT0 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT1 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/JTGC405TMS1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network proc_sys_reset_0/proc_sys_reset_0/MB_Reset has
   no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network xps_tft_0/MD_error has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 4 secs 
Total CPU  time at the beginning of Placer: 1 mins 2 secs 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1365828f) REAL time: 1 mins 10 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:1365828f) REAL time: 1 mins 10 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:682f1c92) REAL time: 1 mins 10 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3b206b9d) REAL time: 1 mins 11 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 28 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 29 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use
      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component
   <clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y6>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:3962e03f) REAL time: 4 mins 32 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 32 secs 
..
.....................
......
........
..............
...............
................
..................
..................
..............
Phase 9.30  Global Clock Region Assignment
######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 12
#
# Clock Region Assignment: SUCCESSFUL
# Location of Clock Components
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y7" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_rx_0" LOC = "BUFGCTRL_X0Y30" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y8" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT3.CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y6" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT4.CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "AH15" ;
INST "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" LOC = "H17" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOC = "AH17" ;
INST "fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin" LOC = "K17" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
# clk_25_0000MHz driven by BUFGCTRL_X0Y7
NET "clk_25_0000MHz" TNM_NET = "TN_clk_25_0000MHz" ;
TIMEGRP "TN_clk_25_0000MHz" AREA_GROUP = "CLKAG_clk_25_0000MHz" ;
AREA_GROUP "CLKAG_clk_25_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHz90PLL0_ADJUST driven by BUFGCTRL_X0Y0
NET "clk_200_0000MHz90PLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHz90PLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHz90PLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHz90PLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHz90PLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/RxClientClk_0 driven by BUFGCTRL_X0Y30
NET "Hard_Ethernet_MAC/RxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/RxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/RxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/TxClientClk_0 driven by BUFGCTRL_X0Y31
NET "Hard_Ethernet_MAC/TxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/TxClientClk_0" ;
TIMEGRP "TN_Ha
rd_Ethernet_MAC/TxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0 driven by BUFGCTRL_X0Y1
NET "clk_200_0000MHzPLL0" TNM_NET = "TN_clk_200_0000MHzPLL0" ;
TIMEGRP "TN_clk_200_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6> driven by BUFGCTRL_X0Y8
NET "clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y2
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP driven by BUFGCTRL_X0Y9
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" TNM_NET = "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
TIMEGRP "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" AREA_GROUP = "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
AREA_GROUP "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_125_0000MHz driven by BUFGCTRL_X0Y6
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_100_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y4
NET "clk_100_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_100_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_100_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_100_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_100_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_400_0000MHzPLL0 driven by BUFGCTRL_X0Y5
NET "clk_400_0000MHzPLL0" TNM_NET = "TN_clk_400_0000MHzPLL0" ;
TIMEGRP "TN_clk_400_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_400_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################
######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:
Number of Global Clock Regions : 16
Number of Global Clock Networks: 12
Clock Region Assignment: SUCCESSFUL
Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    336 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |     38 |    336 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    384 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    103 |clk_200_0000MHzPLL0_ADJUST
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      2 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |     38 |    491 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    361 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     11 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    372 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    573 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    196 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     41 |      0 |      0 |      0 |      0 |      2 |      0 |     14 |    781 | Total 
--------+--------+--------+--------+--------+-
-------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    451 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      1 |      0 |     36 |    470 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      0 |      0 |     10 |    298 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      3 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      2 |      0 |     12 |    427 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    707 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |    717 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |clk_125_0000MHz
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     20 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |     10 |     20 |      0 |      0 |      0 |      0 |      2 |      1 |     14 |    396 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     34 |Hard_Ethernet_MAC/RxClientClk_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     12 |Hard_Ethernet_MAC/TxClientClk_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     20 |    587 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |     16 |     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     16 |     26 |      0 |      4 |      0 |      0 |      1 |      0 |     20 |    652 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      1 |      0 |      0 |      0 |      4 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    522 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |     12 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      4 |     33 |      0 |      0 |      0 |      0 |      2 |      0 |     64 |    673 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |Hard_Ethernet_MAC/TxClientClk_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |    342 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    110 |    488 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    421 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |      2 |    649 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    418 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    221 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    210 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      2 |    431 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    319 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     10 |    367 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.
# END of Global Clock Net Loads Distribution Report:
######################################################################################
Phase 9.30  Global Clock Region Assignment (Checksum:3962e03f) REAL time: 4 mins 59 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3962e03f) REAL time: 5 mins 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3962e03f) REAL time: 5 mins 
Phase 12.8  Global Placement
.
....................
.......
..........
.........
..........
..........
...........
............
..............
................
..................
...................
..................
..........
................
...................
........
.......
..........
.........
..........
.........
........
.........
........
.............
........
...............
.........
................
...
..
......
.......
.............
.......
..............
..........
..................
.........
.........
........
.......
........
.......
..............
........
................
........
...........
.
.......
........
Phase 12.8  Global Placement (Checksum:d68719e4) REAL time: 7 mins 4 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d68719e4) REAL time: 7 mins 4 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d68719e4) REAL time: 7 mins 6 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b72a6050) REAL time: 8 mins 14 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b72a6050) REAL time: 8 mins 16 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b72a6050) REAL time: 8 mins 17 secs 
Total REAL time to Placer completion: 8 mins 18 secs 
Total CPU  time to Placer completion: 8 mins 17 secs 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings: 1076
Slice Logic Utilization:
  Number of Slice Registers:                 7,859 out of  44,800   17%
    Number used as Flip Flops:               7,859
  Number of Slice LUTs:                      7,318 out of  44,800   16%
    Number used as logic:                    7,077 out of  44,800   15%
      Number using O6 output only:           6,426
      Number using O5 output only:             282
      Number using O5 and O6:                  369
    Number used as Memory:                     201 out of  13,120    1%
      Number used as Dual Port RAM:             72
        Number using O5 and O6:                 72
      Number used as Shift Register:           129
        Number using O6 output only:           129
    Number used as exclusive route-thru:        40
  Number of route-thrus:                       329
    Number using O6 output only:               317
    Number using O5 output only:                 8
    Number using O5 and O6:                      4
Slice Logic Distribution:
  Number of occupied Slices:                 4,575 out of  11,200   40%
  Number of LUT Flip Flop pairs used:       10,959
    Number with an unused Flip Flop:         3,100 out of  10,959   28%
    Number with an unused LUT:               3,641 out of  10,959   33%
    Number of fully used LUT-FF pairs:       4,218 out of  10,959   38%
    Number of unique control sets:           1,073
    Number of slice register sites lost
      to control set restrictions:           2,472 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       269 out of     640   42%
    Number of LOCed IOBs:                      269 out of     269  100%
    IOB Flip Flops:                            477
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      25 out of     148   16%
    Number using BlockRAM only:                 23
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              19
      Number of 18k BlockRAM used:               6
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    864 out of   5,328   16%
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PPC440s:                             1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%
Average Fanout of Non-Clock Nets:                3.43
Peak Memory Usage:  1102 MB
Total REAL time to MAP completion:  8 mins 38 secs 
Total CPU time to MAP completion:   8 mins 36 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/11.5/ISE/data/parBmgr.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns  
        DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP       
   "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_tx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_tx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_rx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_rx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Device speed data version:  "PRODUCTION 1.66 2010-02-13".
Device Utilization Summary:
   Number of BUFGs                          11 out of 32     34%
   Number of BUFGCTRLs                       1 out of 32      3%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     5 out of 22     22%
      Number of LOCed IDELAYCTRLs            2 out of 5      40%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 269 out of 640    42%
      Number of LOCed IOBs                 269 out of 269   100%
   Number of IODELAYs                       91 out of 800    11%
      Number of LOCed IODELAYs               8 out of 91      8%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       241 out of 800    30%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB18X2SDPs                    2 out of 148     1%
   Number of RAMB36_EXPs                    19 out of 148    12%
      Number of LOCed RAMB36_EXPs            2 out of 19     10%
   Number of TEMACs                          1 out of 2      50%
   Number of Slice Registers              7859 out of 44800  17%
      Number used as Flip Flops           7859
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   7318 out of 44800  16%
   Number of Slice LUT-Flip Flop pairs   10959 out of 44800  24%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
Starting initial Timing Analysis.  REAL time: 33 secs 
Finished initial Timing Analysis.  REAL time: 34 secs 
WARNING:Par:288 - The signal fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 50454 unrouted;      REAL time: 38 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 43033 unrouted;      REAL time: 43 secs 
Phase  3  : 15130 unrouted;      REAL time: 1 mins 16 secs 
Phase  4  : 15172 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 27 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 50 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 56 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 3 secs 
Total REAL time to Router completion: 2 mins 3 secs 
Total CPU time to Router completion: 2 mins 3 secs 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   | 3043 |  0.521     |  2.060      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y0| No   |  164 |  0.289     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  102 |  0.276     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   40 |  0.329     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y3| No   |  447 |  0.331     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y7| No   |   66 |  0.398     |  1.998      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y9| No   |   55 |  0.150     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y6| No   |    2 |  0.000     |  2.011      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y1| No   |   10 |  0.312     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  4.048      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.579      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.168      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 17
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.027ns|     4.973ns|       0|           0
  L0_CLK_OUT_3_ = PERIOD TIMEGRP         "c | HOLD        |     0.025ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_3_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.003ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |    
        |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.068ns|     9.932ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.180ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.310ns|     7.690ns|       0|           0
  L1_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.436ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         1.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmi | SETUP       |     0.375ns|     7.125ns|       0|           0
  i_clk_phy_rx0" 7.5 ns HIGH 50%            | HOLD        |     0.412ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.425ns|     4.561ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.347ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         2 PHA |             |            |            |        |            
  SE 1.25 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VA | SETUP       |     0.986ns|     1.514ns|       0|           0
  LID 3 ns BEFORE COMP         "fpga_0_Hard | HOLD        |     0.224ns|            |       0|           0
  _Ethernet_MAC_GMII_RX_CLK_0_pin"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_delayctrl_clk_200 = PERIOD TIMEGRP "de | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  layctrl_clk_200" 5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     3.642ns|     1.358ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD        |     0.442ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  LK_OUT_2_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     2.306ns|     5.694ns|       0|           0
  OM TIMEGRP "clk_client_tx0" TO         TI | HOLD        |     0.774ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.775ns|     2.225ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.544ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     3.221ns|     4.779ns|       0|           0
  OM TIMEGRP "REFCLK" TO TIMEGRP         "P | HOLD        |     2.777ns|            |       0|           0
  LBCLK" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     5.023ns|     2.977ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.780ns|            |       0|           0
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_tx0 = PERIOD TIMEGRP " | MINHIGHPULSE|     5.100ns|     2.400ns|       0|           0
  gmii_client_clk_tx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_rx0 = PERIOD TIMEGRP " | MINPERIOD   |     5.278ns|     2.222ns|       0|           0
  gmii_client_clk_rx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP  | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  "ethernet_gtx_clk_125" 8 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     6.099ns|     1.901ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.635ns|            |       0|           0
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     6.557ns|     1.443ns|       0|           0
  OM TIMEGRP "clk_client_rx0" TO         TI | HOLD        |     0.791ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    11.311ns|     8.689ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     1.876ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    14.670ns|    10.660ns|       0|           0
  L1_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.359ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         0.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    15.010ns|     4.990ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.827ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.022ns|     4.978ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.335ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.816ns|     2.184ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.010ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.964ns|     2.036ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.178ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.088ns|     1.912ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.168ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.734ns|     3.266ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.437ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_ | MINHIGHPULSE|    37.600ns|     2.400ns|       0|           0
  tx_clk0" 40 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A         |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c |             |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin *         4 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     4.821ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     3.281ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     5.332ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.292ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_rx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_tx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "R |             |            |            |        |            
  EFCLK" 5 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP "gmi | N/A         |         N/A|         N/A|     N/A|         N/A
  i_phy_clk_tx0" 7.5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  phy_clk_rx0" TO TIMEGRP "PLBCLK" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.946ns|            0|            0|            0|       133641|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.690ns|          N/A|            0|            0|          248|            0|
| erator_0_PLL1_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.660ns|          N/A|            0|            0|         1027|            0|
| erator_0_PLL1_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.932ns|          N/A|            0|            0|       127081|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.561ns|          N/A|            0|            0|          630|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|           13|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.973ns|          N/A|            0|            0|         4642|            0|
| erator_0_PLL0_CLK_OUT_3_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      2.172ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      4.990ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.978ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      8.689ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.184ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      2.036ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.912ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 13 secs 
Total CPU time to PAR completion: 2 mins 12 secs 
Peak Memory Usage:  831 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 12
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.5 - Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns        DATAPATHONLY; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP        "REFCLK" 5 ns DATAPATHONLY; ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_tx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_rx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e 3
-xml system.twx system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.66 2010-02-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 137040 paths, 16 nets, and 45157 connections
Design statistics:
   Minimum period:  10.660ns (Maximum frequency:  93.809MHz)
   Maximum path delay from/to any node:   8.689ns
   Maximum net delay:   0.838ns
   Minimum input required time before clock:   1.514ns
Analysis completed Mon Apr  5 13:46:04 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 7
Number of info messages: 3
Total time: 39 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/11.5/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.5 - Bitgen L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Mon Apr  5 13:46:21 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X4Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X4Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X1Y11' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

At Local date and time: Mon Apr  5 15:02:35 2010
 make -f system.make program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1  -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 116 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:453 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line 81
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.
WARNING:EDK:469 -
   /opt/Xilinx/11.5/EDK/sw/XilinxProcessorIPLib/drivers/tft_v2_00_a/data/tft_v2_
   1_0.mdd line 45 - Driver tft 2.00.a does not support peripheral xps_tft
   2.01.a. List of peripherals supported by driver "tft" are : "xps_tft " !
WARNING:EDK:468 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line
   141 - Driver "tft" does not support Hardware Instance "xps_tft_0" !
INFO:EDK:1740 - List of peripherals connected to processor instance ppc440_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - FLASH
  - Hard_Ethernet_MAC
  - IIC_EEPROM
  - LEDs_8Bit
  - LEDs_Positions
  - Push_Buttons_5Bit
  - RS232_Uart_1
  - SysACE_CompactFlash
  - xps_bram_if_cntlr_1
  - xps_intc_0
  - xps_ps2_0
  - xps_tft_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: creating ../../../lib/libxil.a

Compiling llfifo
Compiling lldma
Compiling standalone
Compiling gpio
Compiling lltemac
Compiling iic
Compiling uartns550
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.
powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   6086	    316	   6184	  12586	   312a	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xlltemac_example_polled.c TestApp_Peripheral_ppc440_0/src/xlltemac_example_util.c TestApp_Peripheral_ppc440_0/src/xlltemac_example_intr_sgdma.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  59638	    596	  40072	 100306	  187d2	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar_ddr/src/colorbar.c  -o TestApp_xps_tft_colorbar_ddr/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_xps_tft_colorbar_ddr/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  14730	   1492	   8268	  24490	   5faa	TestApp_xps_tft_colorbar_ddr/executable.elf


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

At Local date and time: Mon Apr  5 15:05:48 2010
 make -f system.make init_bram started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs  -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0->ppc440_0->plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.


Done!

At Local date and time: Mon Apr  5 15:05:58 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing A0032004 key.
Reusing 24032004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.5/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.10-90.fc12.x86_64.
 Max current requested during enumeration is 150 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/11.5/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
INFO:iMPACT:1777 - 

   Reading /opt/Xilinx/11.5/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
t successfully.

INFO:iMPACT:1777 - 
   Readin
g /opt/Xilinx/11.5/ISE/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device x
----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
c95144xl successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11
.5/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   40.53 C, Min. Reading:   26.75 C, Max.
Reading:   40.53 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

At Local date and time: Mon Apr  5 15:08:43 2010
 make -f system.make download started...

*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing A0032004 key.
Reusing 24032004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.5/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.10-90.fc12.x86_64.
 Max current requested during enumeration is 150 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/11.5/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
INFO:iMPACT:1777 - 

   Reading /opt/Xilinx/11.5/ISE/virtex5/data/xc5vfx70t.bsd...

INFO:iMPACT:501 - '1': Added Device xc5vfx70t su
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
ccessfully.

INFO:iMPACT:1777 - 
   Re
ading /opt/Xilinx/11.5/ISE/acecf/data/xccace.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:501 - '1': Added Device xccace successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/xc9500xl/data/xc95144xl.bsd...

INFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   R
eading /opt/Xilinx/11.5/ISE/xcfp/data/xcf32p.bsd...

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

Boundary-scan chain validated successfully.
5: Device Temperature: Current Reading:   48.41 C, Min. Reading:   38.07 C, Max.
Reading:   48.41 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.993 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.476 V, Min. Reading:   2.476 V, Max.
Reading:   2.484 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
'5': Programmed successfully.
Elapsed time =     10 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.
INFO:iMPACT - '5': Checking done pin....done.



Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Assigned Driver uartlite 1.14.a for instance mdm_0

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

At Local date and time: Mon Apr  5 15:13:18 2010
 make -f system.make download started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0
  (0x90000000-0x9fffffff) ppc440_0	plb_v46_0->ppc440_0->plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 116 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:MB_Debug_Sys_Rst CONNECTOR:mdm_0_Debug_SYS_Reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 436 - No driver
   found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 124 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 125 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 70 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 14
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b11111111111111111100000000010101
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 81 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 82 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b11111111111111111111111111111111
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 - Copying cache
implementation netlist
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 116 - Copying cache
implementation netlist
IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 124 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 136 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 142 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:leds_positions -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 155 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 168 - Copying cache
implementation netlist
IPNAME:xps_gpio INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 182 - Copying cache
implementation netlist
IPNAME:xps_iic INSTANCE:iic_eeprom -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 196 - Copying cache
implementation netlist
IPNAME:ppc440mc_ddr2 INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 209 - Copying cache
implementation netlist
IPNAME:xps_sysace INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 265 - Copying cache
implementation netlist
IPNAME:xps_uart16550 INSTANCE:rs232_uart_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 282 - Copying cache
implementation netlist
IPNAME:xps_mch_emc INSTANCE:flash -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 294 - Copying cache
implementation netlist
IPNAME:xps_ll_temac INSTANCE:hard_ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 321 - Copying cache
implementation netlist
IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 353 - Copying cache
implementation netlist
IPNAME:xps_timer INSTANCE:xps_timer_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 365 - Copying cache
implementation netlist
IPNAME:clock_generator INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 376 - Copying cache
implementation netlist
IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 421 - Copying cache
implementation netlist
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 427 - Copying cache
implementation netlist
IPNAME:xps_intc INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 439 - Copying cache
implementation netlist
IPNAME:xps_tft INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 449 - Copying cache
implementation netlist
IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 472 - Copying cache
implementation netlist
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 136 - elaborating IP
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 1.00 seconds
Constructing platform-level connectivity ...
ERROR:EDK:1525 - INST:proc_sys_reset_0 PORT:MB_Debug_Sys_Rst -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 427 - port is
   driven by a sourceless connector
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Mon Apr  5 15:13:43 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_xps_tft_colorbar_ddr/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

At Local date and time: Mon Apr  5 15:17:28 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 115 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:MB_Debug_Sys_Rst CONNECTOR:mdm_0_Debug_SYS_Reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 435 - No driver
   found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 124 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 125 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 70 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 14
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b11111111111111111100000000010101
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 81 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 82 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b11111111111111111111111111111111
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 135 - elaborating IP
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 1.00 seconds
Constructing platform-level connectivity ...
ERROR:EDK:1525 - INST:proc_sys_reset_0 PORT:MB_Debug_Sys_Rst -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 426 - port is
   driven by a sourceless connector
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

At Local date and time: Mon Apr  5 15:22:13 2010
 make -f system.make clean started...

rm -f implementation/system.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f __xps/system_routed
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf ppc440_0/
rm -f libgen.log
rm -f __xps/ise/_xmsgs/libgen.xmsgs
rm -f TestApp_Memory_ppc440_0/executable.elf 
rm -f TestApp_Peripheral_ppc440_0/executable.elf 
rm -f TestApp_xps_tft_colorbar_ddr/executable.elf 
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd


Done!

Saved MSS File.

At Local date and time: Mon Apr  5 15:23:47 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 115 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:MB_Debug_Sys_Rst CONNECTOR:mdm_0_Debug_SYS_Reset -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 435 - No driver
   found. Port will be driven to GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 124 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 125 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 70 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 14
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b11111111111111111100000000010101
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 81 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 82 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b11111111111111111111111111111111
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 135 - elaborating IP
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 1.00 seconds
Constructing platform-level connectivity ...
ERROR:EDK:1525 - INST:proc_sys_reset_0 PORT:MB_Debug_Sys_Rst -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 426 - port is
   driven by a sourceless connector
Completion time: 0.00 seconds
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system.bmm] Error 2



Done!

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 218 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

Save project successfully

At Local date and time: Mon Apr  5 15:28:27 2010
 make -f system.make bits started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc5vfx70tff1136-1 -lang vhdl   -msg __xps/ise/xmsgprops.lst system.mhs
Release 11.5 - platgen Xilinx EDK 11.5 Build EDK_LS5.70
 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: platgen -p xc5vfx70tff1136-1 -lang vhdl -msg
__xps/ise/xmsgprops.lst system.mhs 
Parse /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs ...
Read MPD definitions ...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 115 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 124 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_BASE value to 0x00000000
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 125 - tcl is overriding PARAMETER
   C_PPC440MC_ADDR_HIGH value to 0x0fffffff
INFO:EDK:1560 - IPNAME:jtagppc_cntlr INSTANCE:jtagppc_cntlr_inst -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/jtagppc_cntlr_v2_01_c/dat
   a/jtagppc_cntlr_v2_1_0.mpd line 70 - tcl is overriding PARAMETER
   C_NUM_PPC_USED value to 1
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 79 - tcl is overriding PARAMETER C_NUM_INTR_INPUTS
   value to 14
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 80 - tcl is overriding PARAMETER C_KIND_OF_INTR value
   to 0b11111111111111111100000000010101
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 81 - tcl is overriding PARAMETER C_KIND_OF_EDGE value
   to 0b11111111111111111111111111111111
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 82 - tcl is overriding PARAMETER C_KIND_OF_LVL value to
   0b11111111111111111111111111111111
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: The DDR2_SDRAM core has constraints automatically generated by XPS in
implementation/ddr2_sdram_wrapper/ddr2_sdram_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The Hard_Ethernet_MAC core has constraints automatically generated by XPS
in implementation/hard_ethernet_mac_wrapper/hard_ethernet_mac_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
INFO: The xps_tft_0 core has constraints automatically generated by XPS in
implementation/xps_tft_0_wrapper/xps_tft_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.
Modify defaults ...
Creating stub ...
Processing licensed instances ...
Completion time: 0.00 seconds
Creating hardware output directories ...
Managing hardware (BBD-specified) netlist files ...
Managing cache ...
Elaborating instances ...
IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 135 - elaborating IP
Writing HDL for elaborated instances ...
Inserting wrapper level ...
Completion time: 0.00 seconds
Constructing platform-level connectivity ...
Completion time: 1.00 seconds
Writing (top-level) BMM ...
Writing (top-level and wrappers) HDL ...
Generating synthesis project file ...
Running XST synthesis ...
INFO:EDK:2502 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:ppc440_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
84 - Running XST synthesis
INSTANCE:plb_v46_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
115 - Running XST synthesis
INSTANCE:xps_bram_if_cntlr_1 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 123 - Running XST
synthesis
INSTANCE:xps_bram_if_cntlr_1_bram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 135 - Running XST
synthesis
INSTANCE:leds_8bit - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
141 - Running XST synthesis
INSTANCE:leds_positions - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 154 - Running XST synthesis
INSTANCE:push_buttons_5bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 167 - Running XST
synthesis
INSTANCE:dip_switches_8bit -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 181 - Running XST
synthesis
INSTANCE:iic_eeprom - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 195 - Running XST synthesis
INSTANCE:ddr2_sdram - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 208 - Running XST synthesis
INSTANCE:sysace_compactflash -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 264 - Running XST
synthesis
INSTANCE:rs232_uart_1 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 281 - Running XST synthesis
INSTANCE:flash - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 293
- Running XST synthesis
INSTANCE:hard_ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 320 - Running XST
synthesis
INSTANCE:xps_timebase_wdt_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 352 - Running XST
synthesis
INSTANCE:xps_timer_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 364 - Running XST synthesis
INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 375 - Running XST
synthesis
INSTANCE:jtagppc_cntlr_inst -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 420 - Running XST
synthesis
INSTANCE:proc_sys_reset_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 426 - Running XST
synthesis
INSTANCE:xps_intc_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs
line 437 - Running XST synthesis
INSTANCE:xps_tft_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
447 - Running XST synthesis
INSTANCE:xps_ps2_0 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line
470 - Running XST synthesis
Running NGCBUILD ...
IPNAME:ppc440_0_wrapper INSTANCE:ppc440_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 84 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ppc440_0_wrapper.ucf -sd ..
ppc440_0_wrapper.ngc ../ppc440_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/ppc440_0_wrapper/ppc
440_0_wrapper.ngc" ...
Applying constraints in "ppc440_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ppc440_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ppc440_0_wrapper.blc"...
NGCBUILD done.
IPNAME:ddr2_sdram_wrapper INSTANCE:ddr2_sdram -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 208 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc ddr2_sdram_wrapper.ucf -sd ..
ddr2_sdram_wrapper.ngc ../ddr2_sdram_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/ddr2_sdram_wrapper/d
dr2_sdram_wrapper.ngc" ...
Applying constraints in "ddr2_sdram_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../ddr2_sdram_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../ddr2_sdram_wrapper.blc"...
NGCBUILD done.
IPNAME:hard_ethernet_mac_wrapper INSTANCE:hard_ethernet_mac -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 320 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc hard_ethernet_mac_wrapper.ucf -sd ..
hard_ethernet_mac_wrapper.ngc ../hard_ethernet_mac_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper.ngc" ...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_1.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_1.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_1_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_2.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_2.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_2_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_4.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_4.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_4_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_fifo_generator_v4_3_3.edn"
"hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_fifo_generator_v4_3_3.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_fifo_generator_v4_3_3_fifo_generator_v4_3_xst_1.ng
c"...
Executing edif2ngd -noa
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper_blk_mem_gen_v2_7.edn" "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"
Release 11.5 - edif2ngd L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
INFO:NgdBuild - Release 11.5 edif2ngd L.70 (lin64)
INFO:NgdBuild - Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/edif2ngd.pfd> with
local file </opt/Xilinx/11.5/ISE/data/edif2ngd.pfd>
Writing module to "hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/hard_ethernet_mac_wr
apper/hard_ethernet_mac_wrapper_blk_mem_gen_v2_7.ngo"...
Loading design module
"../hard_ethernet_mac_wrapper_blk_mem_gen_v2_7_blk_mem_gen_v2_7_xst_1.ngc"...
Applying constraints in "hard_ethernet_mac_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../hard_ethernet_mac_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  14 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../hard_ethernet_mac_wrapper.blc"...
NGCBUILD done.
IPNAME:clock_generator_0_wrapper INSTANCE:clock_generator_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 375 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. clock_generator_0_wrapper.ngc
../clock_generator_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/clock_generator_0_wr
apper/clock_generator_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec
Writing NGCBUILD log file "../clock_generator_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_intc_0_wrapper INSTANCE:xps_intc_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 437 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -sd .. xps_intc_0_wrapper.ngc
../xps_intc_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xps_intc_0_wrapper/x
ps_intc_0_wrapper.ngc" ...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_intc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  1 sec
Total CPU time to NGCBUILD completion:   1 sec
Writing NGCBUILD log file "../xps_intc_0_wrapper.blc"...
NGCBUILD done.
IPNAME:xps_tft_0_wrapper INSTANCE:xps_tft_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 447 - Running
NGCBUILD
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild -p
xc5vfx70tff1136-1 -intstyle silent -uc xps_tft_0_wrapper.ucf -sd ..
xps_tft_0_wrapper.ngc ../xps_tft_0_wrapper.ngc
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xps_tft_0_wrapper/xp
s_tft_0_wrapper.ngc" ...
Applying constraints in "xps_tft_0_wrapper.ucf" to the design...
Checking Constraint Associations...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../xps_tft_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec
Writing NGCBUILD log file "../xps_tft_0_wrapper.blc"...
NGCBUILD done.
Rebuilding cache ...
Total run time: 875.00 seconds
Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"
xst -ifn system_xst.scr -intstyle silent
Running XST synthesis ...
XST completed
Release 11.5 - ngcbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Overriding Xilinx file <ngcflow.csf> with local file
</opt/Xilinx/11.5/ISE/data/ngcflow.csf>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngcbuild ./system.ngc
../implementation/system.ngc -sd ../implementation -i -ise
../__xps/ise/system.ise
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/synthesis/system.ngc" ...
Loading design module "../implementation/ppc440_0_wrapper.ngc"...
Loading design module "../implementation/plb_v46_0_wrapper.ngc"...
Loading design module "../implementation/xps_bram_if_cntlr_1_wrapper.ngc"...
Loading design module
"../implementation/xps_bram_if_cntlr_1_bram_wrapper.ngc"...
Loading design module "../implementation/leds_8bit_wrapper.ngc"...
Loading design module "../implementation/leds_positions_wrapper.ngc"...
Loading design module "../implementation/push_buttons_5bit_wrapper.ngc"...
Loading design module "../implementation/dip_switches_8bit_wrapper.ngc"...
Loading design module "../implementation/iic_eeprom_wrapper.ngc"...
Loading design module "../implementation/ddr2_sdram_wrapper.ngc"...
Loading design module "../implementation/sysace_compactflash_wrapper.ngc"...
Loading design module "../implementation/rs232_uart_1_wrapper.ngc"...
Loading design module "../implementation/flash_wrapper.ngc"...
Loading design module "../implementation/hard_ethernet_mac_wrapper.ngc"...
Loading design module "../implementation/xps_timebase_wdt_0_wrapper.ngc"...
Loading design module "../implementation/xps_timer_0_wrapper.ngc"...
Loading design module "../implementation/clock_generator_0_wrapper.ngc"...
Loading design module "../implementation/jtagppc_cntlr_inst_wrapper.ngc"...
Loading design module "../implementation/proc_sys_reset_0_wrapper.ngc"...
Loading design module "../implementation/xps_intc_0_wrapper.ngc"...
Loading design module "../implementation/xps_tft_0_wrapper.ngc"...
Loading design module "../implementation/xps_ps2_0_wrapper.ngc"...
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0
Writing NGC file "../implementation/system.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   5 sec
Writing NGCBUILD log file "../implementation/system.blc"...
NGCBUILD done.
*********************************************
Running Xilinx Implementation tools..
*********************************************
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise ../__xps/ise/system.ise system.ngc
Release 11.5 - Xflow L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
xflow -wd implementation -p xc5vfx70tff1136-1 -implement xflow.opt -ise
../__xps/ise/system.ise system.ngc  
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
.... Copying flowfile /opt/Xilinx/11.5/ISE/xilinx/data/fpga.flw into working
directory /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation 
Using Flow File:
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/fpga.flw 
Using Option File(s): 
 /home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/xflow.opt 
Creating Script File ... 
#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -ise ../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm
system.bmm
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 11.5 - ngdbuild L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Command Line: /opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/ngdbuild -ise
../__xps/ise/system.ise -p xc5vfx70tff1136-1 -nt timestamp -bm system.bmm
/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc -uc
system.ucf system.ngd
Reading NGO file
"/home/aalonso/workspace/ppc44x/xilinx-ml507/implementation/system.ngc" ...
Gathering constraint information from source properties...
Done.
Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/tft_rst_d1_or000011_
   INV_0 TNM = TNM_TFT_RST_xps_tft_0>: No appropriate instances for the TNM
   constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/tft_rst_d1_or000011_INV_0" (type=INV).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_bp_cnt_t
   c_cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for
   the TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_bp_cnt_tc_cmp_eq00001"
   (type=LUT5).
WARNING:ConstraintSystem:134 - Constraint <INST: UniqueName:
   /system/EXPANDED/system/xps_tft_0/xps_tft_0\/TFT_CTRL_I\/VSYNC_U3\/V_p_cnt_tc
   _cmp_eq00001 TNM = TNM_TFT_CLOCK_xps_tft_0>: No appropriate instances for the
   TNM constraint were found under block
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/V_p_cnt_tc_cmp_eq00001" (type=LUT2).
WARNING:ConstraintSystem:56 - Constraint <AREA_GROUP "DDR_CAPTURE_FFS" GROUP =
   CLOSED;> [system.ucf(431)]: Unable to find an active 'Area_Group' constraint
   named 'DDR_CAPTURE_FFS'.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_RST_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
WARNING:ConstraintSystem:194 - The TNM 'TNM_TFT_CLOCK_xps_tft_0', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_0_" TS_sys_clk_pin *
   1.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL1_CLK_OUT_1_" TS_sys_clk_pin *
   0.25 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_0_" TS_sys_clk_pin
   HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT1: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_1_" TS_sys_clk_pin *
   2 PHASE 1.25 ns HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT2: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_2_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT3: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_3_" TS_sys_clk_pin *
   2 HIGH 50%>
INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into PLL_ADV instance
   clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst.
   The following new TNM groups and period specifications were generated at the
   PLL_ADV output(s): 
   CLKOUT4: <TIMESPEC TS_clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_ =
   PERIOD "clock_generator_0_clock_generator_0_PLL0_CLK_OUT_4_" TS_sys_clk_pin *
   4 HIGH 50%>
Done...
Checking Partitions ...
Processing BMM file ...
Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_
   ATTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].FDRE_I'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[1].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[2].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[3].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[4].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[5].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[6].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/u_phy_calib
   /gen_rden[7].u_calib_rden_r' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STATE_MACHINE_I/READ_COMPLETE_PIPE_GEN[6].READ_CO
   MPLETE_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/RDDATA_PATH_MUX_GEN.ASYNC_ADDR_CNT_GEN.RD
   DATA_EN_GEN_ASYNC[3].RDDATA_EN_REG_ASYNC' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/MEM_STEER_I/ASYNC_MEM_RDACK_GEN.AALIGN_PIPE_GEN[1].AA
   LIGN_PIPE' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[31].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/EMC_CTRL_I/ADDR_COUNTER_MUX_I/ADDRESS_STORE_GEN[30].ADDRESS_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_WRCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_DECODER/GEN_CE_FOR_SHARED.GEN_BKEND_CE_REGISTERS[0].I_BKEND_RDCE_REG'
   has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].
   FDRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].F
   DRE_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[0].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[1].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[2].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/I_FLEX_ADDR_CNTR/LDMUX_FDRSE_0to3[3].I_FDRSE_BE0t
   o3' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_BUS_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_REG
   ' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTAC
   HMENT/I_STEER_ADDRESS_COUNTER/GEN_FOR_SHARED.GEN_S_H_SIZE_REG[0].I_SIZE_S_H_R
   EG' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.gmii_rxc0_delay"
   of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld0" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld1" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld2" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld3" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld4" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld5" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld6" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deld7" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deldv" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "IOBDELAY_TYPE" is not allowed on symbol
   "Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.I_EMAC_TOP/gmii0/YES_IO_1.i
   deler" of type "IODELAY".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[0].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[1].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[2].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[3].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[4].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[5].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[6].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[7].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[8].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[9].TCSR0_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[10].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[11].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[12].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[13].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[14].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[15].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[16].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[17].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[18].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[19].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[0].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[1].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[2].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[3].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[4].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[5].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[6].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[7].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[8].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[9].TCSR1_FF
   _I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[10].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[11].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[12].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[13].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[14].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[15].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[16].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[17].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[18].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[19].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_timer_0/xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[20].TCSR1_F
   F_I' has unconnected output pin
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:486 - Attribute "SIM_DEVICE" is not allowed on symbol
   "clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst"
   of type "PLL_ADV".  This attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDSOP_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_WRERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_RDERR_REG' has
   unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'xps_tft_0/xps_tft_0/PLBV46_MASTER_BURST_I/I_RD_WR_CONTROL/I_FIFO_REN_WRACK_R
   EG' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N248' has no driver
WARNING:NgdBuild:452 - logical net 'N249' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver
WARNING:NgdBuild:452 - logical net 'N260' has no driver
WARNING:NgdBuild:452 - logical net 'N261' has no driver
WARNING:NgdBuild:452 - logical net 'N262' has no driver
WARNING:NgdBuild:452 - logical net 'N263' has no driver
WARNING:NgdBuild:452 - logical net 'N264' has no driver
WARNING:NgdBuild:452 - logical net 'N265' has no driver
WARNING:NgdBuild:452 - logical net 'N266' has no driver
WARNING:NgdBuild:452 - logical net 'N267' has no driver
WARNING:NgdBuild:452 - logical net 'N268' has no driver
WARNING:NgdBuild:452 - logical net 'N269' has no driver
WARNING:NgdBuild:452 - logical net 'N270' has no driver
WARNING:NgdBuild:452 - logical net 'N271' has no driver
WARNING:NgdBuild:452 - logical net 'N280' has no driver
WARNING:NgdBuild:452 - logical net 'N281' has no driver
WARNING:NgdBuild:452 - logical net 'N282' has no driver
WARNING:NgdBuild:452 - logical net 'N283' has no driver
WARNING:NgdBuild:452 - logical net 'N284' has no driver
WARNING:NgdBuild:452 - logical net 'N285' has no driver
WARNING:NgdBuild:452 - logical net 'N286' has no driver
WARNING:NgdBuild:452 - logical net 'N287' has no driver
WARNING:NgdBuild:452 - logical net 'N288' has no driver
WARNING:NgdBuild:452 - logical net 'N289' has no driver
WARNING:NgdBuild:452 - logical net 'N290' has no driver
WARNING:NgdBuild:452 - logical net 'N291' has no driver
WARNING:NgdBuild:452 - logical net 'N292' has no driver
WARNING:NgdBuild:452 - logical net 'N293' has no driver
WARNING:NgdBuild:452 - logical net 'N294' has no driver
WARNING:NgdBuild:452 - logical net 'N295' has no driver
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 169
Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  46 sec
Total CPU time to NGDBUILD completion:   46 sec
Writing NGDBUILD log file "system.bld"...
NGDBUILD done.
#----------------------------------------------#
# Starting program map
# map -ise ../__xps/ise/system.ise -o system_map.ncd -w -pr b -ol high -timing
-detail system.ngd system.pcf 
#----------------------------------------------#
Release 11.5 - Map L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/Xdh_PrimTypeLib.xda>
with local file </opt/Xilinx/11.5/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "5vfx70tff1136-1".
WARNING:LIT:243 - Logical network N208 has no load.
WARNING:LIT:243 - Logical network N209 has no load.
WARNING:LIT:243 - Logical network N210 has no load.
WARNING:LIT:243 - Logical network N211 has no load.
WARNING:LIT:243 - Logical network N212 has no load.
WARNING:LIT:243 - Logical network N213 has no load.
WARNING:LIT:243 - Logical network N214 has no load.
WARNING:LIT:243 - Logical network N215 has no load.
WARNING:LIT:243 - Logical network N216 has no load.
WARNING:LIT:243 - Logical network N217 has no load.
WARNING:LIT:243 - Logical network N218 has no load.
WARNING:LIT:243 - Logical network N219 has no load.
WARNING:LIT:243 - Logical network N220 has no load.
WARNING:LIT:243 - Logical network N221 has no load.
WARNING:LIT:243 - Logical network N222 has no load.
WARNING:LIT:243 - Logical network N223 has no load.
WARNING:LIT:243 - Logical network N224 has no load.
WARNING:LIT:243 - Logical network N225 has no load.
WARNING:LIT:243 - Logical network N226 has no load.
WARNING:LIT:243 - Logical network N227 has no load.
WARNING:LIT:243 - Logical network N228 has no load.
WARNING:LIT:243 - Logical network N229 has no load.
WARNING:LIT:243 - Logical network N230 has no load.
WARNING:LIT:243 - Logical network N231 has no load.
WARNING:LIT:243 - Logical network N232 has no load.
WARNING:LIT:243 - Logical network N233 has no load.
WARNING:LIT:243 - Logical network N234 has no load.
WARNING:LIT:243 - Logical network N235 has no load.
WARNING:LIT:243 - Logical network N236 has no load.
WARNING:LIT:243 - Logical network N237 has no load.
WARNING:LIT:243 - Logical network N238 has no load.
WARNING:LIT:243 - Logical network N239 has no load.
WARNING:LIT:243 - Logical network N240 has no load.
WARNING:LIT:243 - Logical network N241 has no load.
WARNING:LIT:243 - Logical network N242 has no load.
WARNING:LIT:243 - Logical network N243 has no load.
WARNING:LIT:243 - Logical network N244 has no load.
WARNING:LIT:243 - Logical network N245 has no load.
WARNING:LIT:243 - Logical network N246 has no load.
WARNING:LIT:243 - Logical network N247 has no load.
WARNING:LIT:243 - Logical network N248 has no load.
WARNING:LIT:243 - Logical network N249 has no load.
WARNING:LIT:243 - Logical network N250 has no load.
WARNING:LIT:243 - Logical network N251 has no load.
WARNING:LIT:243 - Logical network N252 has no load.
WARNING:LIT:243 - Logical network N253 has no load.
WARNING:LIT:243 - Logical network N254 has no load.
WARNING:LIT:243 - Logical network N255 has no load.
WARNING:LIT:243 - Logical network N256 has no load.
WARNING:LIT:243 - Logical network N257 has no load.
WARNING:LIT:243 - Logical network N258 has no load.
WARNING:LIT:243 - Logical network N259 has no load.
WARNING:LIT:243 - Logical network N260 has no load.
WARNING:LIT:243 - Logical network N261 has no load.
WARNING:LIT:243 - Logical network N262 has no load.
WARNING:LIT:243 - Logical network N263 has no load.
WARNING:LIT:243 - Logical network N264 has no load.
WARNING:LIT:243 - Logical network N265 has no load.
WARNING:LIT:243 - Logical network N266 has no load.
WARNING:LIT:243 - Logical network N267 has no load.
WARNING:LIT:243 - Logical network N268 has no load.
WARNING:LIT:243 - Logical network N269 has no load.
WARNING:LIT:243 - Logical network N270 has no load.
WARNING:LIT:243 - Logical network N271 has no load.
WARNING:LIT:243 - Logical network N280 has no load.
WARNING:LIT:243 - Logical network N281 has no load.
WARNING:LIT:243 - Logical network N282 has no load.
WARNING:LIT:243 - Logical network N283 has no load.
WARNING:LIT:243 - Logical network N284 has no load.
WARNING:LIT:243 - Logical network N285 has no load.
WARNING:LIT:243 - Logical network N286 has no load.
WARNING:LIT:243 - Logical network N287 has no load.
WARNING:LIT:243 - Logical network N288 has no load.
WARNING:LIT:243 - Logical network N289 has no load.
WARNING:LIT:243 - Logical network N290 has no load.
WARNING:LIT:243 - Logical network N291 has no load.
WARNING:LIT:243 - Logical network N292 has no load.
WARNING:LIT:243 - Logical network N293 has no load.
WARNING:LIT:243 - Logical network N294 h
as no load.
WARNING:LIT:243 - Logical network N295 has no load.
WARNING:LIT:243 - Logical network plb_v46_0_M_abort<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MBusy<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MIRQ<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_MRearbitrate<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<10> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<11> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<12> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<13> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<14> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<15> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<16> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<17> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<18> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<19> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<1> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<20> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<21> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<22> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<23> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<24> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<25> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<26> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<27> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<28> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<29> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<2> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<30> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<31> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<3> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<4> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<5> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<7> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<8> has no load.
WARNING:LIT:243 - Logical network plb_v46_0_PLB_UABus<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0_PPC440MC_MIMCADDRESS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0_jtagppc_bus_C405JTGTDOEN has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no
   load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SCL_I has no load.
WARNING:LIT:243 - Logical network xps_tft_0_TFT_IIC_SDA_I has no load.
WARNING:LIT:243 - Logical network fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF
   has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMWRITEBACKOK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMFLUSH has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3TXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDIVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMDECIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECSTORE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRTIMEOUTWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSRCE has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMOPERANDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXSRCRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE0 has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMMSRFE1 has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMMSREE has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRWRITE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRREAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440MACHINECHECK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECFPUOP has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMNEXTINSTRREADY has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCCYCLE has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCCPMINTERCONNECTBUSY has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRCOMP has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLOAD has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECNONAUTON has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXEOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMENDIAN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLRSTENGINEACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWAIT has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMWDIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLRXDSTRDYN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXSOPN has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMCORESLEEPREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMTIMERRESETREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBREARBITRATE has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440CPMFITIRPTREQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXSOFN has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTOUT has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3RXIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRDACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCEICINTERCONNECTIRQ has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBADDRACK has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBWRBTERM has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDVALID has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRADATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMRDERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRABUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA1LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECLDSTXFERSIZE<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXD<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440DBGSYSTEMCONTROL<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDWDADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMBUSY<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCEXECUTIONSTATUS<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<0> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<1> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<2> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<3> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<4> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<5> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<6> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<7> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<8> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<9> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<10> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<11> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<12> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRIGGEREVENTTYPE<13> has no
   load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADDATA<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB0_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<32> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<33> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<34> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<35> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<36> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<37> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<38> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<39> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<40> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<41> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<42> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<43> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<44> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<45> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<46> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<47> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<48> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<49> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<50> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<51> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<52> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<53> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<54> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<55> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<56> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<57> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<58> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<59> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<60> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<61> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<62> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<63> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<64> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<65> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<66> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<67> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<68> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<69> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<70> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<71> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<72> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<73> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<74> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<75> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<76> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<77> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<78> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<79> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<80> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<81> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<82> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<83> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<84> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<85> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<86> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<87> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<88> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<89> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<90> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<91> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<92> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<93> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<94> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<95> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<96> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<97> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<98> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<99> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<100> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<101> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<102> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<103> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<104> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<105> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<106> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<107> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<108> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<109> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<110> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<111> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<112> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<113> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<114> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<115> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<116> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<117> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<118> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<119> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<120> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<121> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<122> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<123> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<124> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<125> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<126> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBRDDBUS<127> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBMWRERR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMINSTRUCTION<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMRBDATA<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/SPLB1_Error<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCS1PLBSSIZE<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMLOADBYTEADDR<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/APUFCMDECUDI<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCBRANCHSTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA3LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDMDCRDBUSOUT<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<6> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<7> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<8> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<9> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<10> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<11> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<12> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<13> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<14> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<15> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<16> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<17> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<18> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<19> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<20> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<21> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<22> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<23> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<24> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<25> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<26> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<27> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<28> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<29> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<30> has no load.
WARNING:LIT:243 - Logical network ppc440_0/PPCDSDCRDBUSIN<31> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/DMA2LLTXREM<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<0> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<1> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<2> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<3> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<4> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<5> has no load.
WARNING:LIT:243 - Logical network ppc440_0/C440TRCTRACESTATUS<6> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/Bus_Error_Det has no load.
WARNING:LIT:243 - Logical network plb_v46_0/SPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network plb_v46_0/MPLB_Rst<0> has no load.
WARNING:LIT:243 - Logical network
   xps_bram_if_cntlr_1/xps_bram_if_cntlr_1/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_A
   TTACH/I_DBEAT_CONTROL/I_DBEAT_CNTR/STRUCTURAL_A_GEN.I_ADDSUB_GEN[4].MUXCY_I/L
   O has no load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<0> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<1> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<2> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<3> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<4> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<5> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<6> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<7> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<8> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<9> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<10> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<11> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<12> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<13> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<14> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<15> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<16> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<17> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<18> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<19> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<20> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<21> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<22> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<23> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<24> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<25> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<26> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<27> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<28> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<29> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<30> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<31> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<32> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<33> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<34> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<35> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<36> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<37> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<38> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<39> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<40> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<41> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<42> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<43> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<44> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<45> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<46> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<47> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<48> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<49> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<50> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<51> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<52> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<53> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<54> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<55> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<56> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<57> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<58> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<59> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<60> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<61> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<62> has no
   load.
WARNING:LIT:243 - Logical network xps_bram_if_cntlr_1_bram/BRAM_Din_B<63> has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_CTRL_I/Addr_Counters[3].MUXCY_L_I/LO
   has no load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/WRITE_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network
   IIC_EEPROM/IIC_EEPROM/X_IIC/READ_FIFO_I/Addr_Counters[3].MUXCY_L_I/LO has no
   load.
WARNING:LIT:243 - Logical network DDR2_SDRAM/idelay_ctrl_rdy has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/Ddis has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out1N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/dtrN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/out2N has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/rtsN has no load.
WARNING:LIT:243 - Logical network RS232_Uart_1/baudoutN has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.rx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   RS232_Uart_1/RS232_Uart_1/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_bl
   ock_1/srl_fifo_rbu_f_i1/CNTR_INCR_DECR_ADDN_F_I/STRUCTURAL_A_GEN.Addr_Counter
   s[4].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rnw_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_rpn_reg has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ce_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_qwen_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_ben_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<0> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<1> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<2> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<3> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<4> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<5> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/EMC_CTRL_I/IO_REGISTERS_I/mem_a_reg<6> has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/GEN_WRITE_BUFFER.WR_DATA_BUFFER/GEN_STRUCTURAL.C_DEPTH_LT_17.Addr_Counte
   rs[3].MUXCY_L_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/RESPONSE_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].M
   UXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   FLASH/FLASH/MCH_PLB_IPIF_I/NO_CHNL_IF_GEN.PLBV46_SLAVE_BURST_I/I_SLAVE_ATTACH
   MENT/I_BURST_SUPPORT/CONTROL_DBEAT_CNTR_I/STRUCTURAL_A_GEN.I_ADDSUB_GEN[7].MU
   XCY_I/LO has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStat_0 has no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientTxStatsVld_0 has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStatsByteVld_0 has
   no load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<6> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<5> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<2> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<1> has no
   load.
WARNING:LIT:243 - Logical network Hard_Ethernet_MAC/ClientRxStats_0<0> has no
   load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/valid has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_CSUM_FIFO/NOT_V6_OR_S6.I_SYNC_
   FIFO_BRAM/dout<0> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_TX0/I_TX_TEMAC_IF/I_TX_CL_IF/I_TX_CLIEN
   T_FIFO/LEGACY_COREGEN_DEPTH.NO_S6_OR_V6.I_ASYNC_FIFO_BRAM/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_O
R_S6.ELASTIC_FIFO/prog_full has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM1/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM2/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM3/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM6/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM4/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM5/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM7/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM8/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM9/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM10/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM13/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM11/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM12/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM14/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM15/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM16/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM17/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM20/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM18/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM19/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM21/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM22/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM23/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM24/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM27/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM25/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM26/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM28/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM29/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM30/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM31/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM34/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM32/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM33/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM35/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM36/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM37/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM38/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM41/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM39/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM40/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM42/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM43/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM44/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM45/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM48/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM46/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM47/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM51/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM49/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM50/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM54/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM52/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM53/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM55/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM56/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM57/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM58/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM61/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM59/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM60/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM62/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM63/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM64/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM65/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM68/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM66/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM67/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM69/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM70/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM71/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/NO_INCLUDE_RX_VLAN.I_RX_LL_IF/NOT_V
   6_OR_S6.ELASTIC_FIFO/BU3/U0/grf.rf/mem/gdm.dm/Mram_RAM72/SPO has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<35> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<34> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<33> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<32> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<31> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<30> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<29> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<28> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<27> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<26> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<25> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<24> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<23> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<22> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<21> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<20> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<19> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<18> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<17> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<16> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<15> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<14> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<13> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<12> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<11> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<10> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<9> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<8> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<7> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<6> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<5> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<4> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<3> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<2> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<1> has no load.
WARNING:LIT:243 - Logical network
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/I_RX0/I_RX_CL_IF/I_RX_MEM/NOT_V6_OR_S6.I_
   TRUE_DUAL_PORT_BLK_MEM_GEN/douta<0> has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/STRU
   CTURAL_A_GEN.I_ADDSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network
   xps_timer_0/xps_timer_0/TC_CORE_I/COUNTER_0_I/COUNTER_I/STRUCTURAL_A_GEN.I_AD
   DSUB_GEN[32].MUXCY_I/LO has no load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT0 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/DBGC405DEBUGHALT1 has no
   load.
WARNING:LIT:243 - Logical network jtagppc_cntlr_inst/JTGC405TMS1 has no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/RstcPPCresetcore_1 has no load.
WARNING:LIT:243 - Logical network proc_sys_reset_0/proc_sys_reset_0/MB_Reset has
   no load.
WARNING:LIT:243 - Logical network
   proc_sys_reset_0/proc_sys_reset_0/Peripheral_Reset<0> has no load.
WARNING:LIT:243 - Logical network xps_tft_0/MD_error has no load.
Mapping design into LUTs...
Writing file system_map.ngm...
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_
bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAU connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9
   of frag REGCLKAL connected to power/ground net
   xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9_REGCLKAL_tiesig
Running directed packing...
WARNING:Pack:2515 - The LUT-1 inverter
   "Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0" failed to join
   the OLOGIC comp matched to output buffer
   "fpga_0_Hard_Ethernet_MAC_TemacPhy_RST_n_pin_OBUF".  This may result in
   suboptimal timing.  The LUT-1 inverter
   Hard_Ethernet_MAC/Hard_Ethernet_MAC/TemacPhy_RST_n1_INV_0 drives multiple
   loads.
WARNING:Pack:2515 - The LUT-1 inverter
   "xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0" failed to join
   the OLOGIC comp matched to output buffer "xps_tft_0_TFT_HSYNC_pin_OBUF". 
   This may result in suboptimal timing.  The LUT-1 inverter
   xps_tft_0/xps_tft_0/TFT_CTRL_I/VSYNC_U3/Clk_stb_inv1_INV_0 drives multiple
   loads.
Running delay-based LUT packing...
Updating timing models...
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP "TNM_CLK0" TS_MC_CLK * 4 ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns DATAPATHONLY ignored during timing
   analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_tx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP "clk_client_rx0" 8 ns DATAPATHONLY ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO TIMEGRP "REFCLK" 5 ns DATAPATHONLY ignored
   during timing analysis.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 1 secs 
Total CPU  time at the beginning of Placer: 1 mins 
Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:1365828f) REAL time: 1 mins 7 secs 
Phase 2.7  Design Feasibility Check
WARNING:Place:838 - An IO Bus with more than one IO standard is found.
   Components associated with this bus are as follows: 
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<7>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<6>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<5>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<4>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<3>   IOSTANDARD = LVCMOS25
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<2>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<1>   IOSTANDARD = LVCMOS18
   	 Comp: fpga_0_LEDs_8Bit_GPIO_IO_pin<0>   IOSTANDARD = LVCMOS18
Phase 2.7  Design Feasibility Check (Checksum:1365828f) REAL time: 1 mins 7 secs 
Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:682f1c92) REAL time: 1 mins 7 secs 
Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:3b206b9d) REAL time: 1 mins 8 secs 
Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 14 secs 
Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:3b206b9d) REAL time: 4 mins 15 secs 
Phase 7.2  Initial Clock and IO Placement
There are 16 clock regions on the target FPGA device:
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y7:                        | CLOCKREGION_X1Y7:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y6:                        | CLOCKREGION_X1Y6:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y5:                        | CLOCKREGION_X1Y5:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y4:                        | CLOCKREGION_X1Y4:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y3:                        | CLOCKREGION_X1Y3:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y2:                        | CLOCKREGION_X1Y2:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 3 in use      |   4 edge BUFIOs available, 0 in use      |
|   2 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y1:                        | CLOCKREGION_X1Y1:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 2 in use      |   4 edge BUFIOs available, 0 in use      |
|   0 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
| CLOCKREGION_X0Y0:                        | CLOCKREGION_X1Y0:                        |
|   2 BUFRs available, 0 in use            |   2 BUFRs available, 0 in use            |
|   4 Regional Clock Spines, 0 in use      |   4 Regional Clock Spines, 0 in use      |
|   4 edge BUFIOs available, 0 in use      |   4 edge BUFIOs available, 0 in use      |
|   4 center BUFIOs available, 0 in use    |                                          |
|                                          |                                          |
|------------------------------------------|------------------------------------------|
Clock-Region: <CLOCKREGION_X0Y1>
  key resource utilizations (used/available): edge-bufios - 2/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y2>
  key resource utilizations (used/available): edge-bufios - 3/4; center-bufios - 0/2; bufrs - 0/2; regional-clock-spines - 0/4
|-------------------
----------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|   8  |  0  |  0 |   60   |   60   |  1280 |   640 |  1920 |   0  |   0  |  1  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
Clock-Region: <CLOCKREGION_X0Y6>
  key resource utilizations (used/available): edge-bufios - 3/4; bufrs - 0/2; regional-clock-spines - 0/4
|-----------------------------------------------------------------------------------------------------------------------------------------------------------
|       |    clock    | BRAM |     |    |        |        |       |       |       |      |      |     |      |
|       |    region   | FIFO | DCM | GT | ILOGIC | OLOGIC |   FF  |  LUTM |  LUTL | MULT | EMAC | PPC | PCIe | <- (Types of Resources in Clock Region)
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Upper Region|  24  |  0  |  0 |   80   |   80   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the upper region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       |CurrentRegion|  24  |  4  |  0 |   40   |   40   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the current region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
|       | Lower Region|  24  |  2  |  0 |   60   |   60   |  3200 |  1600 |  4800 |   0  |   0  |  0  |   0  | <- Available resources in the lower region
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| clock |    region   |                                                                                      -----------------------------------------------
|  type |  expansion  |                                                                                      | <IO/Regional clock Net Name>
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
| BUFIO |             |   0  |  0  |  0 |    9   |    0   |     0 |     0 |     0 |   0  |   0  |  0  |   0  | "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>"
|-------|-------------|------|-----|----|--------|--------|-------|-------|-------|------|------|-----|------|----------------------------------------------
######################################################################################
# REGIONAL CLOCKING RESOURCE DISTRIBUTION UCF REPORT:
#
# Number of Regional Clocking Regions in the device: 16  (4 clock spines in each)
# Number of Regional Clock Networks used in this design: 8 (each network can be
# composed of up to 3 clock spines and cover up to 3 regional clock regions)
# 
######################################################################################
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" driven by "BUFIO_X0Y27"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[7].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y27" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<7>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" driven by "BUFIO_X0Y9"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[0].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y9" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<0>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" driven by "BUFIO_X0Y11"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[4].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y11" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<4>" RANGE =
CLOCKREGION_X0Y2;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" driven by "BUFIO_X0Y4"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[1].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y4" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<1>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" driven by "BUFIO_X0Y25"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[5].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y25" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<5>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" driven by "BUFIO_X0Y7"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[2].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y7" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<2>" RANGE =
CLOCKREGION_X0Y1;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" driven by "BUFIO_X0Y26"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[6].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y26" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<6>" RANGE =
CLOCKREGION_X0Y6;
# IO-Clock "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" driven by "BUFIO_X0Y10"
INST "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/gen_dqs[3].u_iob_dqs/u_bufio_dqs" LOC =
"BUFIO_X0Y10" ;
NET "DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" TNM_NET =
"TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
TIMEGRP "TN_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" AREA_GROUP =
"CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" ;
AREA_GROUP "CLKAG_DDR2_SDRAM/DDR2_SDRAM/u_ddr2_top/u_mem_if_top/u_phy_top/u_phy_io/delayed_dqs<3>" RANGE =
CLOCKREGION_X0Y2;
WARNING:Place:971 - A GCLK / GCLK clock component pair have been found that are not placed at an optimal GCLK / GCLK
   site pair. The GCLK component
   <clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST> is placed at site
   <BUFGCTRL_X0Y6>. The corresponding GCLK component
   <Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0> is placed at site
   <BUFGCTRL_X0Y31>. The GCLK site can use the fast path to the other GCLK if both the GCLK components are placed in the
   same half of the device (TOP or BOTTOM). You may want to analyze why this problem exists and correct it. This is not
   an error so processing will continue.
Phase 7.2  Initial Clock and IO Placement (Checksum:3962e03f) REAL time: 4 mins 18 secs 
Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 18 secs 
..........
...................
.............
...............
................
.................
..................
......................
..
Phase 9.30  Global Clock Region Assignment
######################################################################################
# GLOBAL CLOCK NET DISTRIBUTION UCF REPORT:
#
# Number of Global Clock Regions : 16
# Number of Global Clock Networks: 12
#
# Clock Region Assignment: SUCCESSFUL
# Location of Clock Components
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y7" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT1.CLKOUT1_BUFG_INST" LOC = "BUFGCTRL_X0Y0" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_rx_0" LOC = "BUFGCTRL_X0Y30" ;
INST "Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_YES_01.bufg_tx_0" LOC = "BUFGCTRL_X0Y31" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT2.CLKOUT2_BUFG_INST" LOC = "BUFGCTRL_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y8" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_BUFG_for_CLKFBOUT.CLKFB_BUFG_INST" LOC = "BUFGCTRL_X0Y2" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP/BUFG" LOC = "BUFGCTRL_X0Y9" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT3.CLKOUT3_BUFG_INST" LOC = "BUFGCTRL_X0Y3" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y6" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT0.CLKOUT0_BUFG_INST" LOC = "BUFGCTRL_X0Y4" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/Using_BUFG_for_CLKOUT4.CLKOUT4_BUFG_INST" LOC = "BUFGCTRL_X0Y5" ;
INST "fpga_0_clk_1_sys_clk_pin" LOC = "AH15" ;
INST "fpga_0_Hard_Ethernet_MAC_GMII_RX_CLK_0_pin" LOC = "H17" ;
INST "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin" LOC = "AH17" ;
INST "fpga_0_Hard_Ethernet_MAC_MII_TX_CLK_0_pin" LOC = "K17" ;
INST "clock_generator_0/clock_generator_0/Using_PLL1.PLL1_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y1" ;
INST "clock_generator_0/clock_generator_0/Using_PLL0.PLL0_INST/PLL_INST/Using_PLL_ADV.PLL_ADV_inst" LOC = "PLL_ADV_X0Y0" ;
# clk_25_0000MHz driven by BUFGCTRL_X0Y7
NET "clk_25_0000MHz" TNM_NET = "TN_clk_25_0000MHz" ;
TIMEGRP "TN_clk_25_0000MHz" AREA_GROUP = "CLKAG_clk_25_0000MHz" ;
AREA_GROUP "CLKAG_clk_25_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHz90PLL0_ADJUST driven by BUFGCTRL_X0Y0
NET "clk_200_0000MHz90PLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHz90PLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHz90PLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHz90PLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHz90PLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/RxClientClk_0 driven by BUFGCTRL_X0Y30
NET "Hard_Ethernet_MAC/RxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/RxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/RxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/RxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# Hard_Ethernet_MAC/TxClientClk_0 driven by BUFGCTRL_X0Y31
NET "Hard_Ethernet_MAC/TxClientClk_0" TNM_NET = "TN_Hard_Ethernet_MAC/TxClientClk_0" ;
TIMEGRP "TN_Hard_Ethernet_MAC/TxClientClk_0" AREA_GROUP = "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" ;
AREA_GROUP "CLKAG_Hard_Ethernet_MAC/TxClientClk_0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0 driven by BUFGCTRL_X0Y1
NET "clk_200_0000MHzPLL0" TNM_NET = "TN_clk_200_0000MHzPLL0" ;
TIMEGRP "TN_clk_200_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6> driven by BUFGCTRL_X0Y8
NET "clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6> driven by BUFGCTRL_X0Y2
NET "clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" TNM_NET = "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
TIMEGRP "TN_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" AREA_GROUP = "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" ;
AREA_GROUP "CLKAG_clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1 ;
# fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP driven by BUFGCTRL_X0Y9
NET "fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" TNM_NET = "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
TIMEGRP "TN_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" AREA_GROUP = "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" ;
AREA_GROUP "CLKAG_fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_200_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y3
NET "clk_200_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_200_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_200_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_200_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_200_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_125_0000MHz driven by BUFGCTRL_X0Y6
NET "clk_125_0000MHz" TNM_NET = "TN_clk_125_0000MHz" ;
TIMEGRP "TN_clk_125_0000MHz" AREA_GROUP = "CLKAG_clk_125_0000MHz" ;
AREA_GROUP "CLKAG_clk_125_0000MHz" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_100_0000MHzPLL0_ADJUST driven by BUFGCTRL_X0Y4
NET "clk_100_0000MHzPLL0_ADJUST" TNM_NET = "TN_clk_100_0000MHzPLL0_ADJUST" ;
TIMEGRP "TN_clk_100_0000MHzPLL0_ADJUST" AREA_GROUP = "CLKAG_clk_100_0000MHzPLL0_ADJUST" ;
AREA_GROUP "CLKAG_clk_100_0000MHzPLL0_ADJUST" RANGE =   CLOCKREGION_X0Y0, CLOCKREGION_X1Y0, CLOCKREGION_X0Y1, CLOCKREGION_X1Y1, CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION
_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# clk_400_0000MHzPLL0 driven by BUFGCTRL_X0Y5
NET "clk_400_0000MHzPLL0" TNM_NET = "TN_clk_400_0000MHzPLL0" ;
TIMEGRP "TN_clk_400_0000MHzPLL0" AREA_GROUP = "CLKAG_clk_400_0000MHzPLL0" ;
AREA_GROUP "CLKAG_clk_400_0000MHzPLL0" RANGE =   CLOCKREGION_X0Y2, CLOCKREGION_X1Y2, CLOCKREGION_X0Y3, CLOCKREGION_X1Y3, CLOCKREGION_X0Y4, CLOCKREGION_X1Y4, CLOCKREGION_X0Y5, CLOCKREGION_X1Y5, CLOCKREGION_X0Y6, CLOCKREGION_X1Y6, CLOCKREGION_X0Y7, CLOCKREGION_X1Y7 ;
# NOTE: 
# This report is provided to help reproduce successful clock-region 
# assignments. The report provides range constraints for all global 
# clock networks, in a format that is directly usable in ucf files. 
#
#END of Global Clock Net Distribution UCF Constraints
######################################################################################
######################################################################################
GLOBAL CLOCK NET LOADS DISTRIBUTION REPORT:
Number of Global Clock Regions : 16
Number of Global Clock Networks: 12
Clock Region Assignment: SUCCESSFUL
Clock-Region: <CLOCKREGION_X0Y0> 
 key resource utilizations (used/available): global-clocks - 2/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     38 |    336 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |     38 |    336 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y0> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     66 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |    130 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y1> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     11 |      0 |      0 |      0 |      0 |      0 |      0 |     32 |    384 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     18 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    103 |clk_200_0000MHzPLL0_ADJUST
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL0_CLK_OUT<6>
      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |clock_generator_0/clock_generator_0/PLL1_CLK_OUT<6>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      2 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |     38 |    491 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y1> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     24 |    361 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     17 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     11 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    372 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y2> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    573 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     12 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      6 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |    196 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     41 |      0 |      0 |      0 |      0 |      2 |      0 |     14 |    781 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y2> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      0 |      0 |     36 |    451 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      0 |      5 |      0 |      0 |      0 |      0 |      1 |      0 |     36 |    470 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y3> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      0 |      0 |     10 |    298 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     82 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      3 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      8 |     18 |      0 |      0 |      1 |      0 |      2 |      0 |     12 |    427 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y3> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |    707 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |clk_25_0000MHz
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      9 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      8 |    717 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |     60 |     60 |      0 |      0 |      1 |      0 |      2 |     16 |    640 |   1280 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |     20 |      0 |      0 |      0 |      0 |      0 |      0 |      6 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |clk_125_0000MHz
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     35 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      8 |     20 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      6 |      0 |      0 |      0 |     10 |     20 |      0 |      0 |      0 |      0 |      2 |      1 |     14 |    396 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y4> 
 key resource utilizations (used/available): global-clocks - 6/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     34 |Hard_Ethernet_MAC/RxClientClk_0
      1 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |     12 |Hard_Ethernet_MAC/TxClientClk_0
      7 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |     20 |    587 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |clk_125_0000MHz
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |     16 |     26 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     19 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     16 |     26 |      0 |      4 |      0 |      0 |      1 |      0 |     20 |    652 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      2 |      1 |      0 |     60 |     60 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |Hard_Ethernet_MAC/TxClientClk_0
      1 |      0 |      0 |      0 |      4 |     10 |      0 |      0 |      0 |      0 |      0 |      0 |     64 |    522 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     49 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |     12 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |     22 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     90 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      1 |      0 |      0 |      0 |      4 |     33 |      0 |      0 |      0 |      0 |      2 |      0 |     64 |    673 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y5> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     10 |      0 |      0 |      0 |     40 |     40 |     16 |      1 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    101 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     31 |Hard_Ethernet_MAC/TxClientClk_0
      2 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    110 |    342 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     14 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      4 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |    110 |    488 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y6> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      4 |      2 |      0 |     40 |     40 |      0 |      0 |      0 |      0 |      1 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    421 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |     27 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |clk_200_0000MHz90PLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      8 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    226 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |     35 |      0 |      0 |      0 |      0 |      1 |      0 |      2 |    649 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y6> 
 key resource utilizations (used/available): global-clocks - 5/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      1 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     69 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/TxClientClk_0
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      0 |      0 |     26 |    341 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |fpga_0_SysACE_CompactFlash_SysACE_CLK_pin_BUFGP
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      2 |      1 |      0 |      0 |      0 |      0 |      1 |      0 |     26 |    418 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X0Y7> 
 key resource utilizations (used/available): global-clocks - 3/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
     12 |      0 |      0 |      0 |     80 |     80 |      0 |      0 |      0 |      0 |      2 |      0 |   1600 |   3200 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |    221 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |    210 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      2 |      0 |      2 |    431 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
Clock-Region: <CLOCKREGION_X1Y7> 
 key resource utilizations (used/available): global-clocks - 4/10 ;
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
   BRAM |    DCM |    PLL |     GT | ILOGIC | OLOGIC |   MULT |  TEMAC |    PPC |   PCIE | IDLYCT | BUFGCT |    LUT |     FF | <- (Types of Resources in this  Region)
   FIFO |        |        |        |        |        |        |        |        |        |        |        |        |        |
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      8 |      0 |      0 |      0 |     40 |     40 |     16 |      0 |      0 |      0 |      1 |      0 |   1920 |   2880 | <- (Available Resources in this Region)
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
        |        |        |        |        |        |        |        |        |        |        |        |        |        | <Global clock Net Name>
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      4 |Hard_Ethernet_MAC/RxClientClk_0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     10 |    319 |clk_100_0000MHzPLL0_ADJUST
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |      0 |      0 |clk_200_0000MHzPLL0
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |     44 |clk_200_0000MHzPLL0_ADJUST
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      0 |      1 |      0 |     10 |    367 | Total 
--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+--------+----------------------------------------
NOTE:
The above detailed report is the initial placement of the logic after the clock region assignment. The final placement
may be significantly different because of the various optimization steps which will follow. Specifically, logic blocks
maybe moved to adjacent clock-regions as long as the "number of clocks per region" constraint is not violated.
# END of Global Clock Net Loads Distribution Report:
######################################################################################
Phase 9.30  Global Clock Region Assignment (Checksum:3962e03f) REAL time: 4 mins 44 secs 
Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 45 secs 
Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:3962e03f) REAL time: 4 mins 45 secs 
Phase 12.8  Global Placement
............
................
.....
.........
..........
..........
...........
...........
..............
...............
................
...................
....................
.......
....
..............
................
...................
.
..........
.........
..........
..........
......
..........
......
...........
..........
..........
................
........
.................
...
.......
.......
...........
...........
..........
..............
.................
..........
.....
........
.......
...........
........
..............
........
...............
..........
......
....
............
Phase 12.8  Global Placement (Checksum:d68719e4) REAL time: 6 mins 49 secs 
Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:d68719e4) REAL time: 6 mins 49 secs 
Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:d68719e4) REAL time: 6 mins 51 secs 
Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:b72a6050) REAL time: 7 mins 59 secs 
Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:b72a6050) REAL time: 8 mins 1 secs 
Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:b72a6050) REAL time: 8 mins 2 secs 
Total REAL time to Placer completion: 8 mins 3 secs 
Total CPU  time to Placer completion: 8 mins 
Running post-placement packing...
Writing output files...
Design Summary:
Number of errors:      0
Number of warnings: 1076
Slice Logic Utilization:
  Number of Slice Registers:                 7,859 out of  44,800   17%
    Number used as Flip Flops:               7,859
  Number of Slice LUTs:                      7,318 out of  44,800   16%
    Number used as logic:                    7,077 out of  44,800   15%
      Number using O6 output only:           6,426
      Number using O5 output only:             282
      Number using O5 and O6:                  369
    Number used as Memory:                     201 out of  13,120    1%
      Number used as Dual Port RAM:             72
        Number using O5 and O6:                 72
      Number used as Shift Register:           129
        Number using O6 output only:           129
    Number used as exclusive route-thru:        40
  Number of route-thrus:                       329
    Number using O6 output only:               317
    Number using O5 output only:                 8
    Number using O5 and O6:                      4
Slice Logic Distribution:
  Number of occupied Slices:                 4,575 out of  11,200   40%
  Number of LUT Flip Flop pairs used:       10,959
    Number with an unused Flip Flop:         3,100 out of  10,959   28%
    Number with an unused LUT:               3,641 out of  10,959   33%
    Number of fully used LUT-FF pairs:       4,218 out of  10,959   38%
    Number of unique control sets:           1,073
    Number of slice register sites lost
      to control set restrictions:           2,472 out of  44,800    5%
  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.
IO Utilization:
  Number of bonded IOBs:                       269 out of     640   42%
    Number of LOCed IOBs:                      269 out of     269  100%
    IOB Flip Flops:                            477
Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      25 out of     148   16%
    Number using BlockRAM only:                 23
    Number using FIFO only:                      2
    Total primitives used:
      Number of 36k BlockRAM used:              19
      Number of 18k BlockRAM used:               6
      Number of 36k FIFO used:                   2
    Total Memory used (KB):                    864 out of   5,328   16%
  Number of BUFG/BUFGCTRLs:                     12 out of      32   37%
    Number used as BUFGs:                       11
    Number used as BUFGCTRLs:                    1
  Number of IDELAYCTRLs:                         5 out of      22   22%
  Number of BUFIOs:                              8 out of      80   10%
  Number of PLL_ADVs:                            2 out of       6   33%
  Number of PPC440s:                             1 out of       1  100%
  Number of TEMACs:                              1 out of       2   50%
Average Fanout of Non-Clock Nets:                3.43
Peak Memory Usage:  1102 MB
Total REAL time to MAP completion:  8 mins 22 secs 
Total CPU time to MAP completion:   8 mins 19 secs 
Mapping completed.
See MAP report file "system_map.mrp" for details.
#----------------------------------------------#
# Starting program par
# par -ise ../__xps/ise/system.ise -w -ol high system_map.ncd system.ncd
system.pcf 
#----------------------------------------------#
Release 11.5 - par L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/data/parBmgr.acd> with local file
</opt/Xilinx/11.5/ISE/data/parBmgr.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Constraints file: system.pcf.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP       
   "TNM_CLK0" TS_MC_CLK * 4; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns  
        DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FROM TIMEGRP "PLBCLK" TO TIMEGRP       
   "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_tx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_tx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FROM TIMEGRP "REFCLK" TO TIMEGRP       
   "clk_client_rx0" 8 ns DATAPATHONLY; ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FROM TIMEGRP "clk_client_rx0" TO       
   TIMEGRP "REFCLK" 5 ns DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
Device speed data version:  "PRODUCTION 1.66 2010-02-13".
Device Utilization Summary:
   Number of BUFGs                          11 out of 32     34%
   Number of BUFGCTRLs                       1 out of 32      3%
   Number of BUFIOs                          8 out of 80     10%
   Number of FIFO36_72_EXPs                  2 out of 148     1%
      Number of LOCed FIFO36_72_EXPs         2 out of 2     100%
   Number of IDELAYCTRLs                     5 out of 22     22%
      Number of LOCed IDELAYCTRLs            2 out of 5      40%
   Number of ILOGICs                       120 out of 800    15%
      Number of LOCed ILOGICs                8 out of 120     6%
   Number of External IOBs                 269 out of 640    42%
      Number of LOCed IOBs                 269 out of 269   100%
   Number of IODELAYs                       91 out of 800    11%
      Number of LOCed IODELAYs               8 out of 91      8%
   Number of JTAGPPCs                        1 out of 1     100%
   Number of OLOGICs                       241 out of 800    30%
   Number of PLL_ADVs                        2 out of 6      33%
   Number of PPC440s                         1 out of 1     100%
   Number of RAMB18X2s                       2 out of 148     1%
   Number of RAMB18X2SDPs                    2 out of 148     1%
   Number of RAMB36_EXPs                    19 out of 148    12%
      Number of LOCed RAMB36_EXPs            2 out of 19     10%
   Number of TEMACs                          1 out of 2      50%
   Number of Slice Registers              7859 out of 44800  17%
      Number used as Flip Flops           7859
      Number used as Latches                 0
      Number used as LatchThrus              0
   Number of Slice LUTS                   7318 out of 44800  16%
   Number of Slice LUT-Flip Flop pairs   10959 out of 44800  24%
Overall effort level (-ol):   High 
Router effort level (-rl):    High 
Starting initial Timing Analysis.  REAL time: 32 secs 
Finished initial Timing Analysis.  REAL time: 32 secs 
WARNING:Par:288 - The signal fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF has no load.  PAR will not attempt to route
   this signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<30> has no load.  PAR will not attempt to route this
   signal.
WARNING:Par:288 - The signal xps_bram_if_cntlr_1_port_BRAM_Addr<31> has no load.  PAR will not attempt to route this
   signal.
Starting Router
Phase  1  : 50454 unrouted;      REAL time: 36 secs 
INFO:Route:538 - One or more MIG cores have been detected in your design and have been successfully
   placed and routed. These MIG core(s) have critical skew and delay requirements 
   that are independent of the user (UCF) timing constraints. These MIG-related timing 
   constraints have been successfully met in this design. However, the user must verify
   separately that all timing constraints specified in the UCF file have been met.
Phase  2  : 43033 unrouted;      REAL time: 42 secs 
Phase  3  : 15130 unrouted;      REAL time: 1 mins 14 secs 
Phase  4  : 15172 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 26 secs 
Updating file: system.ncd with current fully routed design.
Phase  5  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 48 secs 
Phase  6  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 48 secs 
Phase  7  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 48 secs 
Phase  8  : 0 unrouted; (Setup:0, Hold:78, Component Switching Limit:0)     REAL time: 1 mins 48 secs 
Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 54 secs 
Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 2 mins 1 secs 
Total REAL time to Router completion: 2 mins 1 secs 
Total CPU time to Router completion: 2 mins 
Partition Implementation Status
-------------------------------
  No Partitions were found in this design.
-------------------------------
Generating "PAR" statistics.
**************************
Generating Clock Report
**************************
+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|clk_100_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y4| No   | 3043 |  0.521     |  2.060      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHz90PLL |              |      |      |            |             |
|            0_ADJUST | BUFGCTRL_X0Y0| No   |  164 |  0.289     |  2.028      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Rx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y30| No   |  102 |  0.276     |  2.006      |
+---------------------+--------------+------+------+------------+-------------+
|Hard_Ethernet_MAC/Tx |              |      |      |            |             |
|         ClientClk_0 |BUFGCTRL_X0Y31| No   |   40 |  0.329     |  2.016      |
+---------------------+--------------+------+------+------------+-------------+
|clk_200_0000MHzPLL0_ |              |      |      |            |             |
|              ADJUST | BUFGCTRL_X0Y3| No   |  447 |  0.331     |  2.064      |
+---------------------+--------------+------+------+------------+-------------+
|      clk_25_0000MHz | BUFGCTRL_X0Y7| No   |   66 |  0.398     |  1.998      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<1> |        IO Clk| No   |   17 |  0.083     |  0.380      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<2> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<3> |        IO Clk| No   |   17 |  0.107     |  0.404      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<5> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<4> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<6> |        IO Clk| No   |   17 |  0.096     |  0.393      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2
_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<7> |        IO Clk| No   |   17 |  0.101     |  0.425      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_SysACE_Compac |              |      |      |            |             |
|tFlash_SysACE_CLK_pi |              |      |      |            |             |
|             n_BUFGP | BUFGCTRL_X0Y9| No   |   55 |  0.150     |  1.770      |
+---------------------+--------------+------+------+------------+-------------+
|DDR2_SDRAM/DDR2_SDRA |              |      |      |            |             |
|M/u_ddr2_top/u_mem_i |              |      |      |            |             |
|f_top/u_phy_top/u_ph |              |      |      |            |             |
| y_io/delayed_dqs<0> |        IO Clk| No   |   17 |  0.095     |  0.419      |
+---------------------+--------------+------+------+------------+-------------+
|     clk_125_0000MHz | BUFGCTRL_X0Y6| No   |    2 |  0.000     |  2.011      |
+---------------------+--------------+------+------+------------+-------------+
| clk_200_0000MHzPLL0 | BUFGCTRL_X0Y1| No   |   10 |  0.312     |  1.879      |
+---------------------+--------------+------+------+------------+-------------+
| clk_400_0000MHzPLL0 | BUFGCTRL_X0Y5| No   |    1 |  0.000     |  1.738      |
+---------------------+--------------+------+------+------------+-------------+
|ppc440_0_jtagppc_bus |              |      |      |            |             |
|         _JTGC405TCK |         Local|      |    1 |  0.000     |  1.678      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_Hard_Ethernet |              |      |      |            |             |
|_MAC_MII_TX_CLK_0_pi |              |      |      |            |             |
|             n_IBUFG |         Local|      |    2 |  0.000     |  4.048      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timebase_wdt_0_T |              |      |      |            |             |
|   imebase_Interrupt |         Local|      |    1 |  0.000     |  1.579      |
+---------------------+--------------+------+------+------------+-------------+
|xps_tft_0_IP2INTC_Ir |              |      |      |            |             |
|                  pt |         Local|      |    1 |  0.000     |  1.693      |
+---------------------+--------------+------+------+------------+-------------+
|xps_timer_0_Interrup |              |      |      |            |             |
|                   t |         Local|      |    1 |  0.000     |  1.168      |
+---------------------+--------------+------+------+------------+-------------+
* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
Number of Timing Constraints that were not applied: 17
Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.
----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.012ns|     0.838ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[3].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.027ns|     4.973ns|       0|           0
  L0_CLK_OUT_3_ = PERIOD TIMEGRP         "c | HOLD        |     0.025ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_3_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_DQ_CE = MAXDELAY FROM TIMEGRP "TNM_DQ_ | SETUP       |     0.034ns|     1.866ns|       0|           0
  CE_IDDR" TO TIMEGRP "TNM_DQS_FLOPS"       | HOLD        |     1.003ns|            |       0|           0
     1.9 ns                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[0].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[1].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.045ns|     0.805ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[5].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[2].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[4].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[7].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.047ns|     0.803ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/gen_ |             |            |            |        |            
  dqs[6].u_iob_dqs/en_dqs_sync"         MAX |             |            |            |        |            
  DELAY = 0.85 ns                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.068ns|     9.932ns|       0|           0
  L0_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.180ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin         HIGH 50 |             |            |            |        |            
  %                                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<0>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<1>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<2>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<3>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<4>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<5>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<6>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "DDR2_SDRAM/DDR2_SDRAM/u_ddr2 | MAXDELAY    |     0.071ns|     0.529ns|       0|           0
  _top/u_mem_if_top/u_phy_top/u_phy_io/en_d |             |            |            |        |            
  qs<7>"         MAXDELAY = 0.6 ns          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.310ns|     7.690ns|       0|           0
  L1_CLK_OUT_0_ = PERIOD TIMEGRP         "c | HOLD        |     0.436ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_0_" TS_sys_clk_pin *         1.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_clk_phy_rx0 = PERIOD TIMEGRP "gmi | SETUP       |     0.375ns|     7.125ns|       0|           0
  i_clk_phy_rx0" 7.5 ns HIGH 50%            | HOLD        |     0.412ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     0.425ns|     4.561ns|       0|           0
  L0_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.347ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         2 PHA |             |            |            |        |            
  SE 1.25 ns HIGH 50%                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TIMEGRP "gmii_rx_0" OFFSET = IN 2.5 ns VA | SETUP       |     0.986ns|     1.514ns|       0|           0
  LID 3 ns BEFORE COMP         "fpga_0_Hard | HOLD        |     0.224ns|            |       0|           0
  _Ethernet_MAC_GMII_RX_CLK_0_pin"          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CLK = PERIOD TIMEGRP "mc_clk" 5 ns  | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_delayctrl_clk_200 = PERIOD TIMEGRP "de | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  layctrl_clk_200" 5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |     3.642ns|     1.358ns|       0|           0
  L0_CLK_OUT_2_ = PERIOD TIMEGRP         "c | HOLD        |     0.442ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL0_C | MINPERIOD   |     1.900ns|     3.100ns|       0|           0
  LK_OUT_2_" TS_sys_clk_pin *         2 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     2.306ns|     5.694ns|       0|           0
  OM TIMEGRP "clk_client_tx0" TO         TI | HOLD        |     0.774ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ppc440_0_PPCS0PLBMBUSY = MAXDELAY FROM | SETUP       |     2.775ns|     2.225ns|       0|           0
   TIMEGRP "CPUS" TO TIMEGRP         "ppc44 | HOLD        |     1.544ns|            |       0|           0
  0_0_PPCS0PLBMBUSY" 5 ns                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_PLB_CLIENT_CLK = MAXDELAY FR | SETUP       |     3.221ns|     4.779ns|       0|           0
  OM TIMEGRP "REFCLK" TO TIMEGRP         "P | HOLD        |     2.777ns|            |       0|           0
  LBCLK" 8 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_TX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     5.023ns|     2.977ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.780ns|            |       0|           0
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_tx0 = PERIOD TIMEGRP " | MINHIGHPULSE|     5.100ns|     2.400ns|       0|           0
  gmii_client_clk_tx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_client_clk_rx0 = PERIOD TIMEGRP " | MINPERIOD   |     5.278ns|     2.222ns|       0|           0
  gmii_client_clk_rx0" 7.5 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_ethernet_gtx_clk_125 = PERIOD TIMEGRP  | MINHIGHPULSE|     5.600ns|     2.400ns|       0|           0
  "ethernet_gtx_clk_125" 8 ns HIGH 50%      |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_LL_CLK0_2_RX_CLIENT_CLK0 = MAXDELAY FR | SETUP       |     6.099ns|     1.901ns|       0|           0
  OM TIMEGRP "LLCLK0" TO TIMEGRP         "c | HOLD        |     0.635ns|            |       0|           0
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_LL_CLK0 = MAXDELAY FR | SETUP       |     6.557ns|     1.443ns|       0|           0
  OM TIMEGRP "clk_client_rx0" TO         TI | HOLD        |     0.791ns|            |       0|           0
  MEGRP "LLCLK0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FRO | SETUP       |    11.311ns|     8.689ns|       0|           0
  M TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO      | HOLD        |     1.876ns|            |       0|           0
      TIMEGRP "TNM_CLK90" TS_MC_CLK * 4     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | SETUP       |    14.670ns|    10.660ns|       0|           0
  L1_CLK_OUT_1_ = PERIOD TIMEGRP         "c | HOLD        |     0.359ns|            |       0|           0
  lock_generator_0_clock_generator_0_PLL1_C |             |            |            |        |            
  LK_OUT_1_" TS_sys_clk_pin *         0.25  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP | SETUP       |    15.010ns|     4.990ns|       0|           0
   "TNM_RD_DATA_SEL" TO TIMEGRP         "TN | HOLD        |     0.827ns|            |       0|           0
  M_CLK0" TS_MC_CLK * 4                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM | SETUP       |    15.022ns|     4.978ns|       0|           0
   TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO       | HOLD        |     0.335ns|            |       0|           0
     TIMEGRP "TNM_CLK0" TS_MC_CLK * 4       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.816ns|     2.184ns|       0|           0
  NM_GATE_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.010ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "T | SETUP       |    17.964ns|     2.036ns|       0|           0
  NM_RDEN_DLY" TO TIMEGRP "TNM_CLK0"        | HOLD        |     0.178ns|            |       0|           0
    TS_MC_CLK * 4                           |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGR | SETUP       |    18.088ns|     1.912ns|       0|           0
  P "TNM_CAL_RDEN_DLY" TO TIMEGRP         " | HOLD        |     0.168ns|            |       0|           0
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "fpga_0_SysACE_CompactFlash_SysACE_CL | SETUP       |    26.734ns|     3.266ns|       0|           0
  K_pin_BUFGP/IBUFG" PERIOD = 30 ns         | HOLD        |     0.437ns|            |       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mii_tx_clk0 = PERIOD TIMEGRP "clk_mii_ | MINHIGHPULSE|    37.600ns|     2.400ns|       0|           0
  tx_clk0" 40 ns HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_PL | N/A         |         N/A|         N/A|     N/A|         N/A
  L0_CLK_OUT_4_ = PERIOD TIMEGRP         "c |             |            |            |        |            
  lock_generator_0_clock_generator_0_PLL0_C |             |            |            |        |            
  LK_OUT_4_" TS_sys_clk_pin *         4 HIG |             |            |            |        |            
  H 50%                                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_SPLB2MPLB_xps_tft_0_path" TIG    | SETUP       |         N/A|     4.821ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT_xps_tft_0_path" TIG     | SETUP       |         N/A|     3.281ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_TFT_MPLB_CLOCK_xps_tft_0_path" T | SETUP       |         N/A|     5.332ns|     N/A|           0
  IG                                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_MPLB2TFT1_xps_tft_0_path" TIG    | SETUP       |         N/A|     3.292ns|     N/A|           0
----------------------------------------------------------------------------------------------------------
  TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGR | N/A         |         N/A|         N/A|     N/A|         N/A
  P "TNM_RDEN_SEL_MUX" TO TIMEGRP         " |             |            |            |        |            
  TNM_CLK0" TS_MC_CLK * 4                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_rx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_rx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "clk_client_tx0" TO         TI |             |            |            |        |            
  MEGRP "REFCLK" 5 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "REFCLK" TO TIMEGRP         "c |             |            |            |        |            
  lk_client_tx0" 8 ns DATAPATHONLY          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY FR | N/A         |         N/A|         N/A|     N/A|         N/A
  OM TIMEGRP "PLBCLK" TO TIMEGRP         "R |             |            |            |        |            
  EFCLK" 5 ns DATAPATHONLY                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_gmii_phy_clk_tx0 = PERIOD TIMEGRP "gmi | N/A         |         N/A|         N/A|     N/A|         N/A
  i_phy_clk_tx0" 7.5 ns HIGH 50%            |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_RXPHY0_2_PLB = MAXDELAY FROM TIMEGRP " | N/A         |         N/A|         N/A|     N/A|         N/A
  phy_clk_rx0" TO TIMEGRP "PLBCLK" 8 ns     |             |            |            |        |            
       DATAPATHONLY                         |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.946ns|            0|            0|            0|       133641|
| TS_clock_generator_0_clock_gen|      8.000ns|      7.690ns|          N/A|            0|            0|          248|            0|
| erator_0_PLL1_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     40.000ns|     10.660ns|          N/A|            0|            0|         1027|            0|
| erator_0_PLL1_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     10.000ns|      9.932ns|          N/A|            0|            0|       127081|            0|
| erator_0_PLL0_CLK_OUT_0_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.561ns|          N/A|            0|            0|          630|            0|
| erator_0_PLL0_CLK_OUT_1_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      3.100ns|          N/A|            0|            0|           13|            0|
| erator_0_PLL0_CLK_OUT_2_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.973ns|          N/A|            0|            0|         4642|            0|
| erator_0_PLL0_CLK_OUT_3_      |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      2.500ns|          N/A|          N/A|            0|            0|            0|            0|
| erator_0_PLL0_CLK_OUT_4_      |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
Derived Constraints for TS_MC_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_MC_CLK                      |      5.000ns|      3.100ns|      2.172ns|            0|            0|            0|          474|
| TS_MC_RD_DATA_SEL             |     20.000ns|      4.990ns|          N/A|            0|            0|          128|            0|
| TS_MC_PHY_INIT_DATA_SEL_0     |     20.000ns|      4.978ns|          N/A|            0|            0|           22|            0|
| TS_MC_PHY_INIT_DATA_SEL_90    |     20.000ns|      8.689ns|          N/A|            0|            0|          274|            0|
| TS_MC_GATE_DLY                |     20.000ns|      2.184ns|          N/A|            0|            0|           40|            0|
| TS_MC_RDEN_DLY                |     20.000ns|      2.036ns|          N/A|            0|            0|            5|            0|
| TS_MC_CAL_RDEN_DLY            |     20.000ns|      1.912ns|          N/A|            0|            0|            5|            0|
| TS_MC_RDEN_SEL_MUX            |     20.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints list may indicate that the 
   constraint does not cover any paths or that it has no requested value.
Generating Pad Report.
All signals are completely routed.
WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.
Total REAL time to PAR completion: 2 mins 10 secs 
Total CPU time to PAR completion: 2 mins 10 secs 
Peak Memory Usage:  831 MB
Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.
Number of error messages: 0
Number of warning messages: 12
Number of info messages: 2
Writing design to file system.ncd
PAR done!
#----------------------------------------------#
# Starting program post_par_trce
# trce -ise ../__xps/ise/system.ise -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 11.5 - Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
WARNING:Timing:3223 - Timing constraint TS_MC_RDEN_SEL_MUX = MAXDELAY FROM
   TIMEGRP "TNM_RDEN_SEL_MUX" TO TIMEGRP        "TNM_CLK0" TS_MC_CLK * 4;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_2_TXPHY0 = MAXDELAY FROM TIMEGRP
   "PLBCLK" TO TIMEGRP "clk_phy_tx0" 8 ns        DATAPATHONLY; ignored during
   timing analysis.
WARNING:Timing:3223 - Timing constraint TS_PLB_CLIENT_CLK_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "PLBCLK" TO TIMEGRP        "REFCLK" 5 ns DATAPATHONLY; ignored
   during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_TX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_tx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_TX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_tx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_REF_CLK_2_RX_CLIENT_CLK0 = MAXDELAY
   FROM TIMEGRP "REFCLK" TO TIMEGRP        "clk_client_rx0" 8 ns DATAPATHONLY;
   ignored during timing analysis.
WARNING:Timing:3223 - Timing constraint TS_RX_CLIENT_CLK0_2_REF_CLK = MAXDELAY
   FROM TIMEGRP "clk_client_rx0" TO        TIMEGRP "REFCLK" 5 ns DATAPATHONLY;
   ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 11.5 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
/opt/Xilinx/11.5/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e 3
-xml system.twx system.ncd system.pcf
Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc5vfx70t,-1 (PRODUCTION 1.66 2010-02-13, STEPPING
level 0)
Report level:             error report
--------------------------------------------------------------------------------
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.
Timing summary:
---------------
Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)
Constraints cover 137040 paths, 16 nets, and 45157 connections
Design statistics:
   Minimum period:  10.660ns (Maximum frequency:  93.809MHz)
   Maximum path delay from/to any node:   8.689ns
   Maximum net delay:   0.838ns
   Minimum input required time before clock:   1.514ns
Analysis completed Mon Apr  5 15:56:31 2010
--------------------------------------------------------------------------------
Generating Report ...
Number of warnings: 7
Number of info messages: 3
Total time: 37 secs 
xflow done!
touch __xps/system_routed
xilperl /opt/Xilinx/11.5/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system; cd ..
Release 11.5 - Bitgen L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file </opt/Xilinx/11.5/EDK/virtex5/data/virtex5.acd>
with local file </opt/Xilinx/11.5/ISE/virtex5/data/virtex5.acd>
Loading device for application Rf_Device from file '5vfx70t.nph' in environment
/opt/Xilinx/11.5/ISE:/opt/Xilinx/11.5/EDK.
   "system" is an NCD, version 3.2, device xc5vfx70t, package ff1136, speed -1
Opened constraints file system.pcf.
Mon Apr  5 15:56:48 2010
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_0' updated to placement 'RAMB36_X3Y18' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_1' updated to placement 'RAMB36_X4Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_2' updated to placement 'RAMB36_X3Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_3' updated to placement 'RAMB36_X0Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_4' updated to placement 'RAMB36_X4Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_5' updated to placement 'RAMB36_X4Y17' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_6' updated to placement 'RAMB36_X2Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_7' updated to placement 'RAMB36_X0Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_8' updated to placement 'RAMB36_X3Y16' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_9' updated to placement 'RAMB36_X4Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_10' updated to placement 'RAMB36_X3Y14' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_11' updated to placement 'RAMB36_X3Y15' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_12' updated to placement 'RAMB36_X4Y13' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_13' updated to placement 'RAMB36_X4Y12' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_14' updated to placement 'RAMB36_X3Y11' from design.
INFO:Data2MEM:100 - BRAM 'xps_bram_if_cntlr_1_bram/xps_bram_if_cntlr_1_bram/ramb36_15' updated to placement 'RAMB36_X1Y11' from design.
Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin_IBUF> is incomplete. The signal
   does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<30>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <xps_bram_if_cntlr_1_port_BRAM_Addr<31>> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:1412 - Dangling pins on
   block:<Hard_Ethernet_MAC/Hard_Ethernet_MAC/V5HARD_SYS.I_TEMAC/SINGLE_GMII.IO_
   YES_01.gmii_rxc0_delay>:<IODELAY_IODELAY>.  When DELAY_SRC is not DATAIN
   programming the DATAIN input pin is not used and will be ignored.
DRC detected 0 errors and 4 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.


Done!

Saved MSS File.

Assigning default drivers to peripherals

At Local date and time: Mon Apr  5 16:00:55 2010
 make -f system.make program started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1  -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 115 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:453 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line 81
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.
WARNING:EDK:469 -
   /opt/Xilinx/11.5/EDK/sw/XilinxProcessorIPLib/drivers/tft_v2_00_a/data/tft_v2_
   1_0.mdd line 45 - Driver tft 2.00.a does not support peripheral xps_tft
   2.01.a. List of peripherals supported by driver "tft" are : "xps_tft " !
WARNING:EDK:468 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line
   141 - Driver "tft" does not support Hardware Instance "xps_tft_0" !
INFO:EDK:1740 - List of peripherals connected to processor instance ppc440_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - FLASH
  - Hard_Ethernet_MAC
  - IIC_EEPROM
  - LEDs_8Bit
  - LEDs_Positions
  - Push_Buttons_5Bit
  - RS232_Uart_1
  - SysACE_CompactFlash
  - xps_bram_if_cntlr_1
  - xps_intc_0
  - xps_ps2_0
  - xps_tft_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
Running generate.
Running post_generate.
Running include - 'gmake -s include "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Running libs - 'gmake -s libs "COMPILER=powerpc-eabi-gcc"
"ARCHIVER=powerpc-eabi-ar" "COMPILER_FLAGS=-mcpu=440  -O2 -c"
"EXTRA_COMPILER_FLAGS=-g"'.
Compiling common
powerpc-eabi-ar: 
creating ../../../lib/libxil.a


Compiling llfifo
Compiling lldma
Compiling standalone
Compiling gpio
Compiling lltemac
Compiling iic
Compiling uartns550
Compiling sysace
Compiling intc
Compiling ps2
Compiling tft
Compiling wdttb
Compiling tmrctr
Compiling cpu_ppc440
Running execs_generate.
powerpc-eabi-gcc -O2 TestApp_Memory_ppc440_0/src/TestApp_Memory.c  -o TestApp_Memory_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Memory_ppc440_0/src/TestApp_Memory_LinkScr.ld  -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Memory_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
   6086	    316	   6184	  12586	   312a	TestApp_Memory_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral.c TestApp_Peripheral_ppc440_0/src/xintc_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_tapp_example.c TestApp_Peripheral_ppc440_0/src/xgpio_intr_tapp_example.c TestApp_Peripheral_ppc440_0/src/xiic_selftest_example.c TestApp_Peripheral_ppc440_0/src/xsysace_selftest_example.c TestApp_Peripheral_ppc440_0/src/xlltemac_example_polled.c TestApp_Peripheral_ppc440_0/src/xlltemac_example_util.c TestApp_Peripheral_ppc440_0/src/xlltemac_example_intr_sgdma.c TestApp_Peripheral_ppc440_0/src/xwdttb_selftest_example.c TestApp_Peripheral_ppc440_0/src/xwdttb_intr_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_selftest_example.c TestApp_Peripheral_ppc440_0/src/xtmrctr_intr_example.c  -o TestApp_Peripheral_ppc440_0/executable.elf \
	    -mcpu=440  -Wl,-T -Wl,TestApp_Peripheral_ppc440_0/src/TestApp_Peripheral_LinkScr.ld  -g    -I./ppc440_0/include/  -ITestApp_Peripheral_ppc440_0/src/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_Peripheral_ppc440_0/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  59638	    596	  40072	 100306	  187d2	TestApp_Peripheral_ppc440_0/executable.elf
powerpc-eabi-gcc -O2 TestApp_xps_tft_colorbar_ddr/src/colorbar.c  -o TestApp_xps_tft_colorbar_ddr/executable.elf \
	    -mcpu=440   -g    -I./ppc440_0/include/  -L./ppc440_0/lib/  \
	  
powerpc-eabi-size TestApp_xps_tft_colorbar_ddr/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  14730	   1492	   8268	  24490	   5faa	TestApp_xps_tft_colorbar_ddr/executable.elf


Done!

At Local date and time: Mon Apr  5 16:04:16 2010
 make -f system.make download started...

*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit -p xc5vfx70tff1136-1 system.mhs  -pe ppc440_0  bootloops/ppc440_0.elf  \
	-bt implementation/system.bit -o implementation/download.bit
bitinit version Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) Xilinx Inc. 2002.
Parsing MHS File system.mhs...
Overriding IP level properties ...
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
INFO:EDK:1560 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440mc_ddr2_v3_00_a/dat
   a/ppc440mc_ddr2_v2_1_0.mpd line 104 - tcl is overriding PARAMETER
   C_IODELAY_GRP value to DDR2_SDRAM
Performing IP level DRCs on properties...
Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ppc440_0
  (0b0000000000-0b0011111111) ppc440_0	
  (0000000000-0x0fffffff) ppc440_0	plb_v46_0
  (0000000000-0x0fffffff) DDR2_SDRAM	ppc440_0_PPC440MC
  (0x81400000-0x8140ffff) Push_Buttons_5Bit	plb_v46_0
  (0x81420000-0x8142ffff) LEDs_Positions	plb_v46_0
  (0x81440000-0x8144ffff) LEDs_8Bit	plb_v46_0
  (0x81460000-0x8146ffff) DIP_Switches_8Bit	plb_v46_0
  (0x81600000-0x8160ffff) IIC_EEPROM	plb_v46_0
  (0x81800000-0x8180ffff) xps_intc_0	plb_v46_0
  (0x83600000-0x8360ffff) SysACE_CompactFlash	plb_v46_0
  (0x83a00000-0x83a0ffff) xps_timebase_wdt_0	plb_v46_0
  (0x83c00000-0x83c0ffff) xps_timer_0	plb_v46_0
  (0x83e00000-0x83e0ffff) RS232_Uart_1	plb_v46_0
  (0x84000000-0x85ffffff) FLASH	plb_v46_0
  (0x86a00000-0x86a0ffff) xps_ps2_0	plb_v46_0
  (0x86e00000-0x86e0ffff) xps_tft_0	plb_v46_0
  (0xff000000-0xff07ffff) Hard_Ethernet_MAC	plb_v46_0
  (0xffff0000-0xffffffff) xps_bram_if_cntlr_1	plb_v46_0
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 175 - tool is overriding PARAMETER
   C_SPLB0_P2P value to 0
Computing clock values...
INFO:EDK:1560 - IPNAME:ppc440_virtex5 INSTANCE:ppc440_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/ppc440_virtex5_v1_01_a/da
   ta/ppc440_virtex5_v2_1_0.mpd line 170 - tool is overriding PARAMETER
   C_SPLB0_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PLBV46_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_PLBV46_NUM_SLAVES
   value to 16
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_PLBV46_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:plb_v46 INSTANCE:plb_v46_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/plb_v46_v1_04_a/data/plb_
   v46_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_PLBV46_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_bram_if_cntlr INSTANCE:xps_bram_if_cntlr_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_bram_if_cntlr_v1_00_b
   /data/xps_bram_if_cntlr_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 69 - tool is overriding PARAMETER C_MEMSIZE value
   to 0x10000
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_PORT_DWIDTH
   value to 64
INFO:EDK:1560 - IPNAME:bram_block INSTANCE:xps_bram_if_cntlr_1_bram -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/bram_block_v1_00_a/data/b
   ram_block_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_NUM_WE value to
   8
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:LEDs_Positions -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:Push_Buttons_5Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 71 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_gpio INSTANCE:DIP_Switches_8Bit -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_gpio_v2_00_a/data/xps
   _gpio_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 77 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_iic INSTANCE:IIC_EEPROM -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_iic_v2_02_a/data/xps_
   iic_v2_1_0.mpd line 79 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 72 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 74 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_sysace INSTANCE:SysACE_CompactFlash -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_sysace_v1_01_a/data/x
   ps_sysace_v2_1_0.mpd line 75 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_uart16550 INSTANCE:RS232_Uart_1 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_uart16550_v3_00_a/dat
   a/xps_uart16550_v2_1_0.mpd line 79 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 80 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_mch_emc INSTANCE:FLASH -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_mch_emc_v3_01_a/data/
   xps_mch_emc_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_SMALLEST_MASTER value to 64
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH
   value to 128
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 84 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_ll_temac INSTANCE:Hard_Ethernet_MAC -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 85 - tool is overriding PARAMETER
   C_SPLB_MID_WIDTH value to 1
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 73 - tool is overriding PARAMETER
   C_SPLB_DWIDTH value to 128
INFO:EDK:1560 - IPNAME:xps_timebase_wdt INSTANCE:xps_timebase_wdt_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_timebase_wdt_v1_01_a/
   data/xps_timebase_wdt_v2_1_0.mpd line 76 - tool is overriding PARAMETER
   C_SPLB_NUM_MASTERS value to 2
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 80 - tool is overriding PARAMETER C_SPLB_MID_WIDTH
   value to 1
INFO:EDK:1560 - IPNAME:xps_timer INSTANCE:xps_timer_0 -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/pcores/xps_timer_v1_01_b/data/xps
   _timer_v2_1_0.mpd line 81 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_DWIDTH value
   to 128
INFO:EDK:1560 - IPNAME:xps_intc INSTANCE:xps_intc_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_intc_v2_00_a/data/xps
   _intc_v2_1_0.mpd line 75 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 78 - tool is overriding PARAMETER C_MPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 82 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_tft INSTANCE:xps_tft_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_tft_v2_01_a/data/xps_
   tft_v2_1_0.mpd line 85 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 70 - tool is overriding PARAMETER C_SPLB_DWIDTH value to
   128
INFO:EDK:1560 - IPNAME:xps_ps2 INSTANCE:xps_ps2_0 -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ps2_v1_01_a/data/xps_
   ps2_v2_1_0.mpd line 73 - tool is overriding PARAMETER C_SPLB_NUM_MASTERS
   value to 2
Checking platform address map ...
Initializing Memory...
Running Data2Mem with the following command:
data2mem -bm implementation/system_bd -bt implementation/system.bit  -bd
bootloops/ppc440_0.elf tag ppc440_0  -o b implementation/download.bit 
Memory Initialization completed successfully.
*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd
Release 11.5 - iMPACT L.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Preference Table
Name                 Setting             
StartupClock         Auto_Correction     
AutoSignature        False               
KeepSVF              False               
ConcurrentMode       False               
UseHighz             False               
ConfigOnFailure      Stop                
UserLevel            Novice              
MessageLevel         Detailed            
svfUseTime           false               
SpiByteSwap          Auto_Correction     
AutoDetecting cable. Please wait.
Reusing A0032004 key.
Reusing 24032004 key.
Connecting to cable (Usb Port - USB21).
Checking cable driver.
File version of /opt/Xilinx/11.5/ISE/bin/lin64/xusbdfwu.hex = 1030.
File version of /usr/share/xusbdfwu.hex = 1030.
 Using libusb.
 Kernel release = 2.6.32.10-90.fc12.x86_64.
 Max current requested during enumeration is 150 mA.
Type = 0x0005.
 Cable Type = 3, Revision = 0.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 2401.
File version of /opt/Xilinx/11.5/ISE/data/xusb_xp2.hex = 2401.
Firmware hex file version = 2401.
PLD file version = 200Dh.
 PLD version = 200Dh.
Identifying chain contents...'0': : Manufacturer's ID = Xilinx xc5vfx70t, Version : 6
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/virtex5/data/xc5vfx70t.bsd...

I
----------------------------------------------------------------------
----------------------------------------------------------------------
'1': : Manufacturer's ID = Xilinx xccace, Version : 0
NFO:iMPACT:501 - '1': Added Device xc5vfx70t successfully.

INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/acecf/data/xccace.b
sd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
'2': : Manufacturer's ID = Xilinx xc95144xl, Version : 5
INFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/xc9500xl/data/xc95144xl.bsd.
..

I
----------------------------------------------------------------------
----------------------------------------------------------------------
NFO:iMPACT:501 - '1': Added Device xc95144xl successfully.

'3': : Manufacturer's ID = Xilinx xcf32p, Version : 15
I
NFO:iMPACT:1777 - 
   Reading /opt/Xilinx/11.5/ISE/xcfp/data/xcf32p.bsd...

INFO:iMPACT:501 - '
----------------------------------------------------------------------
----------------------------------------------------------------------
'4': : Manufacturer's ID = Xilinx xcf32p, Version : 15
1': Added Device xcf32p successfully.

----------------------------------------------------------------------
----------------------------------------------------------------------
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'5': Loading file 'implementation/download.bit' ...
done.
UserID read from the bitstream file = 0xFFFFFFFF.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 10000000.
Validating chain...
Boundary-scan chain validated successfully.
INFO:iMPACT:501 - '5': Added Device xc5vfx70t successfully.

5: Device Temperature: Current Reading:   33.15 C, Min. Reading:   28.72 C, Max.
Reading:   33.15 C
5: VCCINT Supply: Current Reading:   0.996 V, Min. Reading:   0.996 V, Max.
Reading:   1.002 V
5: VCCAUX Supply: Current Reading:   2.479 V, Min. Reading:   2.479 V, Max.
Reading:   2.487 V
'5': Programming device...
 Match_cycle = 2.
done.
 Match_cycle = 2.
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 1111 1011 1110 0000 1011 1000 0000 
INFO:iMPACT:579 - '5': Completed downloading bit file to device.
INFO:iMPACT - '5': Programing completed successfully.

'5': Programmed successfully.
INFO:iMPACT - '5': Checking done pin....done.

Elapsed time =     11 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------


Done!

xterm -e xmd -xmp system.xmp -opt etc/xmd_ppc440_0.opt&

Saved MSS File.

Saved MSS File.

WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6

At Local date and time: Mon Apr  5 16:52:08 2010
 make -f system.make libs started...

*********************************************
Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc5vfx70tff1136-1  -msg __xps/ise/xmsgprops.lst system.mss
libgen
Xilinx EDK 11.5 Build EDK_LS5.70
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
Command Line: libgen -mhs system.mhs -p xc5vfx70tff1136-1 -msg
__xps/ise/xmsgprops.lst system.mss 
Release 11.5 - psf2Edward EDK_LS5.70 (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1557 - IPNAME:ppc440mc_ddr2 INSTANCE:DDR2_SDRAM -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 217 - PARAMETER
   C_DQ_BITS has value 8 specified in MHS, but tcl is overriding the value to 6
Checking platform configuration ...
IPNAME:plb_v46 INSTANCE:plb_v46_0 -
/home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 115 - 2 master(s) :
16 slave(s)
Checking port drivers...
WARNING:EDK:2098 - PORT:HostMiimRdy CONNECTOR:host_mii_rdy -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 264 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2098 - PORT:HostRdData CONNECTOR:host_rd_data -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 265 - No driver found. Port will be driven to
   GND!
WARNING:EDK:2099 - PORT:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin
   CONNECTOR:fpga_0_Hard_Ethernet_MAC_PHY_MII_INT_pin -
   /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mhs line 66 - floating
   connection!
WARNING:EDK:2099 - PORT:HostMiimSel CONNECTOR:host_mii_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 266 - floating connection!
WARNING:EDK:2099 - PORT:HostReq CONNECTOR:host_req -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 267 - floating connection!
WARNING:EDK:2099 - PORT:HostAddr CONNECTOR:host_addr -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 268 - floating connection!
WARNING:EDK:2099 - PORT:HostEmac1Sel CONNECTOR:host_emac1_sel -
   /opt/Xilinx/11.5/EDK/hw/XilinxProcessorIPLib/pcores/xps_ll_temac_v2_03_a/data
   /xps_ll_temac_v2_1_0.mpd line 269 - floating connection!
Performing Clock DRCs...
Performing Reset DRCs...
Overriding system level properties...
Running system level update procedures...
Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Running system level DRCs...
Performing System level DRCs on properties...
Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
WARNING:EDK:453 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line 81
   - PARAMETER CLOCK_HZ is deprecated !. .
   To avoid seeing this Warning again, please remove PARAMETER CLOCK_HZ.
WARNING:EDK:469 -
   /opt/Xilinx/11.5/EDK/sw/XilinxProcessorIPLib/drivers/tft_v2_00_a/data/tft_v2_
   1_0.mdd line 45 - Driver tft 2.00.a does not support peripheral xps_tft
   2.01.a. List of peripherals supported by driver "tft" are : "xps_tft " !
WARNING:EDK:468 - /home/aalonso/workspace/ppc44x/xilinx-ml507/system.mss line
   141 - Driver "tft" does not support Hardware Instance "xps_tft_0" !
INFO:EDK:1740 - List of peripherals connected to processor instance ppc440_0: 
  - DDR2_SDRAM
  - DIP_Switches_8Bit
  - FLASH
  - Hard_Ethernet_MAC
  - IIC_EEPROM
  - LEDs_8Bit
  - LEDs_Positions
  - Push_Buttons_5Bit
  - RS232_Uart_1
  - SysACE_CompactFlash
  - xps_bram_if_cntlr_1
  - xps_intc_0
  - xps_ps2_0
  - xps_tft_0
  - xps_timebase_wdt_0
  - xps_timer_0
-- Generating libraries for processor: ppc440_0 --
Staging source files.
Running DRCs.
#--------------------------------------
# device-tree BSP DRC...!
#--------------------------------------
Running generate.
#--------------------------------------
# device-tree BSP generate...
#--------------------------------------
--- device tree generator version: v1.3 ---
generating xilinx.dts
Clock Port Summary:
ppc440_0.CPMC440CLK connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
ppc440_0.CPMINTERCONNECTCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMMCCLK connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
ppc440_0.CPMDMA0LLCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCMPLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
ppc440_0.CPMPPCS0PLBCLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
plb_v46_0.PLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_bram_if_cntlr_1_bram.BRAM_Clk_A connected to
xps_bram_if_cntlr_1_port_BRAM_Clk:
    CLK_FREQ_HZ = 100000000
LEDs_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
LEDs_Positions.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Push_Buttons_5Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DIP_Switches_8Bit.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
IIC_EEPROM.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mc_mibclk connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclk90 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
DDR2_SDRAM.mi_mcclkdiv2 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
DDR2_SDRAM.mi_mcclk_200 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
SysACE_CompactFlash.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
RS232_Uart_1.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.RdClk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
FLASH.MCH_SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.GTX_CLK_0 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
Hard_Ethernet_MAC.REFCLK connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
Hard_Ethernet_MAC.LlinkTemac0_CLK connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Hard_Ethernet_MAC.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timebase_wdt_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_timer_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKIN connected to dcm_clk_s:
    CLK_FREQ_HZ = 100000000
clock_generator_0.CLKOUT0 connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT1 connected to clk_125_0000MHz:
    CLK_FREQ_HZ = 125000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT2 connected to clk_200_0000MHz90PLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT3 connected to clk_200_0000MHzPLL0:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT4 connected to clk_200_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 200000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT5 connected to clk_400_0000MHzPLL0:
    CLK_FREQ_HZ = 400000000
    CLK_INPORT = 
    CLK_FACTOR = 
clock_generator_0.CLKOUT6 connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
    CLK_INPORT = 
    CLK_FACTOR = 
proc_sys_reset_0.Slowest_sync_clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_intc_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.SYS_TFT_Clk connected to clk_25_0000MHz:
    CLK_FREQ_HZ = 25000000
xps_tft_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_tft_0.MPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
xps_ps2_0.SPLB_Clk connected to clk_100_0000MHzPLL0_ADJUST:
    CLK_FREQ_HZ = 100000000
Clock Frequency: 400000000
IP connected to bus: plb_v46_0
-master MPLB plb_v46_0 ppc440_0
-master MPLB plb_v46_0 xps_tft_0
-slave SPLB0 plb_v46_0 ppc440_0
-slave SPLB plb_v46_0 xps_bram_if_cntlr_1
-slave SPLB plb_v46_0 LEDs_8Bit
-slave SPLB plb_v46_0 LEDs_Positions
-slave SPLB plb_v46_0 Push_Buttons_5Bit
-slave SPLB plb_v46_0 DIP_Switches_8Bit
-slave SPLB plb_v46_0 IIC_EEPROM
-slave SPLB plb_v46_0 SysACE_CompactFlash
-slave SPLB plb_v46_0 RS232_Uart_1
-slave SPLB plb_v46_0 FLASH
-slave SPLB plb_v46_0 Hard_Ethernet_MAC
-slave SPLB plb_v46_0 xps_timebase_wdt_0
-slave SPLB plb_v46_0 xps_timer_0
-slave SPLB plb_v46_0 xps_intc_0
-slave SPLB plb_v46_0 xps_tft_0
-slave SPLB plb_v46_0 xps_ps2_0
WARNING:EDK - : Bank 0 of EMC core FLASH is used in asynchronous mode.  We
   assume this core is connected to a flash memory, although in some older
   designs this configuration may have been used to interface to a peripheral. 
   Current design recommendations suggest using an EPC core to interface to such
   peripherals.
Running post_generate.
Running execs_generate.


Done!

Writing filter settings....

Done writing filter settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.filters

Done writing Tab View settings to:
	/home/aalonso/workspace/ppc44x/xilinx-ml507/__xps/system.gui

