
State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|state_wait
Name state_wait.IDLE_STATE_WAIT state_wait.READ_STATE_WAIT state_wait.WRITE_STATE_WAIT 
state_wait.IDLE_STATE_WAIT 0 0 0 
state_wait.WRITE_STATE_WAIT 1 0 1 
state_wait.READ_STATE_WAIT 1 1 0 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|state_RD_ACK
Name state_RD_ACK.READ_RD_ACK 
state_RD_ACK.IDLE_RD_ACK 0 
state_RD_ACK.READ_RD_ACK 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|state_WR_ACK
Name state_WR_ACK.WRITE_WR_ACK 
state_WR_ACK.IDLE_WR_ACK 0 
state_WR_ACK.WRITE_WR_ACK 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_reg_grp:nf2_reg_grp_u|state
Name state.IDLE_STATE state.WAIT_ACK_STATE state.GET_REQ_STATE 
state.IDLE_STATE 0 0 0 
state.GET_REQ_STATE 1 0 1 
state.WAIT_ACK_STATE 1 1 0 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|udp_reg_master:udp_reg_master|state
Name state.WAIT state.DONE state.PROCESSING 
state.WAIT 0 0 0 
state.PROCESSING 1 0 1 
state.DONE 1 1 0 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_regs:oq_regs|oq_regs_ctrl:oq_regs_ctrl|state
Name state.CLEAR_COUNTERS state.READ_HI_LO_ADDR state.NORMAL_OPERATION state.RESET state.INITIALIZE_PAUSE 
state.RESET 0 0 0 0 0 
state.NORMAL_OPERATION 0 0 1 1 0 
state.READ_HI_LO_ADDR 0 1 0 1 0 
state.CLEAR_COUNTERS 1 0 0 1 0 
state.INITIALIZE_PAUSE 0 0 0 1 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|remove_pkt:remove_pkt|remove_state
Name remove_state.RM_MOVE_PKT remove_state.RM_WAIT_PKT_LEN remove_state.RM_LATCH_ADDR remove_state.RM_IDLE 
remove_state.RM_IDLE 0 0 0 0 
remove_state.RM_LATCH_ADDR 0 0 1 1 
remove_state.RM_WAIT_PKT_LEN 0 1 0 1 
remove_state.RM_MOVE_PKT 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|store_pkt:store_pkt|store_state
Name store_state.ST_DROP_PKT store_state.ST_WAIT_EOP store_state.ST_WAIT_FOR_DATA store_state.ST_MOVE_PKT store_state.ST_LATCH_ADDR store_state.ST_READ_ADDR store_state.ST_WAIT_DST_PORT 
store_state.ST_WAIT_DST_PORT 0 0 0 0 0 0 0 
store_state.ST_READ_ADDR 0 0 0 0 0 1 1 
store_state.ST_LATCH_ADDR 0 0 0 0 1 0 1 
store_state.ST_MOVE_PKT 0 0 0 1 0 0 1 
store_state.ST_WAIT_FOR_DATA 0 0 1 0 0 0 1 
store_state.ST_WAIT_EOP 0 1 0 0 0 0 1 
store_state.ST_DROP_PKT 1 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|output_queues:output_queues|oq_header_parser:oq_header_parser|input_state
Name input_state.IN_WAIT_EOP input_state.IN_WAIT_PKT_DATA input_state.IN_WAIT_DST_PORT_LENGTH 
input_state.IN_WAIT_DST_PORT_LENGTH 0 0 0 
input_state.IN_WAIT_PKT_DATA 0 1 1 
input_state.IN_WAIT_EOP 1 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|router_op_lut_regs_non_cntr:router_op_lut_regs_non_cntr|state
Name state.DONE state.READ_FROM_DEST_IP_FILTER state.WRITE_TO_DEST_IP_FILTER state.READ_FROM_RT_LUT state.WRITE_TO_RT_LUT state.READ_FROM_ARP_LUT state.WRITE_TO_ARP_LUT state.WAIT_FOR_REQ 
state.WAIT_FOR_REQ 0 0 0 0 0 0 0 0 
state.WRITE_TO_ARP_LUT 0 0 0 0 0 0 1 1 
state.READ_FROM_ARP_LUT 0 0 0 0 0 1 0 1 
state.WRITE_TO_RT_LUT 0 0 0 0 1 0 0 1 
state.READ_FROM_RT_LUT 0 0 0 1 0 0 0 1 
state.WRITE_TO_DEST_IP_FILTER 0 0 1 0 0 0 0 1 
state.READ_FROM_DEST_IP_FILTER 0 1 0 0 0 0 0 1 
state.DONE 1 0 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon|pkt_done_state
Name pkt_done_state.01 
pkt_done_state.00 0 
pkt_done_state.01 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|CAM_monitor:security_mon|drop_state
Name drop_state.101 drop_state.100 drop_state.011 drop_state.010 drop_state.001 drop_state.000 
drop_state.000 0 0 0 0 0 0 
drop_state.001 0 0 0 0 1 1 
drop_state.010 0 0 0 1 0 1 
drop_state.011 0 0 1 0 0 1 
drop_state.100 0 1 0 0 0 1 
drop_state.101 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|yf32_core:service_processor|mlite_cpu:u1_cpu|mem_ctrl:u2_mem_ctrl|mem_state_reg
Name mem_state_reg.STATE_PAUSE mem_state_reg.STATE_WRITE mem_state_reg.STATE_ADDR mem_state_reg.STATE_FETCH 
mem_state_reg.STATE_FETCH 0 0 0 0 
mem_state_reg.STATE_ADDR 0 0 1 1 
mem_state_reg.STATE_WRITE 0 1 0 1 
mem_state_reg.STATE_PAUSE 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb5|buff_state
Name buff_state.BUFF_SEND_CANCEL buff_state.BUFF_SEND_PKT buff_state.BUFF_SEND_REQ buff_state.BUFF_RECV_PKT buff_state.BUFF_EMPTY buff_state.000 
buff_state.000 0 0 0 0 0 0 
buff_state.BUFF_EMPTY 0 0 0 0 1 1 
buff_state.BUFF_RECV_PKT 0 0 0 1 0 1 
buff_state.BUFF_SEND_REQ 0 0 1 0 0 1 
buff_state.BUFF_SEND_PKT 0 1 0 0 0 1 
buff_state.BUFF_SEND_CANCEL 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer_bypass:pb4|buff_state
Name buff_state.BUFF_SEND_CANCEL buff_state.BUFF_SEND_PKT buff_state.BUFF_SEND_REQ buff_state.BUFF_RECV_PKT buff_state.BUFF_EMPTY buff_state.000 
buff_state.000 0 0 0 0 0 0 
buff_state.BUFF_EMPTY 0 0 0 0 1 1 
buff_state.BUFF_RECV_PKT 0 0 0 1 0 1 
buff_state.BUFF_SEND_REQ 0 0 1 0 0 1 
buff_state.BUFF_SEND_PKT 0 1 0 0 0 1 
buff_state.BUFF_SEND_CANCEL 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb3|buff_state
Name buff_state.BUFF_SEND_CANCEL buff_state.BUFF_SEND_PKT buff_state.BUFF_SEND_REQ buff_state.BUFF_PROC_PKT buff_state.BUFF_RECV_PKT buff_state.BUFF_EMPTY buff_state.000 
buff_state.000 0 0 0 0 0 0 0 
buff_state.BUFF_EMPTY 0 0 0 0 0 1 1 
buff_state.BUFF_RECV_PKT 0 0 0 0 1 0 1 
buff_state.BUFF_PROC_PKT 0 0 0 1 0 0 1 
buff_state.BUFF_SEND_REQ 0 0 1 0 0 0 1 
buff_state.BUFF_SEND_PKT 0 1 0 0 0 0 1 
buff_state.BUFF_SEND_CANCEL 1 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb2|buff_state
Name buff_state.BUFF_SEND_CANCEL buff_state.BUFF_SEND_PKT buff_state.BUFF_SEND_REQ buff_state.BUFF_PROC_PKT buff_state.BUFF_RECV_PKT buff_state.BUFF_EMPTY buff_state.000 
buff_state.000 0 0 0 0 0 0 0 
buff_state.BUFF_EMPTY 0 0 0 0 0 1 1 
buff_state.BUFF_RECV_PKT 0 0 0 0 1 0 1 
buff_state.BUFF_PROC_PKT 0 0 0 1 0 0 1 
buff_state.BUFF_SEND_REQ 0 0 1 0 0 0 1 
buff_state.BUFF_SEND_PKT 0 1 0 0 0 0 1 
buff_state.BUFF_SEND_CANCEL 1 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb1|buff_state
Name buff_state.BUFF_SEND_CANCEL buff_state.BUFF_SEND_PKT buff_state.BUFF_SEND_REQ buff_state.BUFF_PROC_PKT buff_state.BUFF_RECV_PKT buff_state.BUFF_EMPTY buff_state.000 
buff_state.000 0 0 0 0 0 0 0 
buff_state.BUFF_EMPTY 0 0 0 0 0 1 1 
buff_state.BUFF_RECV_PKT 0 0 0 0 1 0 1 
buff_state.BUFF_PROC_PKT 0 0 0 1 0 0 1 
buff_state.BUFF_SEND_REQ 0 0 1 0 0 0 1 
buff_state.BUFF_SEND_PKT 0 1 0 0 0 0 1 
buff_state.BUFF_SEND_CANCEL 1 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|packet_buffer:pb0|buff_state
Name buff_state.BUFF_SEND_CANCEL buff_state.BUFF_SEND_PKT buff_state.BUFF_SEND_REQ buff_state.BUFF_PROC_PKT buff_state.BUFF_RECV_PKT buff_state.BUFF_EMPTY buff_state.000 
buff_state.000 0 0 0 0 0 0 0 
buff_state.BUFF_EMPTY 0 0 0 0 0 1 1 
buff_state.BUFF_RECV_PKT 0 0 0 0 1 0 1 
buff_state.BUFF_PROC_PKT 0 0 0 1 0 0 1 
buff_state.BUFF_SEND_REQ 0 0 1 0 0 0 1 
buff_state.BUFF_SEND_PKT 0 1 0 0 0 0 1 
buff_state.BUFF_SEND_CANCEL 1 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state3
Name os_state3.OS_CANCEL os_state3.OS_TX os_state3.OS_PORT_REQ os_state3.OS_LOOKUP_BUFF os_state3.OS_IDLE os_state3.000 
os_state3.000 0 0 0 0 0 0 
os_state3.OS_IDLE 0 0 0 0 1 1 
os_state3.OS_LOOKUP_BUFF 0 0 0 1 0 1 
os_state3.OS_PORT_REQ 0 0 1 0 0 1 
os_state3.OS_TX 0 1 0 0 0 1 
os_state3.OS_CANCEL 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state2
Name os_state2.OS_CANCEL os_state2.OS_TX os_state2.OS_PORT_REQ os_state2.OS_LOOKUP_BUFF os_state2.OS_IDLE os_state2.000 
os_state2.000 0 0 0 0 0 0 
os_state2.OS_IDLE 0 0 0 0 1 1 
os_state2.OS_LOOKUP_BUFF 0 0 0 1 0 1 
os_state2.OS_PORT_REQ 0 0 1 0 0 1 
os_state2.OS_TX 0 1 0 0 0 1 
os_state2.OS_CANCEL 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state1
Name os_state1.OS_CANCEL os_state1.OS_TX os_state1.OS_PORT_REQ os_state1.OS_LOOKUP_BUFF os_state1.OS_IDLE os_state1.000 
os_state1.000 0 0 0 0 0 0 
os_state1.OS_IDLE 0 0 0 0 1 1 
os_state1.OS_LOOKUP_BUFF 0 0 0 1 0 1 
os_state1.OS_PORT_REQ 0 0 1 0 0 1 
os_state1.OS_TX 0 1 0 0 0 1 
os_state1.OS_CANCEL 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|out_switch:out_switch|os_state0
Name os_state0.OS_CANCEL os_state0.OS_TX os_state0.OS_PORT_REQ os_state0.OS_LOOKUP_BUFF os_state0.OS_IDLE os_state0.000 
os_state0.000 0 0 0 0 0 0 
os_state0.OS_IDLE 0 0 0 0 1 1 
os_state0.OS_LOOKUP_BUFF 0 0 0 1 0 1 
os_state0.OS_PORT_REQ 0 0 1 0 0 1 
os_state0.OS_TX 0 1 0 0 0 1 
os_state0.OS_CANCEL 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|bypass_empty_buff_state
Name bypass_empty_buff_state.BYPASS_BUFF_WAIT2 bypass_empty_buff_state.BYPASS_BUFF_WAIT1 bypass_empty_buff_state.BYPASS_BUFF_GRANT bypass_empty_buff_state.BYPASS_BUFF_LOOKUP 
bypass_empty_buff_state.BYPASS_BUFF_LOOKUP 0 0 0 0 
bypass_empty_buff_state.BYPASS_BUFF_GRANT 0 0 1 1 
bypass_empty_buff_state.BYPASS_BUFF_WAIT1 0 1 0 1 
bypass_empty_buff_state.BYPASS_BUFF_WAIT2 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|empty_buff_state
Name empty_buff_state.EMPTY_BUFF_WAIT2 empty_buff_state.EMPTY_BUFF_WAIT1 empty_buff_state.EMPTY_BUFF_GRANT empty_buff_state.EMPTY_BUFF_LOOKUP 
empty_buff_state.EMPTY_BUFF_LOOKUP 0 0 0 0 
empty_buff_state.EMPTY_BUFF_GRANT 0 0 1 1 
empty_buff_state.EMPTY_BUFF_WAIT1 0 1 0 1 
empty_buff_state.EMPTY_BUFF_WAIT2 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|port_state3
Name port_state3.PORT_STATE_CANCEL_BUFF_REQ port_state3.PORT_STATE_TX port_state3.PORT_STATE_BUFF_REQ port_state3.PORT_STATE_BUFF_LOOKUP port_state3.PORT_STATE_IDLE port_state3.000 
port_state3.000 0 0 0 0 0 0 
port_state3.PORT_STATE_IDLE 0 0 0 0 1 1 
port_state3.PORT_STATE_BUFF_LOOKUP 0 0 0 1 0 1 
port_state3.PORT_STATE_BUFF_REQ 0 0 1 0 0 1 
port_state3.PORT_STATE_TX 0 1 0 0 0 1 
port_state3.PORT_STATE_CANCEL_BUFF_REQ 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|port_state2
Name port_state2.PORT_STATE_CANCEL_BUFF_REQ port_state2.PORT_STATE_TX port_state2.PORT_STATE_BUFF_REQ port_state2.PORT_STATE_BUFF_LOOKUP port_state2.PORT_STATE_IDLE port_state2.000 
port_state2.000 0 0 0 0 0 0 
port_state2.PORT_STATE_IDLE 0 0 0 0 1 1 
port_state2.PORT_STATE_BUFF_LOOKUP 0 0 0 1 0 1 
port_state2.PORT_STATE_BUFF_REQ 0 0 1 0 0 1 
port_state2.PORT_STATE_TX 0 1 0 0 0 1 
port_state2.PORT_STATE_CANCEL_BUFF_REQ 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|port_state1
Name port_state1.PORT_STATE_CANCEL_BUFF_REQ port_state1.PORT_STATE_TX port_state1.PORT_STATE_BUFF_REQ port_state1.PORT_STATE_BUFF_LOOKUP port_state1.PORT_STATE_IDLE port_state1.000 
port_state1.000 0 0 0 0 0 0 
port_state1.PORT_STATE_IDLE 0 0 0 0 1 1 
port_state1.PORT_STATE_BUFF_LOOKUP 0 0 0 1 0 1 
port_state1.PORT_STATE_BUFF_REQ 0 0 1 0 0 1 
port_state1.PORT_STATE_TX 0 1 0 0 0 1 
port_state1.PORT_STATE_CANCEL_BUFF_REQ 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|ppu:ppu0|in_switch:in_switch|port_state0
Name port_state0.PORT_STATE_CANCEL_BUFF_REQ port_state0.PORT_STATE_TX port_state0.PORT_STATE_BUFF_REQ port_state0.PORT_STATE_BUFF_LOOKUP port_state0.PORT_STATE_IDLE port_state0.000 
port_state0.000 0 0 0 0 0 0 
port_state0.PORT_STATE_IDLE 0 0 0 0 1 1 
port_state0.PORT_STATE_BUFF_LOOKUP 0 0 0 1 0 1 
port_state0.PORT_STATE_BUFF_REQ 0 0 1 0 0 1 
port_state0.PORT_STATE_TX 0 1 0 0 0 1 
port_state0.PORT_STATE_CANCEL_BUFF_REQ 1 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state_protocol
Name state_protocol.PRO_FIND3 state_protocol.PRO_FIND2 state_protocol.PRO_FIND1 state_protocol.PRO_IDLE state_protocol.PRO_FIND4 
state_protocol.PRO_IDLE 0 0 0 0 0 
state_protocol.PRO_FIND1 0 0 1 1 0 
state_protocol.PRO_FIND2 0 1 0 1 0 
state_protocol.PRO_FIND3 1 0 0 1 0 
state_protocol.PRO_FIND4 0 0 0 1 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|user_data_path:user_data_path|np_core:np_core|flow_classification:fc|state
Name state.FC_WAIT_ACK state.FC_CANCEL_REQ state.FC_TX state.FC_ACK state.FC_REQ state.FC_LOOKUP_ROUTE state.FC_IDLE state.000 
state.000 0 0 0 0 0 0 0 0 
state.FC_IDLE 0 0 0 0 0 0 1 1 
state.FC_LOOKUP_ROUTE 0 0 0 0 0 1 0 1 
state.FC_REQ 0 0 0 0 1 0 0 1 
state.FC_ACK 0 0 0 1 0 0 0 1 
state.FC_TX 0 0 1 0 0 0 0 1 
state.FC_CANCEL_REQ 0 1 0 0 0 0 0 1 
state.FC_WAIT_ACK 1 0 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|jtag_bus:jtag_bus|p2n_state
Name p2n_state.P2N_IDLE p2n_state.P2N_RD_DONE p2n_state.READING 
p2n_state.P2N_IDLE 0 0 0 
p2n_state.READING 1 0 1 
p2n_state.P2N_RD_DONE 1 1 0 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|tx_queue:tx_queue|tx_mac_state
Name tx_mac_state.WAIT_FOR_BYTE_COUNT tx_mac_state.WAIT_FOR_EOP tx_mac_state.WAIT_FOR_ACK tx_mac_state.IDLE 
tx_mac_state.IDLE 0 0 0 0 
tx_mac_state.WAIT_FOR_ACK 0 0 1 1 
tx_mac_state.WAIT_FOR_EOP 0 1 0 1 
tx_mac_state.WAIT_FOR_BYTE_COUNT 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|rx_state
Name rx_state.RX_DROP_PKT rx_state.RX_ADD_PAD rx_state.RX_WAIT_GOOD_OR_BAD rx_state.RX_RCV_PKT rx_state.RX_IDLE 
rx_state.RX_IDLE 0 0 0 0 0 
rx_state.RX_RCV_PKT 0 0 0 1 1 
rx_state.RX_WAIT_GOOD_OR_BAD 0 0 1 0 1 
rx_state.RX_ADD_PAD 0 1 0 0 1 
rx_state.RX_DROP_PKT 1 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[3].nf2_mac_grp|rx_queue:rx_queue|out_state
Name out_state.OUT_WAIT_PKT_AVAIL out_state.OUT_WAIT_PKT_DONE out_state.OUT_LENGTH 
out_state.OUT_WAIT_PKT_AVAIL 0 0 0 
out_state.OUT_LENGTH 1 0 1 
out_state.OUT_WAIT_PKT_DONE 1 1 0 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|tx_queue:tx_queue|tx_mac_state
Name tx_mac_state.WAIT_FOR_BYTE_COUNT tx_mac_state.WAIT_FOR_EOP tx_mac_state.WAIT_FOR_ACK tx_mac_state.IDLE 
tx_mac_state.IDLE 0 0 0 0 
tx_mac_state.WAIT_FOR_ACK 0 0 1 1 
tx_mac_state.WAIT_FOR_EOP 0 1 0 1 
tx_mac_state.WAIT_FOR_BYTE_COUNT 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|rx_state
Name rx_state.RX_DROP_PKT rx_state.RX_ADD_PAD rx_state.RX_WAIT_GOOD_OR_BAD rx_state.RX_RCV_PKT rx_state.RX_IDLE 
rx_state.RX_IDLE 0 0 0 0 0 
rx_state.RX_RCV_PKT 0 0 0 1 1 
rx_state.RX_WAIT_GOOD_OR_BAD 0 0 1 0 1 
rx_state.RX_ADD_PAD 0 1 0 0 1 
rx_state.RX_DROP_PKT 1 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[2].nf2_mac_grp|rx_queue:rx_queue|out_state
Name out_state.OUT_WAIT_PKT_AVAIL out_state.OUT_WAIT_PKT_DONE out_state.OUT_LENGTH 
out_state.OUT_WAIT_PKT_AVAIL 0 0 0 
out_state.OUT_LENGTH 1 0 1 
out_state.OUT_WAIT_PKT_DONE 1 1 0 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|tx_queue:tx_queue|tx_mac_state
Name tx_mac_state.WAIT_FOR_BYTE_COUNT tx_mac_state.WAIT_FOR_EOP tx_mac_state.WAIT_FOR_ACK tx_mac_state.IDLE 
tx_mac_state.IDLE 0 0 0 0 
tx_mac_state.WAIT_FOR_ACK 0 0 1 1 
tx_mac_state.WAIT_FOR_EOP 0 1 0 1 
tx_mac_state.WAIT_FOR_BYTE_COUNT 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|rx_state
Name rx_state.RX_DROP_PKT rx_state.RX_ADD_PAD rx_state.RX_WAIT_GOOD_OR_BAD rx_state.RX_RCV_PKT rx_state.RX_IDLE 
rx_state.RX_IDLE 0 0 0 0 0 
rx_state.RX_RCV_PKT 0 0 0 1 1 
rx_state.RX_WAIT_GOOD_OR_BAD 0 0 1 0 1 
rx_state.RX_ADD_PAD 0 1 0 0 1 
rx_state.RX_DROP_PKT 1 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[1].nf2_mac_grp|rx_queue:rx_queue|out_state
Name out_state.OUT_WAIT_PKT_AVAIL out_state.OUT_WAIT_PKT_DONE out_state.OUT_LENGTH 
out_state.OUT_WAIT_PKT_AVAIL 0 0 0 
out_state.OUT_LENGTH 1 0 1 
out_state.OUT_WAIT_PKT_DONE 1 1 0 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|tx_queue:tx_queue|tx_mac_state
Name tx_mac_state.WAIT_FOR_BYTE_COUNT tx_mac_state.WAIT_FOR_EOP tx_mac_state.WAIT_FOR_ACK tx_mac_state.IDLE 
tx_mac_state.IDLE 0 0 0 0 
tx_mac_state.WAIT_FOR_ACK 0 0 1 1 
tx_mac_state.WAIT_FOR_EOP 0 1 0 1 
tx_mac_state.WAIT_FOR_BYTE_COUNT 1 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|rx_state
Name rx_state.RX_DROP_PKT rx_state.RX_ADD_PAD rx_state.RX_WAIT_GOOD_OR_BAD rx_state.RX_RCV_PKT rx_state.RX_IDLE 
rx_state.RX_IDLE 0 0 0 0 0 
rx_state.RX_RCV_PKT 0 0 0 1 1 
rx_state.RX_WAIT_GOOD_OR_BAD 0 0 1 0 1 
rx_state.RX_ADD_PAD 0 1 0 0 1 
rx_state.RX_DROP_PKT 1 0 0 0 1 

State Machine - |DE4_Ethernet|ethernet_port_interface:test|nf2_core:nf2_core|nf2_mac_grp:mac_groups[0].nf2_mac_grp|rx_queue:rx_queue|out_state
Name out_state.OUT_WAIT_PKT_AVAIL out_state.OUT_WAIT_PKT_DONE out_state.OUT_LENGTH 
out_state.OUT_WAIT_PKT_AVAIL 0 0 0 
out_state.OUT_LENGTH 1 0 1 
out_state.OUT_WAIT_PKT_DONE 1 1 0 

State Machine - |DE4_Ethernet|altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|alt_cal:calibration|ret_state
Name ret_state.TESTBUS_OFF_WR ret_state.TESTBUS_OFF_RD ret_state.TESTBUS_ON_WR ret_state.KICK_PAUSE ret_state.KICK_START_WR ret_state.CH_ADV ret_state.DPRIO_WAIT ret_state.CAL_RX_WR ret_state.CAL_RX_RD ret_state.CAL_PD_WR ret_state.OFFSETS_PDEN_WR ret_state.OFFSETS_PDEN_RD ret_state.IDLE 
ret_state.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 
ret_state.OFFSETS_PDEN_RD 0 0 0 0 0 0 0 0 0 0 0 1 1 
ret_state.OFFSETS_PDEN_WR 0 0 0 0 0 0 0 0 0 0 1 0 1 
ret_state.CAL_PD_WR 0 0 0 0 0 0 0 0 0 1 0 0 1 
ret_state.CAL_RX_RD 0 0 0 0 0 0 0 0 1 0 0 0 1 
ret_state.CAL_RX_WR 0 0 0 0 0 0 0 1 0 0 0 0 1 
ret_state.DPRIO_WAIT 0 0 0 0 0 0 1 0 0 0 0 0 1 
ret_state.CH_ADV 0 0 0 0 0 1 0 0 0 0 0 0 1 
ret_state.KICK_START_WR 0 0 0 0 1 0 0 0 0 0 0 0 1 
ret_state.KICK_PAUSE 0 0 0 1 0 0 0 0 0 0 0 0 1 
ret_state.TESTBUS_ON_WR 0 0 1 0 0 0 0 0 0 0 0 0 1 
ret_state.TESTBUS_OFF_RD 0 1 0 0 0 0 0 0 0 0 0 0 1 
ret_state.TESTBUS_OFF_WR 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |DE4_Ethernet|altgx_reconfig:altgx_reconfig_inst|altgx_reconfig_alt2gxb_reconfig_v3p:altgx_reconfig_alt2gxb_reconfig_v3p_component|alt_cal:calibration|state
Name state.TESTBUS_OFF_WR state.TESTBUS_OFF_RD state.TESTBUS_ON_WR state.TESTBUS_ON_RD state.KICK_DELAY_OC state.KICK_PAUSE state.KICK_START_WR state.DPRIO_WRITE state.DPRIO_READ state.KICK_START_RD state.CH_ADV state.KICK_SETWAIT state.TEST_INPUT state.SAMPLE_TB state.DPRIO_WAIT state.CAL_RX_WR state.CAL_RX_RD state.CAL_PD_WR state.OFFSETS_PDEN_WR state.OFFSETS_PDEN_RD state.TESTBUS_SET state.CH_WAIT state.IDLE 
state.IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.CH_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.TESTBUS_SET 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.OFFSETS_PDEN_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.OFFSETS_PDEN_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.CAL_PD_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.CAL_RX_RD 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.CAL_RX_WR 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.DPRIO_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.SAMPLE_TB 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.TEST_INPUT 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.KICK_SETWAIT 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.CH_ADV 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.KICK_START_RD 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.DPRIO_READ 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.DPRIO_WRITE 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.KICK_START_WR 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.KICK_PAUSE 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.KICK_DELAY_OC 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.TESTBUS_ON_RD 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.TESTBUS_ON_WR 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.TESTBUS_OFF_RD 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.TESTBUS_OFF_WR 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
