module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    input [id_2 : id_4] id_6,
    id_7,
    id_8,
    id_9,
    input logic [1 : 1 'b0] id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    output id_15,
    input id_16,
    id_17,
    id_18,
    id_19
);
  id_20 id_21 (
      .id_12(id_2),
      .id_13(id_11),
      .id_11(id_12),
      .id_6 (1),
      .id_11(1'b0)
  );
  assign {0, 1} = id_19;
endmodule
