<HTML>
<HEAD><META HTTP-EQUIV="Content-Type" CONTENT="text/html; charset=UTF-8">
<link href="..//elements/mmap.css" rel="stylesheet" type="text/css">
<TITLE>FLASH</TITLE>
</HEAD>
<BODY class=mmapBody>
<h2 class="mmapCellTitle">
  <a name="Top_Tag">FLASH</a>
</h2>
<P>Instance: FLASH<BR>
Component: FLASH<BR>
Base address: 0x40021000</P>
<BR>
<P>This is the MMR space for the flash wrapper. The flash wrapper is targeting<BR>
multiple microcontroller platforms. The flash wrapper is a module<BR>
that manages complex flash read, program and erase memory operations. <BR>
The system is also given direct access to read flash memory contents directly for<BR>
each instantiated flash bank through FBAP ports.</P>
 <H3 class="mmapRegisterSummaryTitle"><A name="FLASH"></A><A href="CPU_MMAP.html"> TOP</A>:<B>FLASH</B> Register Summary</H3>
<TABLE cellspacing="0" class="mmapRegisterSummaryTable">
<TR class="rowTop">
<TD class="cellTopCol1">
  <P>Register Name</P>
</TD>
<TD class="cellTopCol2">
  <P>Type</P>
</TD>
<TD class="cellTopCol3">
  <P>Register Width (Bits)</P>
</TD>
<TD class="cellTopCol4">
  <P>Register Reset</P>
</TD>
<TD class="cellTopCol5">
  <P>Address Offset</P>
</TD>
<TD class="cellTopCol5">
  <P>Physical Address</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#IMASK" title="Interrupt Mask Register">IMASK</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0028</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1028</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#RIS" title="Raw Interrupt Status Register">RIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0030</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1030</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#MIS" title="Masked Interrupt Status Register">MIS</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0038</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1038</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ISET" title="Interrupt Set Register">ISET</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0040</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1040</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#ICLR" title="Interrupt Clear Register">ICLR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>WO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0048</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1048</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#DESC" title="Hardware Version Description Register">DESC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0B40 1010</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 00FC</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 10FC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDEXEC" title="Command Execute Register">CMDEXEC</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1100</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDTYPE" title="Command Type Register">CMDTYPE</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0104</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1104</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDCTL" title="Command Control Register">CMDCTL</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0108</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1108</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDADDR" title="Command Address Register">CMDADDR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0120</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1120</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDBYTEN" title="Command Program Byte Enable Register">CMDBYTEN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0124</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1124</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDDATA0" title="Command Data Register 0">CMDDATA0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0130</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1130</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDDATA1" title="Command Data Register 1">CMDDATA1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0134</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1134</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDDATA2" title="Command Data Register 2">CMDDATA2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0138</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1138</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDDATA3" title="Command Data Register Bits 127:96">CMDDATA3</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 013C</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 113C</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDWEPROTA" title="Command Write Erase Protect A Register">CMDWEPROTA</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0xFFFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01D0</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 11D0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDWEPROTB" title="Command Write Erase Protect B Register">CMDWEPROTB</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0FFF FFFF</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 01D4</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 11D4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDWEPROTNM" title="Command Write Erase Protect Non-Main Register">CMDWEPROTNM</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0210</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1210</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDWEPROTTR" title="Command Write Erase Protect Trim Register">CMDWEPROTTR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0214</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1214</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CMDWEPROTEN" title="Command Write Erase Protect Engr Register">CMDWEPROTEN</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0218</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1218</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CFGCMD" title="Command Configuration Register">CFGCMD</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0002</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03B0</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13B0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#CFGPCNT" title="Pulse Counter Configuration Register">CFGPCNT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RW</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03B4</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13B4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STATCMD" title="Command Status Register">STATCMD</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03D0</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13D0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STATADDR" title="Address Status Register">STATADDR</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0021 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03D4</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13D4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STATPCNT" title="Pulse Count Status Register">STATPCNT</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03D8</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13D8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#STATMODE" title="Mode Status Register">STATMODE</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0000</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03DC</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13DC</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GBLINFO0" title="Global Information Register 0">GBLINFO0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0001 0800</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03F0</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13F0</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GBLINFO1" title="Global Information Register 1">GBLINFO1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0004 0080</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03F4</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13F4</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#GBLINFO2" title="Global Information Register 2">GBLINFO2</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0001</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 03F8</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 13F8</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#BANK0INFO0" title="Bank Information Register 0 for Bank 0">BANK0INFO0</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0000 0100</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0400</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1400</P>
</TD>
</TR>
<TR class="row">
<TD class="cellCol1">
  <P>
    <A href="#BANK0INFO1" title="Bank Information Register 1 for Bank 0">BANK0INFO1</A>
  </P>
</TD>
<TD class="cellCol2">
  <P>RO</P>
</TD>
<TD class="cellCol3">
  <P>32</P>
</TD>
<TD class="cellCol4">
  <P>0x0001 0101</P>
</TD>
<TD class="cellCol5">
  <P>0x0000 0404</P>
</TD>
<TD class="cellCol5">
  <P>0x4002 1404</P>
</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterSummaryTitle"><A href="CPU_MMAP.html"> TOP</A>:FLASH Register Descriptions</H3>
<H3 class="mmapRegisterTitle"><A name="IMASK"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:IMASK</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1028</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1028</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt Mask Register:<BR>
The IMASK register holds the current interrupt mask settings. Masked interrupts<BR>
are read in the MIS register. PSD compliant register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_RESERVED_31_1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="IMASK_DONE">0</a>
</TD>
<TD class="cellBitfieldCol2">DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Interrupt mask for DONE:<BR>
0: Interrupt is disabled in MIS register<BR>
1: Interrupt is enabled in MIS register<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLED</TD>
<TD class="cellEnumTableCol3">Interrupt is masked out</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLED</TD>
<TD class="cellEnumTableCol3">Interrupt will request an interrupt service routine and corresponding bit in <A class="xref" href="#IPSTANDARD_MIS">IPSTANDARD.MIS</A> will be set</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="RIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:RIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1030</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1030</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Raw Interrupt Status Register:<BR>
The RIS register reflects all pending interrupts, regardless of masking. <BR>
The RIS register allows the user to implement a poll scheme. A flag set in this<BR>
register can be cleared by writing a 1 to the ICLR register bit even if the <BR>
corresponding IMASK bit is not enabled. A flag can be set by software by writing<BR>
a 1 to the ISET register. Reading the IIDX register will also clear the<BR>
corresponding bit in RIS. PSD compliant register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_RESERVED_31_1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="RIS_DONE">0</a>
</TD>
<TD class="cellBitfieldCol2">DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Flash wrapper operation completed.<BR>
This interrupt bit is set by firmware or the corresponding bit in the ISET register.<BR>
It is cleared by the corresponding bit in in the ICLR register or reading the IIDX register when this interrupt is the highest priority.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="MIS"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:MIS</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1038</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1038</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Masked Interrupt Status Register:<BR>
The MIS register is a bit-wise AND of the contents of the IMASK and RIS <BR>
registers. This is kept mainly for ARM compatibility, and has limited use since<BR>
 the highest priority interrupt index is returned through the IIDX register.<BR>
 PSD <BR>
compliant register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_RESERVED_31_1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="MIS_DONE">0</a>
</TD>
<TD class="cellBitfieldCol2">DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Flash wrapper operation completed.<BR>
This masked interrupt bit reflects the bitwise AND of the corresponding RIS and IMASK bits.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Masked interrupt did not occur</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Masked interrupt occurred</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ISET"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:ISET</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1040</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1040</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt Set Register:<BR>
The ISET register allows software to write a 1 to set corresponding interrupt. <BR>
<BR>
Safety:<BR>
This meets a safety requirement to allow software diagnostics to trigger <BR>
interrupts.<BR>
PSD compliant register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_RESERVED_31_1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ISET_DONE">0</a>
</TD>
<TD class="cellBitfieldCol2">DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">0: No effect<BR>
1: Set the DONE interrupt in the RIS register<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">SET</TD>
<TD class="cellEnumTableCol3">Set <A class="xref" href="#IPSTANDARD_RIS">IPSTANDARD.RIS</A> bit</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="ICLR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:ICLR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1048</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1048</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Interrupt Clear Register. <BR>
The ICLR register allows allows software to write a 1 to clear corresponding <BR>
interrupt.<BR>
PSD compliant register.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">WO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_RESERVED_31_1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="ICLR_DONE">0</a>
</TD>
<TD class="cellBitfieldCol2">DONE</TD>
<TD class="cellBitfieldCol3" colspan="3">0: No effect<BR>
1: Clear the DONE interrupt in the RIS register<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NO_EFFECT</TD>
<TD class="cellEnumTableCol3">Writing a 0 has no effect</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">CLR</TD>
<TD class="cellEnumTableCol3">Clear <A class="xref" href="#IPSTANDARD_RIS">IPSTANDARD.RIS</A> bit</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">WO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="DESC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:DESC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 00FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 10FC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 10FC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Hardware Version Description Register:<BR>
This register identifies the flash wrapper hardware version and feature set used.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MODULEID">31:16</a>
</TD>
<TD class="cellBitfieldCol2">MODULEID</TD>
<TD class="cellBitfieldCol3" colspan="3">Module ID<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Smallest value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Highest possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0B40</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_FEATUREVER">15:12</a>
</TD>
<TD class="cellBitfieldCol2">FEATUREVER</TD>
<TD class="cellBitfieldCol3" colspan="3">Feature set<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum Value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum Value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_INSTNUM">11:8</a>
</TD>
<TD class="cellBitfieldCol2">INSTNUM</TD>
<TD class="cellBitfieldCol3" colspan="3">Instance number<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Smallest value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Highest possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MAJREV">7:4</a>
</TD>
<TD class="cellBitfieldCol2">MAJREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Major Revision<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Smallest value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Highest possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="DESC_MINREV">3:0</a>
</TD>
<TD class="cellBitfieldCol2">MINREV</TD>
<TD class="cellBitfieldCol3" colspan="3">Minor Revision<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Smallest value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Highest possible value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDEXEC"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDEXEC</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1100</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1100</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Execute Register:<BR>
Initiates execution of the command specified in the CMDTYPE register.<BR>
This register is blocked for writes after being written to 1 and prior to <BR>
STATCMD.DONE being set by the flash wrapper hardware.<BR>
flash wrapper hardware clears this register after the processing of the command <BR>
has completed.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDEXEC_RESERVED_31_1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDEXEC_VAL">0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Command Execute value<BR>
Initiates execution of the command specified in the CMDTYPE register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOEXECUTE</TD>
<TD class="cellEnumTableCol3">Command will not execute or is not executing in flash wrapper</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">EXECUTE</TD>
<TD class="cellEnumTableCol3">Command will execute or is executing in flash wrapper</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDTYPE"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDTYPE</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1104</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1104</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Type Register<BR>
This register specifies the type of command to be executed by the flash wrapper<BR>
hardware.<BR>
This register is blocked for writes after CMDEXEC is written to a 1 and <BR>
prior to STATCMD.DONE being set by the hardware to indicate that <BR>
command execution has completed.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDTYPE_RESERVED_31_7">31:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_7</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDTYPE_SIZE">6:4</a>
</TD>
<TD class="cellBitfieldCol2">SIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Command size<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">ONEWORD</TD>
<TD class="cellEnumTableCol3">Operate on 1 flash word</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TWOWORD</TD>
<TD class="cellEnumTableCol3">Operate on 2 flash words</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">FOURWORD</TD>
<TD class="cellEnumTableCol3">Operate on 4 flash words</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3</TD>
<TD class="cellEnumTableCol2">EIGHTWORD</TD>
<TD class="cellEnumTableCol3">Operate on 8 flash words</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">SECTOR</TD>
<TD class="cellEnumTableCol3">Operate on a flash sector</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">BANK</TD>
<TD class="cellEnumTableCol3">Operate on an entire flash bank</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDTYPE_RESERVED_3">3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_3</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDTYPE_COMMAND">2:0</a>
</TD>
<TD class="cellBitfieldCol2">COMMAND</TD>
<TD class="cellBitfieldCol3" colspan="3">Command type<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOOP</TD>
<TD class="cellEnumTableCol3">No Operation</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">PROGRAM</TD>
<TD class="cellEnumTableCol3">Program</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">ERASE</TD>
<TD class="cellEnumTableCol3">Erase</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">MODECHANGE</TD>
<TD class="cellEnumTableCol3">Mode Change - Perform a mode change only, no other operation.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">CLEARSTATUS</TD>
<TD class="cellEnumTableCol3">Clear Status - Clear status bits in FW_SMSTAT only.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">BLANKVERIFY</TD>
<TD class="cellEnumTableCol3">Blank Verify - Check whether a flash word is in the erased state.<BR>
This command may only be used with CMDTYPE.SIZE = ONEWORD</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDCTL"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDCTL</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1108</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1108</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Control Register<BR>
This register configures specific capabilities of the state machine for related to<BR>
the execution of a command.<BR>
This register is blocked for writes after CMDEXEC is written to a 1 and <BR>
prior to STATCMD.DONE being set by the hardware to indicate that <BR>
command execution has completed.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_RESERVED_31_22">31:22</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_22</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_DATAVEREN">21</a>
</TD>
<TD class="cellBitfieldCol2">DATAVEREN</TD>
<TD class="cellBitfieldCol3" colspan="3">Enable invalid data verify.  <BR>
This checks for 0->1 transitions in the memory when<BR>
a program operation is initiated.  If such a transition is found, the program will<BR>
fail with an error without executing the program.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_SSERASEDIS">20</a>
</TD>
<TD class="cellBitfieldCol2">SSERASEDIS</TD>
<TD class="cellBitfieldCol3" colspan="3">Disable Stair-Step Erase.  If set, the default VHV trim voltage setting will be used<BR>
for all erase pulses.<BR>
By default, this bit is reset, meaning that the VHV voltage will be stepped during<BR>
successive erase pulses.  The step count, step voltage, begin and end voltages<BR>
are all hard-wired.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">ENABLE</TD>
<TD class="cellEnumTableCol3">Enable</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">DISABLE</TD>
<TD class="cellEnumTableCol3">Disable</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_RESERVED17">19:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED17</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_ADDRXLATEOVR">16</a>
</TD>
<TD class="cellBitfieldCol2">ADDRXLATEOVR</TD>
<TD class="cellBitfieldCol3" colspan="3">Override hardware address translation of address in CMDADDR from a <BR>
system address to a bank address and bank ID.  Use data written to <BR>
CMDADDR directly as the bank address.  Use the value written to <BR>
CMDCTL.BANKSEL directly as the bank ID.  Use the value written to<BR>
CMDCTL.REGIONSEL directly as the region ID.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">NOOVERRIDE</TD>
<TD class="cellEnumTableCol3">Do not override</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">OVERRIDE</TD>
<TD class="cellEnumTableCol3">Override</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_RESERVED14">15:14</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED14</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_RESERVED_13">13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_13</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_REGIONSEL">12:9</a>
</TD>
<TD class="cellBitfieldCol2">REGIONSEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Bank Region<BR>
A specific region ID can be written to this field to indicate to which region an <BR>
operation is to be applied if CMDCTL.ADDRXLATEOVR is set.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MAIN</TD>
<TD class="cellEnumTableCol3">Main Region</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">NONMAIN</TD>
<TD class="cellEnumTableCol3">Non-Main Region</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">TRIM</TD>
<TD class="cellEnumTableCol3">Trim Region</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">ENGR</TD>
<TD class="cellEnumTableCol3">Engr Region</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_RESERVED4">8:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDCTL_MODESEL">3:0</a>
</TD>
<TD class="cellBitfieldCol2">MODESEL</TD>
<TD class="cellBitfieldCol3" colspan="3">Mode<BR>
This field is only used for the Mode Change command type.  Otherwise, bank<BR>
and pump modes are set automaticlly through the NW hardware.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">READ</TD>
<TD class="cellEnumTableCol3">Read Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">RDMARG0</TD>
<TD class="cellEnumTableCol3">Read Margin 0 Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">RDMARG1</TD>
<TD class="cellEnumTableCol3">Read Margin 1 Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">RDMARG0B</TD>
<TD class="cellEnumTableCol3">Read Margin 0B Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">RDMARG1B</TD>
<TD class="cellEnumTableCol3">Read Margin 1B Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">PGMVER</TD>
<TD class="cellEnumTableCol3">Program Verify Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">PGMSW</TD>
<TD class="cellEnumTableCol3">Program Single Word</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">ERASEVER</TD>
<TD class="cellEnumTableCol3">Erase Verify Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">ERASESECT</TD>
<TD class="cellEnumTableCol3">Erase Sector</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">PGMMW</TD>
<TD class="cellEnumTableCol3">Program Multiple Word</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">ERASEBNK</TD>
<TD class="cellEnumTableCol3">Erase Bank</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDADDR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDADDR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0120</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1120</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1120</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Address Register:<BR>
This register forms the target address of a command.  The use cases are as<BR>
follows:<BR>
1)	For single-word program, this address indicates the flash bank word to be<BR>
	programmed.<BR>
2)	For multi-word program, this address indicates the first flash bank address<BR>
	for the program.  The address will be incremented for further words.<BR>
3)	For sector erase, this address indicates the sector to be erased.<BR>
4)	For bank erase, the address indicates the bank to be erased.<BR>
Note the address written to this register will be submitted for translation to the<BR>
flash wrapper address translation interface, and the translated address<BR>
will be used to access the bank.  However, if the<BR>
CMDCTL.ADDRXLATEOVR bit is set, then the address written to this register will<BR>
be used directly as the bank address.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDADDR_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Address value<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDADDR_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDADDR_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000 0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDBYTEN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDBYTEN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0124</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1124</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1124</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Program Byte Enable Register:<BR>
This register forms a per-byte enable for programming data.  For data bytes to<BR>
be programmed, a 1 must be written to the corresponding bit in this register.<BR>
Normally, all bits are written to 1, allowing program of full flash words.<BR>
However, leaving some bits 0 allows programming of 8-bit, 16-bit, 32-bit<BR>
or 64-bit portions of a flash word.<BR>
During verify, data bytes read from the flash will not be checked if the<BR>
corresponding CMDBYTEN bit is 0.<BR>
ECC data bytes are protected by the 1-2 MSB bits in this register, depending on<BR>
the presence of ECC and the flash word data width.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
This register is written to all 0 after the completion of all flash wrapper commands.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDBYTEN_RESERVED_31_18">31:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_18</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDBYTEN_RESERVED16">17:16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDBYTEN_VAL">15:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Command Byte Enable value.<BR>
A 1-bit per flash word byte value is placed in this register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDBYTEN_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x3FFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDBYTEN_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDDATA0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDDATA0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0130</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1130</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1130</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Data Register 0<BR>
This register forms the data for a command.  <BR>
For DATAWIDTH == 128:	This register represents bits 31:0 of flash word data register 0.<BR>
For DATAWIDTH == 64:		This register represents bits 31:0 of flash word data register 0.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
This register is used to aggregate masking for bits that do not<BR>
require additional program pulses during program operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.<BR>
<BR>
Use cases for the CMDDATA* registers are as follows:<BR>
1)	Program - These registers contain the data to be programmed.<BR>
2)	Erase - These registers are not used.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDDATA0_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">A 32-bit data value is placed in this field.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDDATA0_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDDATA0_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDDATA1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDDATA1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0134</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1134</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1134</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Data Register 1<BR>
This register forms the data for a command.  <BR>
For DATAWIDTH == 128:	This register represents bits 63:32 of flash word data register 0.<BR>
For DATAWIDTH == 64:		This register represents bits 63:32 of flash word data register 0.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to CMDSTAT.DONE being set by the flash wrapper<BR>
hardware.<BR>
This register is used to aggregate masking for bits that do not<BR>
require additional program pulses during program operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.<BR>
<BR>
Use cases for the CMDDATA* registers are as follows:<BR>
1)	Program - These registers contain the data to be programmed.<BR>
2)	Erase - These registers are not used.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDDATA1_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">A 32-bit data value is placed in this field.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDDATA1_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDDATA1_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDDATA2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDDATA2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0138</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1138</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1138</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Data Register 2<BR>
This register forms the data for a command.  <BR>
For DATAWIDTH == 128:	This register represents bits 95:64 of flash word data register 0.<BR>
For DATAWIDTH == 64:		This register represents bits 31:0 of flash word data register 1.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
This register is used to aggregate masking for bits that do not<BR>
require additional program pulses during program operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.<BR>
<BR>
Use cases for the CMDDATA* registers are as follows:<BR>
1)	Program - These registers contain the data to be programmed.<BR>
2)	Erase - These registers are not used.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDDATA2_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">A 32-bit data value is placed in this field.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDDATA2_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDDATA2_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDDATA3"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDDATA3</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 013C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 113C</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 113C</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Data Register 3<BR>
This register forms the data for a command.  <BR>
For DATAWIDTH == 128:	This register represents bits 127:96 of flash word data register 0.<BR>
For DATAWIDTH == 64:		This register represents bits 63:32 of flash word data register 1.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
This register is used to aggregate masking for bits that do not<BR>
require additional program pulses during program operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.<BR>
<BR>
Use cases for the CMDDATA* registers are as follows:<BR>
1)	Program - These registers contain the data to be programmed.<BR>
2)	Erase - These registers are not used.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDDATA3_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">A 32-bit data value is placed in this field.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDDATA3_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDDATA3_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDWEPROTA"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDWEPROTA</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 11D0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 11D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command WriteErase Protect A Register<BR>
This register allows the first 32 sectors of the main region to be protected from<BR>
program or erase, with 1 bit protecting each sector.  If the main region size is smaller than 32<BR>
sectors, then this register provides protection for the whole region.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
In addition, this register is used to aggregate masking for sectors that do not<BR>
require additional erase pulses during bank erase operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTA_VAL">31:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit protects 1 sector.<BR>
<BR>
bit [0]:	When 1, sector 0 of the flash memory will be protected from program<BR>
		and erase.<BR>
bit [1]:	When 1, sector 1 of the flash memory will be protected from program<BR>
		and erase.<BR>
	:<BR>
	:<BR>
bit [31]:	When 1, sector 31 of the flash memory will be protected from program<BR>
		and erase.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDWEPROTA_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDWEPROTA_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDWEPROTB"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDWEPROTB</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 01D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 11D4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 11D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command WriteErase Protect B Register<BR>
This register allows main region sectors to be protected from program and<BR>
erase.  Each bit corresponds to a group of 8 sectors. <BR>
There are 3 cases for how these protect bits are applied:<BR>
1. Single-bank system:  <BR>
    In the case where only a single flash bank is present,<BR>
    the first 32 sectors are protected via the CMDWEPROTA register.  Thus, the<BR>
    protection give by the bits in CMDWEPROTB begin with sector 32.<BR>
2. Multi-bank system, Bank 0:	<BR>
    When multiple flash banks are present, the first<BR>
    32 sectors of bank 0 are protected via the CMDWEPROTA register.  Thus, only<BR>
    bits 4 and above of CMDWEPROTB would be applicable to bank 0.  The protection of<BR>
    bit 4 and above would begin at sector 32.  Bits 3:0<BR>
    of WEPROTB are ignored for bank 0.<BR>
3. Multi-bank system, Banks 1-N:<BR>
    For banks other than bank 0 in a multi-bank system, CMDWEPROTA has<BR>
    no effect, so the bits in CMDWEPROTB will protect these banks starting<BR>
    from sector 0.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
In addition, this register is used to aggregate masking for sectors that do not<BR>
require additional erase pulses during bank erase operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTB_RESERVED28">31:28</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED28</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTB_VAL">27:0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit protects a group of 8 sectors.  When a bit is 1, the associated 8 sectors<BR>
in the flash will be protected from program and erase.  A maximum of 256<BR>
sectors can be protected with this register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDWEPROTB_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDWEPROTB_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0xFFF FFFF</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDWEPROTNM"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDWEPROTNM</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0210</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1210</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1210</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command WriteErase Protect Non-Main<BR>
 Register<BR>
This register allows non-main region region sectors to be protected<BR>
from program and erase.  Each bit corresponds to 1 sector. <BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
In addition, this register is used to aggregate masking for sectors that do not<BR>
require additional erase pulses during bank erase operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTNM_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTNM_VAL">0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit protects 1 sector.<BR>
<BR>
bit [0]:	When 1, sector 0 of the non-main region will be protected from program<BR>
		and erase.<BR>
bit [1]:	When 1, sector 1 of the non-main region will be protected from program<BR>
		and erase.<BR>
	:<BR>
	:<BR>
bit [31]:	When 1, sector 31 of the non-main will be protected from program<BR>
		and erase.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDWEPROTNM_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDWEPROTNM_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDWEPROTTR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDWEPROTTR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0214</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1214</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1214</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command WriteErase Protect Trim<BR>
 Register<BR>
This register allows trim region sectors to be protected<BR>
from program and erase.  Each bit corresponds to 1 sector. <BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
In addition, this register is used to aggregate masking for sectors that do not<BR>
require additional erase pulses during bank erase operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTTR_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTTR_VAL">0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit protects 1 sector.<BR>
<BR>
bit [0]:	When 1, sector 0 of the engr region will be protected from program<BR>
		and erase.<BR>
bit [1]:	When 1, sector 1 of the engr region will be protected from program<BR>
		and erase.<BR>
	:<BR>
	:<BR>
bit [31]:	When 1, sector 31 of the engr region will be protected from program<BR>
		and erase.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDWEPROTTR_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDWEPROTTR_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CMDWEPROTEN"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CMDWEPROTEN</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0218</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1218</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1218</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command WriteErase Protect Engr<BR>
 Register<BR>
This register allows engr region sectors to be protected<BR>
from program and erase.  Each bit corresponds to 1 sector. <BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.<BR>
In addition, this register is used to aggregate masking for sectors that do not<BR>
require additional erase pulses during bank erase operations, and will be<BR>
written to all 1 after the completion of all flash wrapper commands.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTEN_RESERVED1">31:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CMDWEPROTEN_VAL">0</a>
</TD>
<TD class="cellBitfieldCol2">VAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Each bit protects 1 sector.<BR>
<BR>
bit [0]:	When 1, sector 0 of the engr region will be protected from program<BR>
		and erase.<BR>
bit [1]:	When 1, sector 1 of the engr region will be protected from program<BR>
		and erase.<BR>
	:<BR>
	:<BR>
bit [31]:	When 1, sector 31 of the engr region will be protected from program<BR>
		and erase.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#CMDWEPROTEN_VAL">VAL</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFFFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#CMDWEPROTEN_VAL">VAL</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CFGCMD"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CFGCMD</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03B0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13B0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13B0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Configuration Register<BR>
This register configures specific capabilities of the state machine for related to<BR>
the execution of a command.<BR>
This register is blocked for writes after CMDEXEC is written to a 1 and <BR>
prior to STATCMD.DONE being set by the hardware to indicate that <BR>
command execution has completed.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGCMD_RESERVED_31_7">31:7</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_7</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGCMD_RESERVED4">6:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED4</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGCMD_WAITSTATE">3:0</a>
</TD>
<TD class="cellBitfieldCol2">WAITSTATE</TD>
<TD class="cellBitfieldCol3" colspan="3">Wait State setting for verify reads<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x2</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="CFGPCNT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:CFGPCNT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13B4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13B4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Pulse Counter Configuration Register<BR>
This register allows further configuration of maximum pulse counts for <BR>
program and erase operations.<BR>
This register is blocked for writes after a 1 is written to the CMDEXEC<BR>
register and prior to STATCMD.DONE being set by the flash wrapper<BR>
hardware.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RW</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGPCNT_RESERVED20">31:20</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED20</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGPCNT_RESERVED_17_19">19:17</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_17_19</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGPCNT_RESERVED16">16</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED16</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGPCNT_RESERVED_15_12">15:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_15_12</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGPCNT_MAXPCNTVAL">11:4</a>
</TD>
<TD class="cellBitfieldCol2">MAXPCNTVAL</TD>
<TD class="cellBitfieldCol3" colspan="3">Override maximum pulse counter with this value.  <BR>
If MAXPCNTOVR = 0, then this field is ignored.<BR>
If MAXPCNTOVR = 1 and MAXERSPCNTOVR = 0, then this value will be used <BR>
to override the max pulse count for both program and erase.  Full max value<BR>
will be {4'h0, MAXPCNTVAL} .<BR>
If MAXPCNTOVR = 1 and MAXERSPCNTOVR = 1, then this value will be used<BR>
to override the max pulse count for program only.  Full max value will be<BR>
{4'h0, MAXPCNTVAL}.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGPCNT_RESERVED_3_1">3:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_3_1</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="CFGPCNT_MAXPCNTOVR">0</a>
</TD>
<TD class="cellBitfieldCol2">MAXPCNTOVR</TD>
<TD class="cellBitfieldCol3" colspan="3">Override hard-wired maximum pulse count.  If MAXERSPCNTOVR<BR>
is not set, then setting this value alone will override the max pulse count for<BR>
both program and erase.  If MAXERSPCNTOVR is set, then this bit will only<BR>
control the max pulse count setting for program.<BR>
By default, this bit is 0, and a hard-wired max pulse count is used.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">DEFAULT</TD>
<TD class="cellEnumTableCol3">Use hard-wired (default) value for maximum pulse count</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">OVERRIDE</TD>
<TD class="cellEnumTableCol3">Use value from MAXPCNTVAL field as maximum puse count</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RW</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STATCMD"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:STATCMD</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13D0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13D0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Command Status Register<BR>
This register contains status regarding completion and errors of command<BR>
execution.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_RESERVED_31_13">31:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_13</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000 0000 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_FAILMISC">12</a>
</TD>
<TD class="cellBitfieldCol2">FAILMISC</TD>
<TD class="cellBitfieldCol3" colspan="3">Command failed due to error other than write/erase protect violation or verify<BR>
error.  This is an extra bit in case a new failure mechanism is added which<BR>
requires a status bit.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATNOFAIL</TD>
<TD class="cellEnumTableCol3">No Fail</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATFAIL</TD>
<TD class="cellEnumTableCol3">Fail</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_RESERVED_11_9">11:9</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_11_9</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_FAILINVDATA">8</a>
</TD>
<TD class="cellBitfieldCol2">FAILINVDATA</TD>
<TD class="cellBitfieldCol3" colspan="3">Program command failed because an attempt was made to program a stored<BR>
0 value to a 1.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATNOFAIL</TD>
<TD class="cellEnumTableCol3">No Fail</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATFAIL</TD>
<TD class="cellEnumTableCol3">Fail</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_FAILMODE">7</a>
</TD>
<TD class="cellBitfieldCol2">FAILMODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Command failed because a bank has been set to a mode other than READ.<BR>
Program and Erase commands cannot be initiated unless all banks are in READ<BR>
mode.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATNOFAIL</TD>
<TD class="cellEnumTableCol3">No Fail</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATFAIL</TD>
<TD class="cellEnumTableCol3">Fail</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_FAILILLADDR">6</a>
</TD>
<TD class="cellBitfieldCol2">FAILILLADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Command failed due to the use of an illegal address<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATNOFAIL</TD>
<TD class="cellEnumTableCol3">No Fail</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATFAIL</TD>
<TD class="cellEnumTableCol3">Fail</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_FAILVERIFY">5</a>
</TD>
<TD class="cellBitfieldCol2">FAILVERIFY</TD>
<TD class="cellBitfieldCol3" colspan="3">Command failed due to verify error<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATNOFAIL</TD>
<TD class="cellEnumTableCol3">No Fail</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATFAIL</TD>
<TD class="cellEnumTableCol3">Fail</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_FAILWEPROT">4</a>
</TD>
<TD class="cellBitfieldCol2">FAILWEPROT</TD>
<TD class="cellBitfieldCol3" colspan="3">Command failed due to Write/Erase Protect Sector Violation<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATNOFAIL</TD>
<TD class="cellEnumTableCol3">No Fail</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATFAIL</TD>
<TD class="cellEnumTableCol3">Fail</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_RESERVED_3">3</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_3</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_CMDINPROGRESS">2</a>
</TD>
<TD class="cellBitfieldCol2">CMDINPROGRESS</TD>
<TD class="cellBitfieldCol3" colspan="3">Command In Progress<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATCOMPLETE</TD>
<TD class="cellEnumTableCol3">Complete</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATINPROGRESS</TD>
<TD class="cellEnumTableCol3">In Progress</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_CMDPASS">1</a>
</TD>
<TD class="cellBitfieldCol2">CMDPASS</TD>
<TD class="cellBitfieldCol3" colspan="3">Command Pass - valid when CMD_DONE field is 1<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATFAIL</TD>
<TD class="cellEnumTableCol3">Fail</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATPASS</TD>
<TD class="cellEnumTableCol3">Pass</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATCMD_CMDDONE">0</a>
</TD>
<TD class="cellBitfieldCol2">CMDDONE</TD>
<TD class="cellBitfieldCol3" colspan="3">Command Done<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">STATNOTDONE</TD>
<TD class="cellEnumTableCol3">Not Done</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">STATDONE</TD>
<TD class="cellEnumTableCol3">Done</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STATADDR"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:STATADDR</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13D4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13D4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Current Address Counter Value<BR>
Read only register giving read access to the state machine current address.<BR>
A bank id, region id and address are stored in this register and are incremented as<BR>
necessary during execution of a command.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATADDR_RESERVED_31_26">31:26</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_26</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATADDR_BANKID">25:21</a>
</TD>
<TD class="cellBitfieldCol2">BANKID</TD>
<TD class="cellBitfieldCol3" colspan="3">Current Bank ID<BR>
A bank indicator is stored in this register which represents the current bank on<BR>
which the state  machine is operating.  There is 1 bit per bank.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BANK0</TD>
<TD class="cellEnumTableCol3">Bank 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">BANK1</TD>
<TD class="cellEnumTableCol3">Bank 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">BANK2</TD>
<TD class="cellEnumTableCol3">Bank 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">BANK3</TD>
<TD class="cellEnumTableCol3">Bank 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">BANK4</TD>
<TD class="cellEnumTableCol3">Bank 4</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0001</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATADDR_REGIONID">20:16</a>
</TD>
<TD class="cellBitfieldCol2">REGIONID</TD>
<TD class="cellBitfieldCol3" colspan="3">Current Region ID<BR>
A region indicator is stored in this register which represents the current flash <BR>
region on which the state  machine is operating.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MAIN</TD>
<TD class="cellEnumTableCol3">Main Region</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">NONMAIN</TD>
<TD class="cellEnumTableCol3">Non-Main Region</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">TRIM</TD>
<TD class="cellEnumTableCol3">Trim Region</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">ENGR</TD>
<TD class="cellEnumTableCol3">Engr Region</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0001</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATADDR_BANKADDR">15:0</a>
</TD>
<TD class="cellBitfieldCol2">BANKADDR</TD>
<TD class="cellBitfieldCol3" colspan="3">Current Bank Address<BR>
A bank offset address is stored in this register.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STATPCNT"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:STATPCNT</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03D8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13D8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13D8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Current Pulse Count Register:<BR>
Read only register giving read access to the state machine current pulse count<BR>
value for program/erase operations.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATPCNT_RESERVED_31_12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_12</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATPCNT_PULSECNT">11:0</a>
</TD>
<TD class="cellBitfieldCol2">PULSECNT</TD>
<TD class="cellBitfieldCol3" colspan="3">Current Pulse Counter Value<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xFFF</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="STATMODE"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:STATMODE</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03DC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13DC</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13DC</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Mode Status Register<BR>
Indicates one or more banks which not in READ mode, and it indicates the mode<BR>
which the bank(s) are in.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_RESERVED_31_18">31:18</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_18</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b00 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_BANK1TRDY">17</a>
</TD>
<TD class="cellBitfieldCol2">BANK1TRDY</TD>
<TD class="cellBitfieldCol3" colspan="3">Bank 1T Ready.<BR>
Bank(s) are ready for 1T access.  This is accomplished when the bank and pump<BR>
have been trimmed.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">FALSE</TD>
<TD class="cellEnumTableCol3">Not ready</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TRUE</TD>
<TD class="cellEnumTableCol3">Ready</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_BANK2TRDY">16</a>
</TD>
<TD class="cellBitfieldCol2">BANK2TRDY</TD>
<TD class="cellBitfieldCol3" colspan="3">Bank 2T Ready.<BR>
Bank(s) are ready for 2T access.  This is accomplished when the pump has<BR>
fully driven power rails to the bank(s).<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">FALSE</TD>
<TD class="cellEnumTableCol3">Not ready</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">TRUE</TD>
<TD class="cellEnumTableCol3">Ready</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_RESERVED_15_12">15:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_15_12</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_BANKMODE">11:8</a>
</TD>
<TD class="cellBitfieldCol2">BANKMODE</TD>
<TD class="cellBitfieldCol3" colspan="3">Indicates mode of bank(s) that are not in READ mode<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">READ</TD>
<TD class="cellEnumTableCol3">Read Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">RDMARG0</TD>
<TD class="cellEnumTableCol3">Read Margin 0 Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">RDMARG1</TD>
<TD class="cellEnumTableCol3">Read Margin 1 Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x6</TD>
<TD class="cellEnumTableCol2">RDMARG0B</TD>
<TD class="cellEnumTableCol3">Read Margin 0B Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x7</TD>
<TD class="cellEnumTableCol2">RDMARG1B</TD>
<TD class="cellEnumTableCol3">Read Margin 1B Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x9</TD>
<TD class="cellEnumTableCol2">PGMVER</TD>
<TD class="cellEnumTableCol3">Program Verify Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xA</TD>
<TD class="cellEnumTableCol2">PGMSW</TD>
<TD class="cellEnumTableCol3">Program Single Word</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xB</TD>
<TD class="cellEnumTableCol2">ERASEVER</TD>
<TD class="cellEnumTableCol3">Erase Verify Mode</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xC</TD>
<TD class="cellEnumTableCol2">ERASESECT</TD>
<TD class="cellEnumTableCol3">Erase Sector</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xE</TD>
<TD class="cellEnumTableCol2">PGMMW</TD>
<TD class="cellEnumTableCol3">Program Multiple Word</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0xF</TD>
<TD class="cellEnumTableCol2">ERASEBNK</TD>
<TD class="cellEnumTableCol3">Erase Bank</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_RESERVED_7_5">7:5</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_7_5</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_RESERVED1">4:1</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED1</TD>
<TD class="cellBitfieldCol3" colspan="3">Software should not rely on the value of a reserved. Writing any other value than the reset value may result in undefined behavior.</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="STATMODE_BANKNOTINRD">0</a>
</TD>
<TD class="cellBitfieldCol2">BANKNOTINRD</TD>
<TD class="cellBitfieldCol3" colspan="3">Bank not in read mode.<BR>
Indicates which banks are not in READ mode.  There is 1 bit per bank.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">BANK0</TD>
<TD class="cellEnumTableCol3">Bank 0</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">BANK1</TD>
<TD class="cellEnumTableCol3">Bank 1</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">BANK2</TD>
<TD class="cellEnumTableCol3">Bank 2</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">BANK3</TD>
<TD class="cellEnumTableCol3">Bank 3</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">BANK4</TD>
<TD class="cellEnumTableCol3">Bank 4</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GBLINFO0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:GBLINFO0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13F0</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13F0</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Global Info 0 Register<BR>
Read only register detailing information about sector size and number of banks<BR>
present.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO0_RESERVED_31_19">31:19</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_19</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO0_NUMBANKS">18:16</a>
</TD>
<TD class="cellBitfieldCol2">NUMBANKS</TD>
<TD class="cellBitfieldCol3" colspan="3">Number of banks instantiated<BR>
Minimum:	1<BR>
Maximum:	5<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x5</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b001</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO0_SECTORSIZE">15:0</a>
</TD>
<TD class="cellBitfieldCol2">SECTORSIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Sector size in bytes<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x400</TD>
<TD class="cellEnumTableCol2">ONEKB</TD>
<TD class="cellEnumTableCol3">Sector size is ONEKB</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x800</TD>
<TD class="cellEnumTableCol2">TWOKB</TD>
<TD class="cellEnumTableCol3">Sector size is TWOKB</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0800</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GBLINFO1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:GBLINFO1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13F4</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13F4</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Global Info 1 Register<BR>
Read only register detailing information about data, ecc and redundant data<BR>
widths in bits.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO1_RESERVED_31_19">31:19</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_19</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000 0000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO1_REDWIDTH">18:16</a>
</TD>
<TD class="cellBitfieldCol2">REDWIDTH</TD>
<TD class="cellBitfieldCol3" colspan="3">Redundant data width in bits<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">W0BIT</TD>
<TD class="cellEnumTableCol3">Redundant data width is 0.  Redundancy/Repair not present.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x2</TD>
<TD class="cellEnumTableCol2">W2BIT</TD>
<TD class="cellEnumTableCol3">Redundant data width is 2 bits</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x4</TD>
<TD class="cellEnumTableCol2">W4BIT</TD>
<TD class="cellEnumTableCol3">Redundant data width is 4 bits</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b100</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO1_RESERVED_15_13">15:13</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_15_13</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO1_ECCWIDTH">12:8</a>
</TD>
<TD class="cellBitfieldCol2">ECCWIDTH</TD>
<TD class="cellBitfieldCol3" colspan="3">ECC data width in bits<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">W0BIT</TD>
<TD class="cellEnumTableCol3">ECC data width is 0.  ECC not used.</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">W8BIT</TD>
<TD class="cellEnumTableCol3">ECC data width is 8 bits</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x10</TD>
<TD class="cellEnumTableCol2">W16BIT</TD>
<TD class="cellEnumTableCol3">ECC data width is 16 bits</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0b0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO1_DATAWIDTH">7:0</a>
</TD>
<TD class="cellBitfieldCol2">DATAWIDTH</TD>
<TD class="cellBitfieldCol3" colspan="3">Data width in bits<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x40</TD>
<TD class="cellEnumTableCol2">W64BIT</TD>
<TD class="cellEnumTableCol3">Data width is 64 bits</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x80</TD>
<TD class="cellEnumTableCol2">W128BIT</TD>
<TD class="cellEnumTableCol3">Data width is 128 bits</TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x80</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="GBLINFO2"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:GBLINFO2</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 03F8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 13F8</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 13F8</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Global Info 2 Register<BR>
Read only register detailing information about the number of data registers<BR>
present.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO2_RESERVED_31_4">31:4</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_4</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x000 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="GBLINFO2_DATAREGISTERS">3:0</a>
</TD>
<TD class="cellBitfieldCol2">DATAREGISTERS</TD>
<TD class="cellBitfieldCol3" colspan="3">Number of data registers present.<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x1</TD>
<TD class="cellEnumTableCol2">MINIMUM</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#GBLINFO2_DATAREGISTERS">DATAREGISTERS</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">MAXIMUM</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#GBLINFO2_DATAREGISTERS">DATAREGISTERS</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x1</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="BANK0INFO0"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:BANK0INFO0</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0400</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1400</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1400</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Bank Info 0 Register for bank 0.<BR>
Read only register detailing information about Main region size in the bank.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BANK0INFO0_RESERVED_31_12">31:12</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_12</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x0 0000</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BANK0INFO0_MAINSIZE">11:0</a>
</TD>
<TD class="cellBitfieldCol2">MAINSIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Main region size in sectors<BR>
Minimum:	0x8 (8)<BR>
Maximum:	0x200 (512)<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x8</TD>
<TD class="cellEnumTableCol2">MINSECTORS</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#BANK0INFO0_MAINSIZE">MAINSIZE</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x200</TD>
<TD class="cellEnumTableCol2">MAXSECTORS</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#BANK0INFO0_MAINSIZE">MAINSIZE</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x100</TD>
</TR>
</TABLE>
<H3 class="mmapRegisterTitle"><A name="BANK0INFO1"></A><A class="mmapRegisterTitle" href="CPU_MMAP.html">TOP</A>:<A class="mmapRegisterTitle" href="#Top_Tag">FLASH</A>:BANK0INFO1</H3><TABLE cellspacing="0" class="mmapRegisterTable">
<TR class="row">
<TD class="cellCol1"><B>Address Offset</B></TD>
<TD class="cellCol2" colspan="3">0x0000 0404</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Physical Address</TD>
<TD class="cellCol2">0x4002 1404</TD>
<TD class="cellCol3">Instance</TD>
<TD class="cellCol4">0x4002 1404</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Description</TD>
<TD class="cellCol2" colspan="3">Bank Info1 Register for bank 0.<BR>
Read only register detailing information about Non-Main, Trim, and Engr<BR>
region sizes in the bank.</TD>
</TR>
<TR class="row">
<TD class="cellCol1">Type</TD>
<TD class="cellCol2" colspan="3">RO</TD>
</TR>
</TABLE>
<TABLE cellspacing="0" class="mmapBitfieldTable">
<TR class="rowTop">
<TD class="cellTopCol1">Bits</TD>
<TD class="cellTopCol2">Field Name</TD>
<TD class="cellTopCol3" colspan="3">Description</TD>
<TD class="cellTopCol4">Type</TD>
<TD class="cellTopCol5">Reset</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BANK0INFO1_RESERVED_31_24">31:24</a>
</TD>
<TD class="cellBitfieldCol2">RESERVED_31_24</TD>
<TD class="cellBitfieldCol3" colspan="3">Reserved</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x00</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BANK0INFO1_ENGRSIZE">23:16</a>
</TD>
<TD class="cellBitfieldCol2">ENGRSIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Engr region size in sectors<BR>
Minimum:	0x0 (0)<BR>
Maximum:	0x10 (16)<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINSECTORS</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#BANK0INFO1_ENGRSIZE">ENGRSIZE</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x20</TD>
<TD class="cellEnumTableCol2">MAXSECTORS</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#BANK0INFO1_ENGRSIZE">ENGRSIZE</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x01</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BANK0INFO1_TRIMSIZE">15:8</a>
</TD>
<TD class="cellBitfieldCol2">TRIMSIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Trim region size in sectors<BR>
Minimum:	0x0 (0)<BR>
Maximum:	0x10 (16)<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINSECTORS</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#BANK0INFO1_TRIMSIZE">TRIMSIZE</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x20</TD>
<TD class="cellEnumTableCol2">MAXSECTORS</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#BANK0INFO1_TRIMSIZE">TRIMSIZE</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x01</TD>
</TR>
<TR class="rowBitfield">
<TD class="cellBitfieldCol1"><a name="BANK0INFO1_NONMAINSIZE">7:0</a>
</TD>
<TD class="cellBitfieldCol2">NONMAINSIZE</TD>
<TD class="cellBitfieldCol3" colspan="3">Non-main region size in sectors<BR>
Minimum:	0x0 (0)<BR>
Maximum:	0x10 (16)<TABLE cellspacing="0" class="LprfEnum">
<TR class="rowEnumHead">
<TD class="cellEnumTableHeadCol1">Value</TD>
<TD class="cellEnumTableHeadCol2">ENUM Name</TD>
<TD class="cellEnumTableHeadCol3">Description</TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x0</TD>
<TD class="cellEnumTableCol2">MINSECTORS</TD>
<TD class="cellEnumTableCol3">Minimum value of <A class="xref" href="#BANK0INFO1_NONMAINSIZE">NONMAINSIZE</A></TD>
</TR>
<TR class="rowEnum">
<TD class="cellEnumTableCol1">0x20</TD>
<TD class="cellEnumTableCol2">MAXSECTORS</TD>
<TD class="cellEnumTableCol3">Maximum value of <A class="xref" href="#BANK0INFO1_NONMAINSIZE">NONMAINSIZE</A></TD>
</TR>
</TABLE>
</TD>
<TD class="cellBitfieldCol4">RO</TD>
<TD class="cellBitfieldCol5">0x01</TD>
</TR>
</TABLE>
<BR>
<BR>
<hr><table class="footer"><tr><td>&copy; 2015 - 2016. Texas Instruments | All Rights Reserved</td></tr></table>
</BODY>
</HTML>
