/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [8:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [21:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire [5:0] celloutsig_0_23z;
  wire celloutsig_0_26z;
  wire [2:0] celloutsig_0_27z;
  reg [11:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_44z;
  wire celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire celloutsig_0_63z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  reg [4:0] celloutsig_1_11z;
  reg [6:0] celloutsig_1_12z;
  reg [2:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_6z = celloutsig_0_0z[6] ? celloutsig_0_0z[4] : celloutsig_0_4z;
  assign celloutsig_0_13z = celloutsig_0_8z ? celloutsig_0_6z : celloutsig_0_9z;
  assign celloutsig_0_62z = ~(celloutsig_0_31z & celloutsig_0_16z);
  assign celloutsig_1_9z = ~(celloutsig_1_4z & celloutsig_1_6z);
  assign celloutsig_0_1z = ~(celloutsig_0_0z[4] & in_data[55]);
  assign celloutsig_0_22z = ~(celloutsig_0_0z[2] & celloutsig_0_20z[4]);
  assign celloutsig_0_44z = ~(celloutsig_0_27z[0] | celloutsig_0_0z[2]);
  assign celloutsig_0_10z = ~(in_data[12] | in_data[44]);
  assign celloutsig_1_4z = celloutsig_1_0z | ~(in_data[145]);
  assign celloutsig_1_1z = in_data[189:169] & { in_data[124:105], celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_7z[1], celloutsig_0_0z, celloutsig_0_2z } & { celloutsig_0_2z[10:6], celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_17z };
  assign celloutsig_0_0z = in_data[88:80] / { 1'h1, in_data[7:0] };
  assign celloutsig_0_5z = { celloutsig_0_2z[6:1], celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[6:2], in_data[0] };
  assign celloutsig_0_4z = in_data[62:44] === { in_data[50:34], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_0z = in_data[141:135] >= in_data[164:158];
  assign celloutsig_1_3z = celloutsig_1_1z[3:0] >= { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_17z = { in_data[172:160], celloutsig_1_15z, celloutsig_1_3z } >= { celloutsig_1_12z[6:3], celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_13z };
  assign celloutsig_0_15z = celloutsig_0_0z[8:5] >= { celloutsig_0_14z[2:0], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_7z[1:0], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_6z } >= celloutsig_0_5z[5:0];
  assign celloutsig_0_16z = { in_data[27:20], celloutsig_0_7z, celloutsig_0_11z } > { celloutsig_0_2z[5:0], celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_18z = { in_data[3:1], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_8z } > { celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_1_10z = { in_data[179:167], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z } && { celloutsig_1_1z[14:3], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_0_9z = ! { in_data[13:10], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_2z = { celloutsig_1_1z[15:0], celloutsig_1_0z } || celloutsig_1_1z[19:3];
  assign celloutsig_1_16z = { celloutsig_1_12z[5:1], celloutsig_1_8z } || { celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_31z = { celloutsig_0_14z[4:2], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_10z } || { celloutsig_0_23z[4:3], celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_22z, celloutsig_0_15z };
  assign celloutsig_0_3z = celloutsig_0_2z[7] & ~(celloutsig_0_1z);
  assign celloutsig_1_5z = celloutsig_1_1z[0] & ~(celloutsig_1_1z[4]);
  assign celloutsig_0_8z = celloutsig_0_1z & ~(celloutsig_0_5z[0]);
  assign celloutsig_0_14z = { in_data[51:44], celloutsig_0_9z, celloutsig_0_9z } % { 1'h1, celloutsig_0_0z };
  assign celloutsig_0_23z = - celloutsig_0_0z[8:3];
  assign celloutsig_0_27z = - { celloutsig_0_22z, celloutsig_0_8z, celloutsig_0_6z };
  assign celloutsig_1_8z = { in_data[180], celloutsig_1_6z, celloutsig_1_0z } !== { in_data[146:145], celloutsig_1_7z };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_3z } !== { celloutsig_1_8z, celloutsig_1_17z };
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_10z } | { celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_63z = celloutsig_0_62z & celloutsig_0_44z;
  assign celloutsig_1_6z = celloutsig_1_3z & celloutsig_1_5z;
  assign celloutsig_0_11z = celloutsig_0_5z[1] & celloutsig_0_6z;
  assign celloutsig_0_17z = celloutsig_0_15z & celloutsig_0_16z;
  assign celloutsig_0_7z = celloutsig_0_2z[4:2] ^ { in_data[69:68], celloutsig_0_1z };
  assign celloutsig_1_7z = ~((celloutsig_1_2z & celloutsig_1_6z) | celloutsig_1_5z);
  assign celloutsig_1_19z = ~((celloutsig_1_18z & celloutsig_1_4z) | celloutsig_1_4z);
  always_latch
    if (clkin_data[128]) celloutsig_1_11z = 5'h00;
    else if (!clkin_data[64]) celloutsig_1_11z = { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_9z };
  always_latch
    if (clkin_data[128]) celloutsig_1_12z = 7'h00;
    else if (!clkin_data[64]) celloutsig_1_12z = { celloutsig_1_1z[17:12], celloutsig_1_6z };
  always_latch
    if (clkin_data[160]) celloutsig_1_13z = 3'h0;
    else if (clkin_data[64]) celloutsig_1_13z = { celloutsig_1_10z, celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_2z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_2z = in_data[32:21];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_62z, celloutsig_0_63z };
endmodule
