// Seed: 2293922058
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(posedge 1 + 1) id_3)
  else disable id_4;
  logic [7:0] id_5;
  assign {id_5[1'b0], &1} = id_1 ==? 1;
  assign id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_1);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
