

================================================================
== Vitis HLS Report for 'Linear_relu'
================================================================
* Date:           Mon Jan 17 10:40:25 2022

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        PNA_HLS_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.358 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4218|     4218|  14.059 us|  14.059 us|  4218|  4218|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                   |                                                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                              Instance                             |                         Module                         |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5_fu_109  |Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5  |     2084|     2084|  6.946 us|  6.946 us|  2084|  2084|       no|
        +-------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_360_1   |     2132|     2132|        82|          -|          -|    26|        no|
        | + VITIS_LOOP_362_2  |       80|       80|         1|          -|          -|    80|        no|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      83|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|       98|     238|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     109|    -|
|Register             |        -|     -|       30|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      128|     430|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+
    |                              Instance                             |                         Module                         | BRAM_18K| DSP| FF | LUT | URAM|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+
    |grp_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5_fu_109  |Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5  |        0|   0|  98|  238|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+
    |Total                                                              |                                                        |        0|   0|  98|  238|    0|
    +-------------------------------------------------------------------+--------------------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln360_fu_159_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln362_fu_185_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln363_1_fu_169_p2  |         +|   0|  0|  19|          12|          12|
    |add_ln363_fu_147_p2    |         +|   0|  0|  19|          12|          12|
    |icmp_ln360_fu_153_p2   |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln362_fu_179_p2   |      icmp|   0|  0|  10|           7|           7|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  83|          48|          37|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  26|          5|    1|          5|
    |dim_out_reg_98  |   9|          2|    7|         14|
    |l_out_address1  |  14|          3|   16|         48|
    |l_out_ce0       |   9|          2|    1|          2|
    |l_out_ce1       |  14|          3|    1|          3|
    |l_out_d1        |  14|          3|   32|         96|
    |l_out_we1       |  14|          3|    1|          3|
    |nd_fu_76        |   9|          2|    5|         10|
    +----------------+----+-----------+-----+-----------+
    |Total           | 109|         23|   64|        181|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                      | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |add_ln360_reg_210                                                               |  5|   0|    5|          0|
    |add_ln363_reg_202                                                               |  8|   0|   12|          4|
    |ap_CS_fsm                                                                       |  4|   0|    4|          0|
    |dim_out_reg_98                                                                  |  7|   0|    7|          0|
    |grp_Linear_relu_Pipeline_VITIS_LOOP_372_4_VITIS_LOOP_373_5_fu_109_ap_start_reg  |  1|   0|    1|          0|
    |nd_fu_76                                                                        |  5|   0|    5|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                           | 30|   0|   34|          4|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|   Linear_relu|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|   Linear_relu|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|   Linear_relu|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|   Linear_relu|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|   Linear_relu|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|   Linear_relu|  return value|
|l_out_address0  |  out|   16|   ap_memory|         l_out|         array|
|l_out_ce0       |  out|    1|   ap_memory|         l_out|         array|
|l_out_q0        |   in|   32|   ap_memory|         l_out|         array|
|l_out_address1  |  out|   16|   ap_memory|         l_out|         array|
|l_out_ce1       |  out|    1|   ap_memory|         l_out|         array|
|l_out_we1       |  out|    1|   ap_memory|         l_out|         array|
|l_out_d1        |  out|   32|   ap_memory|         l_out|         array|
+----------------+-----+-----+------------+--------------+--------------+

