{"vcs1":{"timestamp_begin":1735304618.634928988, "rt":1.38, "ut":0.56, "st":0.25}}
{"vcselab":{"timestamp_begin":1735304620.081487125, "rt":0.89, "ut":0.25, "st":0.16}}
{"link":{"timestamp_begin":1735304621.039962485, "rt":0.35, "ut":0.18, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1735304617.917827178}
{"VCS_COMP_START_TIME": 1735304617.917827178}
{"VCS_COMP_END_TIME": 1735304647.565919860}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 332584}}
{"stitch_vcselab": {"peak_mem": 223372}}
