INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.srcs/sources_1/new/my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.srcs/sources_1/new/tb_my_pe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_my_pe
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lucet/semester/21s-hardware-system-design/lab05/prj/lab5/lab5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
