LIBRARY IEEE;
LIBRARY LPM;

USE IEEE.STD_LOGIC_1164.ALL;
USE LPM.LPM_COMPONENTS.ALL;

ENTITY DIG_IN IS
  PORT(
    CS          : IN    STD_LOGIC;
    KEYS        : IN    STD_LOGIC_VECTOR(1 DOWNTO 0);
    IO_DATA     : OUT   STD_LOGIC_VECTOR(15 DOWNTO 0)
  );
END DIG_IN;

ARCHITECTURE a OF DIG_IN IS
  SIGNAL B_DI : STD_LOGIC_VECTOR(15 DOWNTO 0);

  BEGIN
  
    PROCESS (CS)
    BEGIN
      WAIT UNTIL RISING_EDGE(CS);
      B_DI <= DI;
    END PROCESS;
	 IO_DATA <= B_DI;
END a;

