// Seed: 788297433
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_9;
  ;
endmodule
module module_1 (
    output wand  id_0,
    input  wand  id_1,
    output logic id_2
);
  wire id_4, id_5;
  wire id_6;
  initial begin : LABEL_0
    deassign id_6;
    id_2 <= 1;
  end
  module_0 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5
  );
endmodule
