// Seed: 1304622438
module module_0 (
    output tri1  id_0,
    output uwire id_1
);
  wire id_3;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wand id_3,
    inout tri1 id_4,
    output wor id_5,
    input wor id_6,
    input supply1 id_7,
    output tri1 id_8,
    input uwire id_9,
    output tri1 id_10,
    input supply0 id_11,
    input tri id_12,
    input wand id_13,
    output uwire id_14,
    output logic id_15,
    output tri id_16,
    output wor id_17,
    input tri id_18,
    input tri1 id_19,
    output supply1 id_20
    , id_34,
    input wire id_21,
    input tri1 id_22
    , id_35,
    input uwire id_23,
    input wire id_24,
    input wire id_25,
    output logic id_26,
    output wand id_27,
    input uwire id_28,
    output wire id_29,
    output tri1 id_30
    , id_36,
    input wor id_31,
    output wor id_32
);
  always @(negedge -1) begin : LABEL_0
    if (1) begin : LABEL_1
      id_15 <= 1;
    end else if (1) id_26 <= -1 || -1;
  end
  module_0 modCall_1 (
      id_8,
      id_5
  );
endmodule
