## Vector5 â€“ Pairwise Comparisons Using Replication and Concatenation

This problem requires computing all pairwise comparisons between five 1-bit signals and outputting a 25-bit vector where each bit indicates equality of the compared pair.

---

### ðŸ§  Concept Insight  
- The output is a **25-bit vector** representing all pairwise equality comparisons of inputs `a`, `b`, `c`, `d`, and `e`.  
- Each bit is 1 if the corresponding two inputs are equal, 0 otherwise.  
- Using **replication `{}`** and **concatenation `{}`** operators simplifies building the input vectors for comparison.  
- The top vector replicates each input 5 times, and the bottom vector concatenates the five inputs repeated 5 times, allowing a single bitwise XNOR operation to perform all comparisons simultaneously.

---

### ðŸ“˜ Problem Statement  
Build a module with:

- Five **1-bit inputs**: `a`, `b`, `c`, `d`, `e`  
- A **25-bit output vector** `out` where each bit `out[i]` indicates whether the respective pair of inputs are equal.

<img width="600" alt="{6F804A54-3589-47FD-A510-B285CDA3527D}" src="https://github.com/user-attachments/assets/a22cbbb1-7173-4805-b375-dd411c94b0e5" />

ðŸ”— [View Problem on HDLBits](https://hdlbits.01xz.net/wiki/Vector5)

---

### âœ… Solution  
ðŸ“„ [View Solution Code on GitHub](https://github.com/EswarAdithya011/HDLBits/blob/main/Problem%20Sets/2.%20Verilog%20Language/2.2%20Vectors/2.2.9%20More%20replication/Vector5.v)

---

### ðŸ›  Design Note  
Using vector replication and concatenation enables efficient and compact hardware design for multiple simultaneous bitwise operations, reducing code complexity and improving readability.
