****************************************
Report : Data Mismatches
Version: O-2018.06-SP1
Date   : Wed Apr 24 15:22:11 2024
****************************************
No mismatches exist on the design.
1
****************************************
Report : SCANDEF check
Design : riscv_core
Version: O-2018.06-SP1
Date   : Wed Apr 24 15:22:11 2024
****************************************
  Checking between SCANDEF file and design:

  Total PARTITION group count: 1
  Total SCANCHAINS checked: 22
  VALIDATED :  22
  FAILED    :  0

  Chain name     Status    #cells    #bits     PARTITION      Scan in        Scan out
  1              V         100       100       scan_clk_40_40 scan_in[9]     scan_out[9]
  2              V         100       100       scan_clk_40_40 scan_in[8]     scan_out[8]
  3              V         100       100       scan_clk_40_40 scan_in[7]     scan_out[7]
  4              V         100       100       scan_clk_40_40 scan_in[6]     scan_out[6]
  5              V         100       100       scan_clk_40_40 scan_in[5]     scan_out[5]
  6              V         100       100       scan_clk_40_40 scan_in[4]     scan_out[4]
  7              V         100       100       scan_clk_40_40 scan_in[3]     scan_out[3]
  8              V         100       100       scan_clk_40_40 scan_in[2]     scan_out[2]
  9              V         100       100       scan_clk_40_40 scan_in[1]     scan_out[1]
  10             V         100       100       scan_clk_40_40 scan_in[0]     scan_out[0]
  11             V         100       100       scan_clk_40_40 test_si11      test_so11
  12             V         100       100       scan_clk_40_40 test_si12      test_so12
  13             V         100       100       scan_clk_40_40 test_si13      test_so13
  14             V         100       100       scan_clk_40_40 test_si14      test_so14
  15             V         100       100       scan_clk_40_40 test_si15      test_so15
  16             V         100       100       scan_clk_40_40 test_si16      test_so16
  17             V         100       100       scan_clk_40_40 test_si17      test_so17
  18             V         100       100       scan_clk_40_40 test_si18      test_so18
  19             V         100       100       scan_clk_40_40 test_si19      test_so19
  20             V         100       100       scan_clk_40_40 test_si20      test_so20
  21             V         100       100       scan_clk_40_40 test_si21      test_so21
  22             V         99        99        scan_clk_40_40 test_si22      test_so22
1

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 230 total shapes.
Layer M2: cached 0 shapes out of 0 total shapes.
Layer M3: cached 0 shapes out of 0 total shapes.
Cached 9660 vias out of 21180 total vias.

check_legality for block design riscv_core ... 
Warning: Library cell saed14rvt_ff0p88v25c:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_ff0p88v25c:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%

****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design riscv_core succeeded!


check_legality succeeded.

**************************

1
Warning: Technology layer 'M4' setting 'pitch' is not valid (NEX-001)
Warning: Technology layer 'MRDL' setting 'pitch' is not valid (NEX-001)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M1' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M2' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M3' parameter 'SMIN' = 0.040 does not match 0.026 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'WMIN' = 0.030 does not match 0.060 of technology file (NEX-007)
Warning: Parasitic Tech Library layer 'M8' parameter 'SMIN' = 0.060 does not match 0.040 of technology file (NEX-007)
NEX: 30086 nets
NEX: 99.62%(29972/30086) nets are valid placed

Histogram of "num of nodes per net"
  value: 	percent%
     0: 	0.2% 
     1: 	0.2% 
     2: 	76.3% (peak)
     3: 	6.7% 
     4: 	3.3% 
     5: 	9.4% (average = 5) 
    10: 	1.7% 
    20: 	2.1% 
    40: 	0.1% 
    1000: 	0.0% 
    10000: 	0.0% 


Histogram of "net bbox size(um)"
  value: 	percent%
   0.00: 	3.0% 
   0.50: 	26.7% (peak)
   1.00: 	20.2% 
   2.00: 	11.8% 
   3.00: 	7.2% 
   4.00: 	4.2% 
   5.00: 	11.3% (average = 6.2) 
   10.00: 	8.0% 
   20.00: 	5.2% 
   40.00: 	2.4% 
   100.00: 	0.1% 


Histogram of "net bbox aspect()"
  value: 	percent%
   0.00: 	0.4% 
   1.00: 	10.1% (peak)
   1.10: 	9.4% 
   1.20: 	8.5% 
   1.30: 	8.0% 
   1.40: 	7.7% 
   1.50: 	6.5% 
   1.60: 	5.0% 
   1.70: 	4.1% 
   1.80: 	3.3% 
   1.90: 	3.0% 
   2.00: 	10.3% (average = 2.4) 
   2.50: 	5.9% 
   3.00: 	6.6% 
   4.00: 	3.4% 
   5.00: 	5.4% 
   10.00: 	1.8% 
   20.00: 	0.4% 
   30.00: 	0.1% 
   40.00: 	0.0% 
   50.00: 	0.0% 

NEX: 29550 insts

Histogram of "inst bbox size(um)"
  value: 	percent%
   0.50: 	74.3% (average = 1.0) (peak)
   1.00: 	14.9% 
   2.00: 	10.7% 

NEX: 1 NDR rules: 
  [0] CTS_routing_rule
1
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast	(Mode: func; Corner: fast)
   func_slow	(Mode: func; Corner: slow)
   test_fast	(Mode: test; Corner: fast)
   test_slow	(Mode: test; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 2 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

****************************************
Report : check_clock_tree
Design : riscv_core
Version: O-2018.06-SP1
Date   : Wed Apr 24 15:22:20 2024
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       3         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       5         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       0         None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       1         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================
1
1
