# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Dec2_4En_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/LSD/P7/Parte1/Dec2_4En.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:57:23 on Apr 23,2019
# vcom -reportprogress 300 -93 -work work C:/LSD/P7/Parte1/Dec2_4En.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En
# -- Compiling architecture Behavioral of Dec2_4En
# End time: 13:57:24 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:25 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:58:25 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:27 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:58:28 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:30 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:58:30 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:32 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:58:33 on Apr 23,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:36 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:58:36 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:53 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:59:53 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:55 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:59:55 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:56 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:59:56 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:56 on Apr 23,2019
# vcom -reportprogress 300 -work work C:/LSD/P7/Parte1/Dec2_4En_Tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Dec2_4En_Tb
# -- Compiling architecture Stimulus of Dec2_4En_Tb
# -- Loading entity Dec2_4En
# End time: 13:59:56 on Apr 23,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.dec2_4en_tb(stimulus)
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 14:01:25 on Apr 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vsim work.dec2_4en_tb(stimulus)
# End time: 14:01:32 on Apr 23,2019, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 14:01:32 on Apr 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vsim work.dec2_4en_tb(stimulus)
# End time: 14:01:35 on Apr 23,2019, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 14:01:35 on Apr 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vsim work.dec2_4en_tb(stimulus)
# End time: 14:01:37 on Apr 23,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 14:01:37 on Apr 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
vsim work.dec2_4en_tb(stimulus)
# End time: 14:01:56 on Apr 23,2019, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim work.dec2_4en_tb(stimulus) 
# Start time: 14:01:56 on Apr 23,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.dec2_4en_tb(stimulus)
# Loading work.dec2_4en(behavioral)
add wave -position end  sim:/dec2_4en_tb/s_enable
add wave -position end  sim:/dec2_4en_tb/s_inputs
add wave -position end  sim:/dec2_4en_tb/s_outputs
run
restart
run -all
# End time: 14:28:23 on Apr 23,2019, Elapsed time: 0:26:27
# Errors: 0, Warnings: 0
