// Seed: 1142907476
module module_1 ();
  wire module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  wire id_3;
endmodule
module module_1 (
    input wand id_0,
    output supply1 id_1,
    input wand id_2,
    output tri id_3,
    output tri1 id_4
    , id_11,
    output wor id_5,
    input tri id_6,
    output supply1 id_7,
    output wire id_8,
    output wand id_9
);
  module_0 modCall_1 ();
  wire id_12;
endmodule
module module_1 (
    id_1,
    id_2,
    access,
    id_3,
    id_4
);
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[module_2] = id_2 ? 1 : 1;
  module_0 modCall_1 ();
endmodule
