{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 30 21:45:20 2016 " "Info: Processing started: Mon May 30 21:45:20 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBench-Behavioral " "Info: Found design unit 1: TestBench-Behavioral" {  } { { "TestBench.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/TestBench.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TestBench " "Info: Found entity 1: TestBench" {  } { { "TestBench.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/TestBench.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Info: Found entity 1: datapath" {  } { { "datapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/datapath.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Behavioral " "Info: Found design unit 1: ALU-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/ALU.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/ALU.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG-Behavior " "Info: Found design unit 1: REG-Behavior" {  } { { "REG.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/REG.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 REG " "Info: Found entity 1: REG" {  } { { "REG.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/REG.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/MUX.vhd " "Warning: Entity \"mux\" obtained from \"C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/MUX.vhd\" instead of from Quartus II megafunction library" {  } {  } 0 0 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behavior " "Info: Found design unit 1: mux-behavior" {  } { { "MUX.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/MUX.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Info: Found entity 1: mux" {  } { { "MUX.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/MUX.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-Behavior " "Info: Found design unit 1: FSM-Behavior" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twoto1mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file twoto1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twoto1mux-behavior " "Info: Found design unit 1: twoto1mux-behavior" {  } { { "twoto1mux.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/twoto1mux.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 twoto1mux " "Info: Found entity 1: twoto1mux" {  } { { "twoto1mux.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/twoto1mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmentdecoder.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segmentDecoder-Beh " "Info: Found design unit 1: segmentDecoder-Beh" {  } { { "segmentDecoder.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/segmentDecoder.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 segmentDecoder " "Info: Found entity 1: segmentDecoder" {  } { { "segmentDecoder.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/segmentDecoder.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebit2to1mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file onebit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 onebit2to1mux-be " "Info: Found design unit 1: onebit2to1mux-be" {  } { { "onebit2to1mux.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/onebit2to1mux.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 onebit2to1mux " "Info: Found entity 1: onebit2to1mux" {  } { { "onebit2to1mux.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/onebit2to1mux.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsmanddatapath.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file fsmanddatapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Fsmanddatapath " "Info: Found entity 1: Fsmanddatapath" {  } { { "Fsmanddatapath.bdf" "" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Fsmanddatapath " "Info: Elaborating entity \"Fsmanddatapath\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onebit2to1mux onebit2to1mux:inst5 " "Info: Elaborating entity \"onebit2to1mux\" for hierarchy \"onebit2to1mux:inst5\"" {  } { { "Fsmanddatapath.bdf" "inst5" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 88 672 800 184 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:inst " "Info: Elaborating entity \"datapath\" for hierarchy \"datapath:inst\"" {  } { { "Fsmanddatapath.bdf" "inst" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 40 336 584 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:inst\|ALU:inst1 " "Info: Elaborating entity \"ALU\" for hierarchy \"datapath:inst\|ALU:inst1\"" {  } { { "datapath.bdf" "inst1" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/datapath.bdf" { { 64 704 904 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux datapath:inst\|mux:inst3 " "Info: Elaborating entity \"mux\" for hierarchy \"datapath:inst\|mux:inst3\"" {  } { { "datapath.bdf" "inst3" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/datapath.bdf" { { 40 232 408 232 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REG datapath:inst\|REG:REGA " "Info: Elaborating entity \"REG\" for hierarchy \"datapath:inst\|REG:REGA\"" {  } { { "datapath.bdf" "REGA" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/datapath.bdf" { { 112 512 632 240 "REGA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:inst1 " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:inst1\"" {  } { { "Fsmanddatapath.bdf" "inst1" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 40 48 240 200 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(27) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(27): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(41) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(41): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(54) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(54): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(67) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(67): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(81) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(81): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(94) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(94): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(107) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(107): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(120) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(120): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(133) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(133): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(146) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(146): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(159) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(159): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(172) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(172): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run FSM.vhd(185) " "Warning (10492): VHDL Process Statement warning at FSM.vhd(185): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "out_state FSM.vhd(21) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(21): inferring latch(es) for signal or variable \"out_state\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Input_Select FSM.vhd(21) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(21): inferring latch(es) for signal or variable \"Input_Select\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Load_A FSM.vhd(21) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(21): inferring latch(es) for signal or variable \"Load_A\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Load_B FSM.vhd(21) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(21): inferring latch(es) for signal or variable \"Load_B\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Cin FSM.vhd(21) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(21): inferring latch(es) for signal or variable \"Cin\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ALUop FSM.vhd(21) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(21): inferring latch(es) for signal or variable \"ALUop\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Reset FSM.vhd(21) " "Warning (10631): VHDL Process Statement warning at FSM.vhd(21): inferring latch(es) for signal or variable \"Reset\", which holds its previous value in one or more paths through the process" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Reset FSM.vhd(21) " "Info (10041): Inferred latch for \"Reset\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] FSM.vhd(21) " "Info (10041): Inferred latch for \"ALUop\[0\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] FSM.vhd(21) " "Info (10041): Inferred latch for \"ALUop\[1\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] FSM.vhd(21) " "Info (10041): Inferred latch for \"ALUop\[2\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Cin FSM.vhd(21) " "Info (10041): Inferred latch for \"Cin\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load_B FSM.vhd(21) " "Info (10041): Inferred latch for \"Load_B\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Load_A FSM.vhd(21) " "Info (10041): Inferred latch for \"Load_A\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Input_Select\[0\] FSM.vhd(21) " "Info (10041): Inferred latch for \"Input_Select\[0\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Input_Select\[1\] FSM.vhd(21) " "Info (10041): Inferred latch for \"Input_Select\[1\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Input_Select\[2\] FSM.vhd(21) " "Info (10041): Inferred latch for \"Input_Select\[2\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[0\] FSM.vhd(21) " "Info (10041): Inferred latch for \"out_state\[0\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[1\] FSM.vhd(21) " "Info (10041): Inferred latch for \"out_state\[1\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[2\] FSM.vhd(21) " "Info (10041): Inferred latch for \"out_state\[2\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_state\[3\] FSM.vhd(21) " "Info (10041): Inferred latch for \"out_state\[3\]\" at FSM.vhd(21)" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmentDecoder segmentDecoder:inst12 " "Info: Elaborating entity \"segmentDecoder\" for hierarchy \"segmentDecoder:inst12\"" {  } { { "Fsmanddatapath.bdf" "inst12" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 184 848 1008 280 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twoto1mux twoto1mux:inst4 " "Info: Elaborating entity \"twoto1mux\" for hierarchy \"twoto1mux:inst4\"" {  } { { "Fsmanddatapath.bdf" "inst4" { Schematic "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/Fsmanddatapath.bdf" { { 232 640 808 328 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DUP_LATCH_INFO_HDR" "" "Info: Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IOPT_MLS_DUP_LATCH_INFO" "FSM:inst1\|Cin FSM:inst1\|ALUop\[1\] " "Info: Duplicate LATCH primitive \"FSM:inst1\|Cin\" merged with LATCH primitive \"FSM:inst1\|ALUop\[1\]\"" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|out_state\[0\] " "Warning: Latch FSM:inst1\|out_state\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[3\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|out_state\[1\] " "Warning: Latch FSM:inst1\|out_state\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[2\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|out_state\[2\] " "Warning: Latch FSM:inst1\|out_state\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|ALUop\[1\] " "Warning: Latch FSM:inst1\|ALUop\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|ALUop\[0\] " "Warning: Latch FSM:inst1\|ALUop\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|ALUop\[2\] " "Warning: Latch FSM:inst1\|ALUop\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|Input_Select\[0\] " "Warning: Latch FSM:inst1\|Input_Select\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|Input_Select\[1\] " "Warning: Latch FSM:inst1\|Input_Select\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|Input_Select\[2\] " "Warning: Latch FSM:inst1\|Input_Select\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 21 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|Reset " "Warning: Latch FSM:inst1\|Reset has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|Load_B " "Warning: Latch FSM:inst1\|Load_B has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "FSM:inst1\|Load_A " "Warning: Latch FSM:inst1\|Load_A has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:inst1\|presentState\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal FSM:inst1\|presentState\[0\]" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 7 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "FSM.vhd" "" { Text "C:/Users/AliPC/Desktop/CNG 232/Lab/LabFinal/lab final/FSM.vhd" 204 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "128 " "Info: Implemented 128 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Info: Implemented 11 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info: Implemented 109 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 30 21:45:22 2016 " "Info: Processing ended: Mon May 30 21:45:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
