Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan 11 16:14:47 2022
| Host         : DESKTOP-HBUA1FM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_complessivo_timing_summary_routed.rpt -pb sistema_complessivo_timing_summary_routed.pb -rpx sistema_complessivo_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_complessivo
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.115        0.000                      0                  545        0.118        0.000                      0                  545        4.020        0.000                       0                   206  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.115        0.000                      0                  545        0.118        0.000                      0                  545        4.020        0.000                       0                   206  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.115ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[0]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.629    debouncer1/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[1]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.629    debouncer1/count2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[2]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.629    debouncer1/count2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.115ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
                         clock pessimism              0.298    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X2Y38          FDRE (Setup_fdre_C_R)       -0.524    14.629    debouncer1/count2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.629    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.115    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[0]/C
                         clock pessimism              0.276    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.702    debouncer1/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[1]/C
                         clock pessimism              0.276    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.702    debouncer1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[2]/C
                         clock pessimism              0.276    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.702    debouncer1/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.188ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.325ns  (logic 1.925ns (30.434%)  route 4.400ns (69.566%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          1.052    11.514    debouncer1/count2[0]_i_1_n_0
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.519    14.891    debouncer1/clk_IBUF_BUFG
    SLICE_X3Y38          FDRE                                         r  debouncer1/count_reg[3]/C
                         clock pessimism              0.276    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X3Y38          FDRE (Setup_fdre_C_R)       -0.429    14.702    debouncer1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                         -11.514    
  -------------------------------------------------------------------
                         slack                                  3.188    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 1.925ns (31.458%)  route 4.194ns (68.542%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          0.846    11.308    debouncer1/count2[0]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  debouncer1/count2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.520    14.892    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  debouncer1/count2_reg[4]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524    14.605    debouncer1/count2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.297    

Slack (MET) :             3.297ns  (required time - arrival time)
  Source:                 debouncer1/count2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debouncer1/count2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.119ns  (logic 1.925ns (31.458%)  route 4.194ns (68.542%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.189ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.637     5.189    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y38          FDRE                                         r  debouncer1/count2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.518     5.707 r  debouncer1/count2_reg[3]/Q
                         net (fo=3, routed)           0.646     6.353    debouncer1/count2_reg[3]
    SLICE_X1Y38          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522     6.875 r  debouncer1/count2_reg[0]_i_18/CO[3]
                         net (fo=1, routed)           0.000     6.875    debouncer1/count2_reg[0]_i_18_n_0
    SLICE_X1Y39          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.209 f  debouncer1/count2_reg[0]_i_19/O[1]
                         net (fo=1, routed)           1.034     8.244    debouncer1/p_0_in[6]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.303     8.547 f  debouncer1/count2[0]_i_14/O
                         net (fo=1, routed)           1.157     9.703    debouncer1/count2[0]_i_14_n_0
    SLICE_X4Y43          LUT6 (Prop_lut6_I5_O)        0.124     9.827 f  debouncer1/count2[0]_i_5/O
                         net (fo=2, routed)           0.511    10.338    debouncer1/count2[0]_i_5_n_0
    SLICE_X5Y43          LUT4 (Prop_lut4_I2_O)        0.124    10.462 r  debouncer1/count2[0]_i_1/O
                         net (fo=64, routed)          0.846    11.308    debouncer1/count2[0]_i_1_n_0
    SLICE_X2Y39          FDRE                                         r  debouncer1/count2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         1.520    14.892    debouncer1/clk_IBUF_BUFG
    SLICE_X2Y39          FDRE                                         r  debouncer1/count2_reg[5]/C
                         clock pessimism              0.273    15.165    
                         clock uncertainty           -0.035    15.129    
    SLICE_X2Y39          FDRE (Setup_fdre_C_R)       -0.524    14.605    debouncer1/count2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.605    
                         arrival time                         -11.308    
  -------------------------------------------------------------------
                         slack                                  3.297    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 sisA/uartA/tDelayCtr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisA/uartA/tDelayCtr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  sisA/uartA/tDelayCtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisA/uartA/tDelayCtr_reg[6]/Q
                         net (fo=2, routed)           0.133     1.785    sisA/uartA/tDelayCtr_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  sisA/uartA/tDelayCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sisA/uartA/tDelayCtr_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.000 r  sisA/uartA/tDelayCtr_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    sisA/uartA/tDelayCtr_reg[8]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.021    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[8]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    sisA/uartA/tDelayCtr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 sisA/uartA/tDelayCtr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisA/uartA/tDelayCtr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  sisA/uartA/tDelayCtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisA/uartA/tDelayCtr_reg[6]/Q
                         net (fo=2, routed)           0.133     1.785    sisA/uartA/tDelayCtr_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  sisA/uartA/tDelayCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sisA/uartA/tDelayCtr_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.011 r  sisA/uartA/tDelayCtr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.011    sisA/uartA/tDelayCtr_reg[8]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.021    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[10]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    sisA/uartA/tDelayCtr_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sisA/uartA/tDelayCtr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisA/uartA/tDelayCtr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  sisA/uartA/tDelayCtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisA/uartA/tDelayCtr_reg[6]/Q
                         net (fo=2, routed)           0.133     1.785    sisA/uartA/tDelayCtr_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  sisA/uartA/tDelayCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sisA/uartA/tDelayCtr_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.036 r  sisA/uartA/tDelayCtr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.036    sisA/uartA/tDelayCtr_reg[8]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.021    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[11]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    sisA/uartA/tDelayCtr_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 sisA/uartA/tDelayCtr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisA/uartA/tDelayCtr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  sisA/uartA/tDelayCtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisA/uartA/tDelayCtr_reg[6]/Q
                         net (fo=2, routed)           0.133     1.785    sisA/uartA/tDelayCtr_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  sisA/uartA/tDelayCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sisA/uartA/tDelayCtr_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.036 r  sisA/uartA/tDelayCtr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.036    sisA/uartA/tDelayCtr_reg[8]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.021    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  sisA/uartA/tDelayCtr_reg[9]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.881    sisA/uartA/tDelayCtr_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 sisA/uartA/tfSReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisA/uartA/tfSReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.189ns (68.807%)  route 0.086ns (31.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.597     1.510    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y46          FDRE                                         r  sisA/uartA/tfSReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  sisA/uartA/tfSReg_reg[5]/Q
                         net (fo=1, routed)           0.086     1.737    sisA/uartA/tfSReg[5]
    SLICE_X1Y46          LUT3 (Prop_lut3_I2_O)        0.048     1.785 r  sisA/uartA/tfSReg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.785    sisA/uartA/tfSReg[4]_i_1_n_0
    SLICE_X1Y46          FDRE                                         r  sisA/uartA/tfSReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.868     2.026    sisA/uartA/clk_IBUF_BUFG
    SLICE_X1Y46          FDRE                                         r  sisA/uartA/tfSReg_reg[4]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X1Y46          FDRE (Hold_fdre_C_D)         0.107     1.630    sisA/uartA/tfSReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sisA/uartA/tDelayCtr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisA/uartA/tDelayCtr_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  sisA/uartA/tDelayCtr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisA/uartA/tDelayCtr_reg[6]/Q
                         net (fo=2, routed)           0.133     1.785    sisA/uartA/tDelayCtr_reg[6]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.945 r  sisA/uartA/tDelayCtr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.946    sisA/uartA/tDelayCtr_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.985 r  sisA/uartA/tDelayCtr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.985    sisA/uartA/tDelayCtr_reg[8]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.039 r  sisA/uartA/tDelayCtr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.039    sisA/uartA/tDelayCtr_reg[12]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  sisA/uartA/tDelayCtr_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.021    sisA/uartA/clk_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  sisA/uartA/tDelayCtr_reg[12]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.881    sisA/uartA/tDelayCtr_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sisB/uartB/rdSReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/rdReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.205%)  route 0.359ns (71.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisB/uartB/clk_IBUF_BUFG
    SLICE_X1Y49          FDRE                                         r  sisB/uartB/rdSReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisB/uartB/rdSReg_reg[1]/Q
                         net (fo=2, routed)           0.359     2.011    sisB/uartB/p_6_in11_in
    SLICE_X1Y51          FDRE                                         r  sisB/uartB/rdReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.863     2.021    sisB/uartB/clk_IBUF_BUFG
    SLICE_X1Y51          FDRE                                         r  sisB/uartB/rdReg_reg[1]/C
                         clock pessimism             -0.245     1.776    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.066     1.842    sisB/uartB/rdReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sisB/uartB/rdSReg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/rdSReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.257%)  route 0.119ns (45.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisB/uartB/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  sisB/uartB/rdSReg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisB/uartB/rdSReg_reg[5]/Q
                         net (fo=2, routed)           0.119     1.771    sisB/uartB/p_2_in8_in
    SLICE_X1Y48          FDRE                                         r  sisB/uartB/rdSReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.869     2.027    sisB/uartB/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  sisB/uartB/rdSReg_reg[4]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.070     1.597    sisB/uartB/rdSReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sisB/uartB/rdSReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/rdSReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.598     1.511    sisB/uartB/clk_IBUF_BUFG
    SLICE_X1Y48          FDRE                                         r  sisB/uartB/rdSReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y48          FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sisB/uartB/rdSReg_reg[4]/Q
                         net (fo=2, routed)           0.122     1.775    sisB/uartB/p_3_in13_in
    SLICE_X1Y47          FDRE                                         r  sisB/uartB/rdSReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.869     2.027    sisB/uartB/clk_IBUF_BUFG
    SLICE_X1Y47          FDRE                                         r  sisB/uartB/rdSReg_reg[3]/C
                         clock pessimism             -0.500     1.527    
    SLICE_X1Y47          FDRE (Hold_fdre_C_D)         0.070     1.597    sisB/uartB/rdSReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 sisA/uartA/tfSReg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sisB/uartB/rdSReg_reg[8]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.231%)  route 0.201ns (58.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.595     1.508    sisA/uartA/clk_IBUF_BUFG
    SLICE_X4Y46          FDRE                                         r  sisA/uartA/tfSReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y46          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  sisA/uartA/tfSReg_reg[0]/Q
                         net (fo=4, routed)           0.201     1.850    sisB/uartB/rdSReg_reg[7]_0[0]
    SLICE_X2Y47          SRL16E                                       r  sisB/uartB/rdSReg_reg[8]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=205, routed)         0.869     2.027    sisB/uartB/clk_IBUF_BUFG
    SLICE_X2Y47          SRL16E                                       r  sisB/uartB/rdSReg_reg[8]_srl2/CLK
                         clock pessimism             -0.479     1.548    
    SLICE_X2Y47          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.665    sisB/uartB/rdSReg_reg[8]_srl2
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y43     debouncer1/button_state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38     debouncer1/count2_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y40     debouncer1/count2_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y40     debouncer1/count2_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y41     debouncer1/count2_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y42     debouncer1/count2_reg[18]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y42     debouncer1/count2_reg[19]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y38     debouncer1/count2_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y43     debouncer1/count2_reg[20]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47     sisB/uartB/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47     sisB/uartB/rdSReg_reg[8]_srl2/CLK
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y43     debouncer1/count2_reg[20]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y43     debouncer1/count2_reg[21]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y43     debouncer1/count2_reg[22]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y43     debouncer1/count2_reg[23]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y44     debouncer1/count2_reg[24]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y44     debouncer1/count2_reg[25]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y44     debouncer1/count2_reg[26]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X3Y43     debouncer1/count_reg[20]/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47     sisB/uartB/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y47     sisB/uartB/rdSReg_reg[8]_srl2/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y43     debouncer1/button_state_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y38     debouncer1/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y40     debouncer1/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y40     debouncer1/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y41     debouncer1/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y42     debouncer1/count2_reg[18]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y42     debouncer1/count2_reg[19]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X2Y38     debouncer1/count2_reg[1]/C



