INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Леонид' on host 'леонид-пк' (Windows NT_amd64 version 6.1) on Tue Nov 05 17:45:04 +0300 2019
INFO: [HLS 200-10] In directory 'D:/Program_Files/projects/hls/lab7_z3'
Sourcing Tcl script 'D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/cosim.tcl'
INFO: [HLS 200-10] Opening project 'D:/Program_Files/projects/hls/lab7_z3/lab7_3'.
INFO: [HLS 200-10] Opening solution 'D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.1ns.
WARNING: [HLS 200-40] Cannot find library 'D:/Program_Files/Xilinx/Vivado/2019.1/common/technology/xilinx/aartix7/aartix7.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/aartix7/aartix7'.
INFO: [HLS 200-10] Setting target device to 'xa7a12t-csg325-1Q'
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "D:/Program_Files/Xilinx/Vivado/2019.1/msys64/mingw64/bin/g++"
   Compiling apatb_foo.cpp
   Compiling (apcc) lab7_z3_test.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Леонид' on host 'леонид-пк' (Windows NT_amd64 version 6.1) on Tue Nov 05 17:45:15 +0300 2019
INFO: [HLS 200-10] In directory 'D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Compiling (apcc) lab7_z3.c_pre.c.tb.c
INFO: [HLS 200-10] Running 'D:/Program_Files/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/apcc.exe'
INFO: [HLS 200-10] For user 'Леонид' on host 'леонид-пк' (Windows NT_amd64 version 6.1) on Tue Nov 05 17:45:19 +0300 2019
INFO: [HLS 200-10] In directory 'D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/wrapc'
clang: warning: argument unused during compilation: '-fno-builtin-isinf'
clang: warning: argument unused during compilation: '-fno-builtin-isnan'
INFO: [APCC 202-3] Tmp directory is apcc_db
INFO: [APCC 202-1] APCC is done.
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Out 100 == Exp 100
-------Test Pass-------
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...

D:\Program_Files\projects\hls\lab7_z3\lab7_3\solution3\sim\verilog>set PATH= 

D:\Program_Files\projects\hls\lab7_z3\lab7_3\solution3\sim\verilog>call D:/Program_Files/Xilinx/Vivado/2019.1/bin/xelab xil_defaultlib.apatb_foo_top glbl -prj foo.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s foo -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_Files/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_foo_top glbl -prj foo.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Program_Files/Xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s foo -debug wave 
Multi-threading is on. Using 2 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/verilog/foo.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_foo_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/verilog/foo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module foo
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.foo
Compiling module xil_defaultlib.apatb_foo_top
Compiling module work.glbl
Built simulation snapshot foo

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/verilog/xsim.dir/foo/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/verilog/xsim.dir/foo/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Nov  5 17:45:31 2019. For additional details about this file, please refer to the WebTalk help file at D:/Program_Files/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  5 17:45:31 2019...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/foo/xsim_script.tcl
# xsim {foo} -autoloadwcfg -tclbatch {foo.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source foo.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set out_data_group [add_wave_group out_data(wire) -into $coutputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/out_data_ap_vld -into $out_data_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/AESL_inst_foo/out_data -into $out_data_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set in2_group [add_wave_group in2(wire) -into $cinputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/in2 -into $in2_group -radix hex
## set in1_group [add_wave_group in1(wire) -into $cinputgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/in1 -into $in1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_start -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_done -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_idle -into $blocksiggroup
## add_wave /apatb_foo_top/AESL_inst_foo/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_foo_top/AESL_inst_foo/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_foo_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_foo_top/LENGTH_in1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_top/LENGTH_in2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_foo_top/LENGTH_out_data -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_out_data_group [add_wave_group out_data(wire) -into $tbcoutputgroup]
## add_wave /apatb_foo_top/out_data_ap_vld -into $tb_out_data_group -color #ffff00 -radix hex
## add_wave /apatb_foo_top/out_data -into $tb_out_data_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_in2_group [add_wave_group in2(wire) -into $tbcinputgroup]
## add_wave /apatb_foo_top/in2 -into $tb_in2_group -radix hex
## set tb_in1_group [add_wave_group in1(wire) -into $tbcinputgroup]
## add_wave /apatb_foo_top/in1 -into $tb_in1_group -radix hex
## save_wave_config foo.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "245000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 285 ns : File "D:/Program_Files/projects/hls/lab7_z3/lab7_3/solution3/sim/verilog/foo.autotb.v" Line 341
## quit
INFO: [Common 17-206] Exiting xsim at Tue Nov  5 17:45:39 2019...
INFO: [COSIM 212-316] Starting C post checking ...
Out 100 == Exp 100
-------Test Pass-------
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
