$date
	Wed Sep  1 16:44:39 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module tb_mod_romKey $end
$var wire 1 ! done $end
$var wire 128 " data [127:0] $end
$var reg 4 # addr [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % resetn $end
$var reg 1 & startBit $end
$var reg 1 ' wr_en $end
$scope module DUT $end
$var wire 4 ( addr [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % resetn $end
$var wire 1 & startBit $end
$var wire 1 ' wr_en $end
$var reg 128 ) data [127:0] $end
$var reg 1 ! done $end
$upscope $end
$scope task test_rom $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
x'
x&
x%
0$
bx #
bx "
0!
$end
#5000
b0 "
b0 )
0%
#10000
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 "
b10000001000000011000001000000010100000110000001110000100000001001000010100000101100001100000011010000111000001111 )
1!
b0 #
b0 (
1'
1%
1&
1$
#20000
0!
0$
#30000
1!
1$
#40000
0!
0$
#50000
0'
1$
#60000
0$
#70000
b1 #
b1 (
1'
1$
#80000
0$
#90000
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 "
b10000001000000011000001000000010100000110000001110000100000001001000000010000001000000011000001000000010100000110 )
1!
1$
#100000
0!
0$
#110000
0'
1$
#120000
0$
#130000
b10 #
b10 (
1'
1$
#140000
0$
#150000
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 "
b1111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 )
1!
1$
#160000
0!
0$
#170000
0&
0'
1$
#180000
0$
#190000
b11 #
b11 (
1'
1$
#200000
0$
#210000
1$
#220000
0$
#230000
1$
#240000
0$
#250000
1$
