<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_clk_wiz_0_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_clk_wiz_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_1_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_axi_smc_1_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_processing_system7_0_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_processing_system7_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_3_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_axi_smc_3_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_axi_smc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_smc_2_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_axi_smc_2_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_YOLO2_FPGA_0_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_YOLO2_FPGA_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_rst_clk_wiz_0_150M_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_rst_clk_wiz_0_150M_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_pc_0_synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/design_1_auto_pc_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_3_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_axi_smc_2_0_synth_1"/>
		<Parent Id="design_1_YOLO2_FPGA_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_0_150M_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="D:/pro/Yolo_demo_vivado/Yolo_demo_vivado.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_clk_wiz_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_1_0_synth_1"/>
		<Parent Id="design_1_processing_system7_0_0_synth_1"/>
		<Parent Id="design_1_axi_smc_3_0_synth_1"/>
		<Parent Id="design_1_axi_smc_0_synth_1"/>
		<Parent Id="design_1_axi_smc_2_0_synth_1"/>
		<Parent Id="design_1_YOLO2_FPGA_0_0_synth_1"/>
		<Parent Id="design_1_rst_clk_wiz_0_150M_0_synth_1"/>
		<Parent Id="design_1_auto_pc_0_synth_1"/>
	</Run>
</Runs>

