; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 8
4 input 3 data_in
5 input 1 dsr
6 input 1 eoc
7 const 1 0
8 state 1 mpx
9 init 1 8 7
10 sort bitvec 32
11 uext 10 8 31
12 const 10 00000000000000000000000000000001
13 eq 1 11 12
14 not 1 13
15 state 1 add_mpx2
16 init 1 15 7
17 uext 10 15 31
18 eq 1 17 12
19 or 1 14 18
20 not 1 19
21 output 20 prop_neg
22 const 1 1
23 not 1 19
24 and 1 22 23
25 bad 24
26 state 1 S1
27 init 1 26 7
28 state 1 S2
29 init 1 28 7
30 sort bitvec 4
31 input 30
32 uext 30 31 0 canale
33 input 1
34 uext 1 33 0 confirm
35 input 30
36 uext 30 35 0 conta_tmp
37 input 1
38 uext 1 37 0 data_out
39 input 1
40 uext 1 39 0 error
41 input 1
42 uext 1 41 0 itfc_state
43 input 1
44 uext 1 43 0 load
45 input 1
46 uext 1 45 0 load_dato
47 input 1
48 uext 1 47 0 mux_en
49 input 1
50 uext 1 49 0 next_bit
51 input 3
52 uext 3 51 0 out_reg
53 uext 1 19 0 prop
54 input 1
55 uext 1 54 0 rdy
56 input 1
57 uext 1 56 0 send
58 state 1 send_data
59 init 1 58 7
60 input 1
61 uext 1 60 0 send_en
62 input 1
63 uext 1 62 0 shot
64 input 1
65 uext 1 64 0 soc
66 input 1
67 uext 1 66 0 tre
68 sort bitvec 10
69 input 68
70 uext 68 69 0 tx_conta
71 input 1
72 uext 1 71 0 tx_end
73 ite 1 28 8 8
74 next 1 8 73
75 ite 1 28 15 15
76 next 1 15 75
77 ite 1 26 7 22
78 next 1 26 77
79 input 1
80 ite 1 58 22 7
81 eq 1 28 7
82 ite 1 81 80 79
83 ite 1 28 7 82
84 next 1 28 83
85 ite 1 26 58 58
86 next 1 58 85
; end of yosys output
