{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396319480112 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396319480113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 23:31:19 2014 " "Processing started: Mon Mar 31 23:31:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396319480113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396319480113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria " "Command: quartus_map --read_settings_files=on --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396319480114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1396319481415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/demultiplexador/demultiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demultiplexador-ArquiteturaDemux " "Found design unit 1: Demultiplexador-ArquiteturaDemux" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483467 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demultiplexador " "Found entity 1: Demultiplexador" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396319483467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/calculadoraendereco/calculadoraendereco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CalculadoraEndereco-rtl " "Found design unit 1: CalculadoraEndereco-rtl" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483479 ""} { "Info" "ISGN_ENTITY_NAME" "1 CalculadoraEndereco " "Found entity 1: CalculadoraEndereco" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396319483479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/uce_aux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uce_aux " "Found design unit 1: uce_aux" {  } { { "../UnidadeDeControleDeEnderecos/uce_aux.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/uce_aux.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396319483492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/registrosegmento/registrosegmento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegistroSegmento-ArquiteturaRS " "Found design unit 1: RegistroSegmento-ArquiteturaRS" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483504 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegistroSegmento " "Found entity 1: RegistroSegmento" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396319483504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/silvadenisaraujo/desktop/tfg8086/micro-8086-risc/codigomicroprocessador/unidadedecontroledeenderecos/unidadedecontroledeenderecos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeDeControleDeEnderecos-Arquitetura " "Found design unit 1: UnidadeDeControleDeEnderecos-Arquitetura" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483516 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeDeControleDeEnderecos " "Found entity 1: UnidadeDeControleDeEnderecos" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396319483516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorendmemoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorendmemoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorEndMemoria-ArquiteturaMicro " "Found design unit 1: MicroprocessadorEndMemoria-ArquiteturaMicro" {  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483528 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorEndMemoria " "Found entity 1: MicroprocessadorEndMemoria" {  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396319483528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessadorendmemoriatb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file microprocessadorendmemoriatb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MicroprocessadorEndMemoriaTB-ArquiteturaMicroEndMTB " "Found design unit 1: MicroprocessadorEndMemoriaTB-ArquiteturaMicroEndMTB" {  } { { "MicroprocessadorEndMemoriaTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoriaTB.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483541 ""} { "Info" "ISGN_ENTITY_NAME" "1 MicroprocessadorEndMemoriaTB " "Found entity 1: MicroprocessadorEndMemoriaTB" {  } { { "MicroprocessadorEndMemoriaTB.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoriaTB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1396319483541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1396319483541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MicroprocessadorEndMemoria " "Elaborating entity \"MicroprocessadorEndMemoria\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1396319483692 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "habMemoriaSig MicroprocessadorEndMemoria.vhd(32) " "Verilog HDL or VHDL warning at MicroprocessadorEndMemoria.vhd(32): object \"habMemoriaSig\" assigned a value but never read" {  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1396319483696 "|MicroprocessadorEndMemoria"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeDeControleDeEnderecos UnidadeDeControleDeEnderecos:UCE " "Elaborating entity \"UnidadeDeControleDeEnderecos\" for hierarchy \"UnidadeDeControleDeEnderecos:UCE\"" {  } { { "MicroprocessadorEndMemoria.vhd" "UCE" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396319483702 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Estado UnidadeDeControleDeEnderecos.vhd(98) " "VHDL Process Statement warning at UnidadeDeControleDeEnderecos.vhd(98): inferring latch(es) for signal or variable \"Estado\", which holds its previous value in one or more paths through the process" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 98 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396319483710 "|MicroprocessadorEndMemoria|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Estado.Erro UnidadeDeControleDeEnderecos.vhd(98) " "Inferred latch for \"Estado.Erro\" at UnidadeDeControleDeEnderecos.vhd(98)" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483712 "|MicroprocessadorEndMemoria|UnidadeDeControleDeEnderecos:UCE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegistroSegmento RegistroSegmento:RegS " "Elaborating entity \"RegistroSegmento\" for hierarchy \"RegistroSegmento:RegS\"" {  } { { "MicroprocessadorEndMemoria.vhd" "RegS" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396319483823 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(34) " "VHDL Process Statement warning at RegistroSegmento.vhd(34): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483837 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(40) " "VHDL Process Statement warning at RegistroSegmento.vhd(40): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483838 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483838 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(43) " "VHDL Process Statement warning at RegistroSegmento.vhd(43): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483838 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "leitura_Escrita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"leitura_Escrita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483838 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita RegistroSegmento.vhd(63) " "VHDL Process Statement warning at RegistroSegmento.vhd(63): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483839 "|MicroprocessadorEndMemoria|RegistroSegmento:RegS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demultiplexador Demultiplexador:Demux " "Elaborating entity \"Demultiplexador\" for hierarchy \"Demultiplexador:Demux\"" {  } { { "MicroprocessadorEndMemoria.vhd" "Demux" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396319483845 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Demultiplexador.vhd(25) " "VHDL Process Statement warning at Demultiplexador.vhd(25): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483849 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "entrada Demultiplexador.vhd(27) " "VHDL Process Statement warning at Demultiplexador.vhd(27): signal \"entrada\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483850 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_01 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_01\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396319483850 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "saida_02 Demultiplexador.vhd(22) " "VHDL Process Statement warning at Demultiplexador.vhd(22): inferring latch(es) for signal or variable \"saida_02\", which holds its previous value in one or more paths through the process" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1396319483851 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483852 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483852 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483852 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483852 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483853 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483853 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483853 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483854 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483854 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483854 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483855 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483855 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483855 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483856 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483856 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_02\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_02\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483856 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[0\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[0\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483857 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[1\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[1\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483857 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[2\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[2\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483857 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[3\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[3\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483857 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[4\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[4\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483858 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[5\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[5\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483858 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[6\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[6\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483858 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[7\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[7\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483859 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[8\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[8\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483859 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[9\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[9\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483860 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[10\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[10\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483860 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[11\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[11\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483861 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[12\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[12\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483861 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[13\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[13\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483861 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[14\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[14\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483862 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "saida_01\[15\] Demultiplexador.vhd(22) " "Inferred latch for \"saida_01\[15\]\" at Demultiplexador.vhd(22)" {  } { { "../Demultiplexador/Demultiplexador.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/Demultiplexador/Demultiplexador.vhd" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483862 "|MicroprocessadorEndMemoria|Demultiplexador:Demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CalculadoraEndereco CalculadoraEndereco:Calc " "Elaborating entity \"CalculadoraEndereco\" for hierarchy \"CalculadoraEndereco:Calc\"" {  } { { "MicroprocessadorEndMemoria.vhd" "Calc" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1396319483868 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "habilita CalculadoraEndereco.vhd(35) " "VHDL Process Statement warning at CalculadoraEndereco.vhd(35): signal \"habilita\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1396319483875 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[0\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[0\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483876 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[1\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[1\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483876 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[2\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[2\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483876 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[3\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[3\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483877 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[4\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[4\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483877 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[5\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[5\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483877 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[6\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[6\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483877 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[7\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[7\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483878 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[8\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[8\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483878 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[9\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[9\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483878 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[10\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[10\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483878 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[11\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[11\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483879 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[12\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[12\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483879 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[13\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[13\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483879 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[14\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[14\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483880 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[15\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[15\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483880 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[16\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[16\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483880 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[17\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[17\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483881 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[18\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[18\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483881 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "resultado\[19\] CalculadoraEndereco.vhd(42) " "Inferred latch for \"resultado\[19\]\" at CalculadoraEndereco.vhd(42)" {  } { { "../CalculadoraEndereco/CalculadoraEndereco.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/CalculadoraEndereco/CalculadoraEndereco.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1396319483881 "|MicroprocessadorEndMemoria|CalculadoraEndereco:Calc"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[0\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[0\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[1\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[1\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[2\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[2\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[3\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[3\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[4\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[4\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[5\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[5\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[6\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[6\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[7\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[7\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[8\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[8\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[9\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[9\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[10\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[10\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[11\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[11\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[12\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[12\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[13\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[13\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[14\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[14\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|saidaDados\[15\] " "Converted tri-state buffer \"RegistroSegmento:RegS\|saidaDados\[15\]\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 63 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|IP\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|IP\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|DS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|DS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|SS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|SS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|CS\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|CS\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[0\]~0 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[0\]~0\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[1\]~1 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[1\]~1\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[2\]~2 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[2\]~2\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[3\]~3 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[3\]~3\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[4\]~4 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[4\]~4\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[5\]~5 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[5\]~5\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[6\]~6 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[6\]~6\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[7\]~7 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[7\]~7\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[8\]~8 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[8\]~8\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[9\]~9 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[9\]~9\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[10\]~10 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[10\]~10\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[11\]~11 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[11\]~11\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[12\]~12 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[12\]~12\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[13\]~13 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[13\]~13\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[14\]~14 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[14\]~14\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RegistroSegmento:RegS\|ES\[15\]~15 " "Converted tri-state buffer \"RegistroSegmento:RegS\|ES\[15\]~15\" feeding internal logic into a wire" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 34 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|selecSeg " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|selecSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|incIP " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|incIP\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[1\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\] " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[2\]\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 36 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|leRegSeg " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|leRegSeg\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "UnidadeDeControleDeEnderecos:UCE\|habilitaCalc " "Converted tri-state buffer \"UnidadeDeControleDeEnderecos:UCE\|habilitaCalc\" feeding internal logic into a wire" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1396319484706 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1396319484706 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1396319486009 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1396319486009 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1396319486623 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "135 " "135 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1396319487143 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1396319487723 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1396319487723 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "226 " "Implemented 226 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1396319488234 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1396319488234 ""} { "Info" "ICUT_CUT_TM_LCELLS" "188 " "Implemented 188 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1396319488234 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1396319488234 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "526 " "Peak virtual memory: 526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396319488399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 23:31:28 2014 " "Processing ended: Mon Mar 31 23:31:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396319488399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396319488399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396319488399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396319488399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396319493954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396319493958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 23:31:32 2014 " "Processing started: Mon Mar 31 23:31:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396319493958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1396319493958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1396319493959 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1396319494262 ""}
{ "Info" "0" "" "Project  = MicroprocessadorEndMemoria" {  } {  } 0 0 "Project  = MicroprocessadorEndMemoria" 0 0 "Fitter" 0 0 1396319494265 ""}
{ "Info" "0" "" "Revision = MicroprocessadorEndMemoria" {  } {  } 0 0 "Revision = MicroprocessadorEndMemoria" 0 0 "Fitter" 0 0 1396319494266 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1396319494515 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "MicroprocessadorEndMemoria EP3C5F256C6 " "Automatically selected device EP3C5F256C6 for design MicroprocessadorEndMemoria" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1396319494956 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1396319495139 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1396319495139 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1396319495457 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1396319495501 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C6 " "Device EP3C10F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1396319496300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C6 " "Device EP3C16F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1396319496300 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C6 " "Device EP3C25F256C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1396319496300 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1396319496300 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 425 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1396319496312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 427 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1396319496312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 429 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1396319496312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 431 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1396319496312 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 433 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1396319496312 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1396319496312 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1396319496318 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "38 38 " "No exact pin location assignment(s) for 38 pins of 38 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[0\] " "Pin addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[0] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[1\] " "Pin addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[1] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[2\] " "Pin addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[2] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[3\] " "Pin addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[3] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[4\] " "Pin addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[4] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[5\] " "Pin addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[5] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[6\] " "Pin addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[6] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[7\] " "Pin addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[7] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[8\] " "Pin addr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[8] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[9\] " "Pin addr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[9] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[10\] " "Pin addr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[10] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[11\] " "Pin addr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[11] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[12\] " "Pin addr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[12] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[13\] " "Pin addr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[13] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[14\] " "Pin addr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[14] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[15\] " "Pin addr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[15] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[16\] " "Pin addr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[16] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[17\] " "Pin addr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[17] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[18\] " "Pin addr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[18] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "addr\[19\] " "Pin addr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { addr[19] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { addr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reset " "Pin reset not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { reset } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 9 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[8] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[9] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[10] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[11] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[12] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[13] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[14] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Pin data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { data[15] } } } { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1396319498191 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1396319498191 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "TimeQuest Timing Analyzer is analyzing 52 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1396319498834 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MicroprocessadorEndMemoria.sdc " "Synopsys Design Constraints File file not found: 'MicroprocessadorEndMemoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1396319498837 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1396319498839 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1396319498853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1396319498856 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1396319498858 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1396319498975 ""}  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 13 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 403 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1396319498975 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "Automatically promoted node UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux0~0 " "Destination node RegistroSegmento:RegS\|Mux0~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 322 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux2~0 " "Destination node RegistroSegmento:RegS\|Mux2~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 325 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux3~0 " "Destination node RegistroSegmento:RegS\|Mux3~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux3~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 326 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux4~0 " "Destination node RegistroSegmento:RegS\|Mux4~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux4~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 327 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux5~0 " "Destination node RegistroSegmento:RegS\|Mux5~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux5~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 328 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux6~0 " "Destination node RegistroSegmento:RegS\|Mux6~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux6~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 329 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux7~0 " "Destination node RegistroSegmento:RegS\|Mux7~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 330 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux8~0 " "Destination node RegistroSegmento:RegS\|Mux8~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux8~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 331 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux9~0 " "Destination node RegistroSegmento:RegS\|Mux9~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux9~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 332 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|Mux10~0 " "Destination node RegistroSegmento:RegS\|Mux10~0" {  } { { "../RegistroSegmento/RegistroSegmento.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/RegistroSegmento/RegistroSegmento.vhd" 64 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|Mux10~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 333 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498976 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1396319498976 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1396319498976 ""}  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UnidadeDeControleDeEnderecos:UCE|ctrlRegSeg[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 263 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1396319498976 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "Automatically promoted node UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1396319498983 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "UnidadeDeControleDeEnderecos:UCE\|Selector2~0 " "Destination node UnidadeDeControleDeEnderecos:UCE\|Selector2~0" {  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 49 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UnidadeDeControleDeEnderecos:UCE|Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 288 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498983 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1396319498983 ""}  } { { "../UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/UnidadeDeControleDeEnderecos/UnidadeDeControleDeEnderecos.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UnidadeDeControleDeEnderecos:UCE|habSaidaEnd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 273 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1396319498983 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node reset~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1396319498985 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RegistroSegmento:RegS\|ProcessoResetEscrita~0 " "Destination node RegistroSegmento:RegS\|ProcessoResetEscrita~0" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RegistroSegmento:RegS|ProcessoResetEscrita~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 340 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1396319498985 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1396319498985 ""}  } { { "MicroprocessadorEndMemoria.vhd" "" { Text "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/MicroprocessadorEndMemoria.vhd" 14 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 0 { 0 ""} 0 404 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1396319498985 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1396319499737 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1396319499739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1396319499740 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1396319499744 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1396319499749 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1396319499752 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1396319499752 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1396319499754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1396319499851 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1396319499855 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1396319499855 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "36 unused 2.5V 16 20 0 " "Number of I/O pins in group: 36 (unused VREF, 2.5V VCCIO, 16 input, 20 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1396319499865 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1396319499865 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1396319499865 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1396319499869 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1396319499869 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1396319499869 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396319500039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1396319502016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396319502530 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1396319502566 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1396319508582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396319508583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1396319509379 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1396319511794 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1396319511794 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396319515615 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1396319515617 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1396319515617 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "2.22 " "Total time spent on timing analysis during the Fitter is 2.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1396319515659 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1396319515815 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1396319517001 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1396319517136 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1396319517588 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1396319519303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/output_files/MicroprocessadorEndMemoria.fit.smsg " "Generated suppressed messages file C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/output_files/MicroprocessadorEndMemoria.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1396319521445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1120 " "Peak virtual memory: 1120 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396319522552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 23:32:02 2014 " "Processing ended: Mon Mar 31 23:32:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396319522552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396319522552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396319522552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1396319522552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1396319527466 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396319527468 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 23:32:06 2014 " "Processing started: Mon Mar 31 23:32:06 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396319527468 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1396319527468 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1396319527469 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1396319530292 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1396319530372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396319531528 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 23:32:11 2014 " "Processing ended: Mon Mar 31 23:32:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396319531528 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396319531528 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396319531528 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1396319531528 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1396319532399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1396319537079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396319537083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 23:32:15 2014 " "Processing started: Mon Mar 31 23:32:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396319537083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396319537083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria " "Command: quartus_sta MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396319537084 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1396319537545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1396319538311 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1396319538524 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1396319538524 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "52 " "TimeQuest Timing Analyzer is analyzing 52 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1396319539174 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MicroprocessadorEndMemoria.sdc " "Synopsys Design Constraints File file not found: 'MicroprocessadorEndMemoria.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1396319539383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1396319539385 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396319539393 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " "create_clock -period 1.000 -name UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396319539393 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " "create_clock -period 1.000 -name UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396319539393 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1396319539393 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1396319539838 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1396319539841 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1396319539845 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1396319539880 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1396319540024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1396319540024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.016 " "Worst-case setup slack is -2.016" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.016            -158.901 clk  " "   -2.016            -158.901 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715              -9.155 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "   -0.715              -9.155 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540081 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.675              -8.427 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "   -0.675              -8.427 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540081 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319540081 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.179 " "Worst-case hold slack is -0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.179              -0.818 clk  " "   -0.179              -0.818 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.590 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "   -0.082              -0.590 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540111 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "    0.161               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540111 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319540111 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.007 " "Worst-case recovery slack is -1.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007             -34.647 clk  " "   -1.007             -34.647 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319540134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.978 " "Worst-case removal slack is 0.978" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.978               0.000 clk  " "    0.978               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319540152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -132.000 clk  " "   -3.000            -132.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "    0.337               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "    0.352               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319540196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319540196 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1396319540767 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1396319540860 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1396319542513 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542674 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1396319542749 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1396319542749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.700 " "Worst-case setup slack is -1.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.700            -130.402 clk  " "   -1.700            -130.402 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673              -8.940 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "   -0.673              -8.940 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542773 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -7.135 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "   -0.562              -7.135 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542773 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319542773 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.190 " "Worst-case hold slack is -0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.190              -0.973 clk  " "   -0.190              -0.973 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.016              -0.038 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "   -0.016              -0.038 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "    0.298               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319542809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.818 " "Worst-case recovery slack is -0.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818             -26.651 clk  " "   -0.818             -26.651 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319542839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.862 " "Worst-case removal slack is 0.862" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.862               0.000 clk  " "    0.862               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319542868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -132.000 clk  " "   -3.000            -132.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "    0.416               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "    0.418               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319542894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319542894 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1396319543431 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543811 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1396319543821 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1396319543821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.914 " "Worst-case setup slack is -0.914" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.914             -43.400 clk  " "   -0.914             -43.400 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.103              -0.278 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "   -0.103              -0.278 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543851 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "    0.015               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543851 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319543851 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.166 " "Worst-case hold slack is -0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.166              -1.408 clk  " "   -0.166              -1.408 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.102              -0.977 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "   -0.102              -0.977 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "    0.199               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319543887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.126 " "Worst-case recovery slack is -0.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.126              -1.990 clk  " "   -0.126              -1.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319543925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.549 " "Worst-case removal slack is 0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543965 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 clk  " "    0.549               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543965 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319543965 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -140.373 clk  " "   -3.000            -140.373 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0  " "    0.348               0.000 UnidadeDeControleDeEnderecos:UCE\|ctrlRegSeg\[0\]~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd  " "    0.359               0.000 UnidadeDeControleDeEnderecos:UCE\|habSaidaEnd " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1396319543996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1396319543996 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1396319545674 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1396319545676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "535 " "Peak virtual memory: 535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396319546443 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 23:32:26 2014 " "Processing ended: Mon Mar 31 23:32:26 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396319546443 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396319546443 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396319546443 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396319546443 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1396319552521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1396319552523 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 31 23:32:31 2014 " "Processing started: Mon Mar 31 23:32:31 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1396319552523 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1396319552523 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MicroprocessadorEndMemoria -c MicroprocessadorEndMemoria" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1396319552523 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria_6_1200mv_85c_slow.vho C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria_6_1200mv_85c_slow.vho in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319554649 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria_6_1200mv_0c_slow.vho C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria_6_1200mv_0c_slow.vho in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319554934 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria_min_1200mv_0c_fast.vho C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria_min_1200mv_0c_fast.vho in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319555226 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria.vho C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria.vho in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319555489 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria_6_1200mv_85c_vhd_slow.sdo C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319555809 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria_6_1200mv_0c_vhd_slow.sdo C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319556097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria_min_1200mv_0c_vhd_fast.sdo C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319556407 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "MicroprocessadorEndMemoria_vhd.sdo C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/ simulation " "Generated file MicroprocessadorEndMemoria_vhd.sdo in folder \"C:/Users/silvadenisaraujo/Desktop/TFG8086/micro-8086-risc/CodigoMicroprocessador/MicroprocessadorEndMemoria/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1396319556673 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1396319556915 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 31 23:32:36 2014 " "Processing ended: Mon Mar 31 23:32:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1396319556915 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1396319556915 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1396319556915 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396319556915 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 127 s " "Quartus II Full Compilation was successful. 0 errors, 127 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1396319557877 ""}
