INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/decimal_counter.v" into library xil_defaultlib
WARNING: [VRFC 10-8658] /* is inside a comment [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/decimal_counter.v:21]
WARNING: [VRFC 10-8658] /* is inside a comment [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/decimal_counter.v:37]
INFO: [VRFC 10-311] analyzing module decimal_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado_project/big_homework/big_homework.srcs/sim_1/new/sim_number_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_number_counter
