strict digraph "compose( ,  )" {
	node [label="\N"];
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd6c7ae3110>",
		fillcolor=turquoise,
		label="21:BL
q <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7ae3ed0>]",
		style=filled,
		typ=Block];
	"Leaf_18:AL"	[def_var="['q']",
		label="Leaf_18:AL"];
	"21:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fd6c7af71d0>",
		clk_sens=True,
		fillcolor=gold,
		label="18:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'ena', 'amount', 'data', 'q']"];
	"Leaf_18:AL" -> "18:AL";
	"31:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7758310>",
		fillcolor=firebrick,
		label="31:NS
q <= { q[63], q[63:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7758310>]",
		style=filled,
		typ=NonblockingSubstitution];
	"31:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"30:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd6c7ae6350>",
		fillcolor=lightcyan,
		label="30:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"30:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7b60a50>",
		fillcolor=firebrick,
		label="30:NS
q <= { { 60{ 1'b0 } }, q[63:1] };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7b60a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"30:CA" -> "30:NS"	[cond="[]",
		lineno=None];
	"19:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd6c7ae3d10>",
		fillcolor=turquoise,
		label="19:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd6c7a8e290>",
		fillcolor=springgreen,
		label="20:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"19:BL" -> "20:IF"	[cond="[]",
		lineno=None];
	"32:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7758910>",
		fillcolor=firebrick,
		label="32:NS
q <= { q[63], { 60{ 1'b0 } } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7758910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"32:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"20:IF" -> "21:BL"	[cond="['load']",
		label="(load == 1)",
		lineno=20];
	"25:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd6c7ae3890>",
		fillcolor=turquoise,
		label="25:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:IF" -> "25:BL"	[cond="['load']",
		label="!((load == 1))",
		lineno=20];
	"26:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fd6c7e5ee10>",
		fillcolor=springgreen,
		label="26:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:BL" -> "26:IF"	[cond="[]",
		lineno=None];
	"31:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd6c7b60890>",
		fillcolor=lightcyan,
		label="31:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"31:CA" -> "31:NS"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd6c7af1390>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"28:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fd6c7758d10>",
		fillcolor=linen,
		label="28:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"27:BL" -> "28:CS"	[cond="[]",
		lineno=None];
	"26:IF" -> "27:BL"	[cond="['ena']",
		label="(ena == 1)",
		lineno=26];
	"36:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fd6c7af1550>",
		fillcolor=turquoise,
		label="36:BL
q <= { q[62:0], 1'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7758550>]",
		style=filled,
		typ=Block];
	"26:IF" -> "36:BL"	[cond="['ena']",
		label="!((ena == 1))",
		lineno=26];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7ae6ad0>",
		fillcolor=firebrick,
		label="29:NS
q <= { q[62:0], 1'b0 };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fd6c7ae6ad0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"18:AL" -> "19:BL"	[cond="[]",
		lineno=None];
	"32:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd6c7758c10>",
		fillcolor=lightcyan,
		label="32:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"32:CA" -> "32:NS"	[cond="[]",
		lineno=None];
	"28:CS" -> "30:CA"	[cond="['amount']",
		label=amount,
		lineno=28];
	"28:CS" -> "31:CA"	[cond="['amount']",
		label=amount,
		lineno=28];
	"28:CS" -> "32:CA"	[cond="['amount']",
		label=amount,
		lineno=28];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fd6c7afd4d0>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"28:CS" -> "29:CA"	[cond="['amount']",
		label=amount,
		lineno=28];
	"30:NS" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:NS"	[cond="[]",
		lineno=None];
	"36:BL" -> "Leaf_18:AL"	[cond="[]",
		lineno=None];
}
