// Seed: 4139490979
module module_0 (
    output id_0,
    input id_1,
    output reg id_2,
    input id_3,
    input id_4,
    output logic id_5
);
  initial begin
    if (id_3) id_2 <= id_1;
  end
  always @(1 or negedge 1'b0) id_0 = id_1;
  type_11(
      1, id_3
  );
  assign id_5 = 1;
  assign id_0 = 1'b0 & 1'b0;
  logic id_6;
  logic id_7 = 1;
  type_14 id_8 (
      .id_0(id_7),
      .id_1(id_3 - 1)
  );
endmodule
