Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.85 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.85 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\FPGA-Spartan6\fm_transmitter\ipcore_dir\clock.vhd" into library work
Parsing entity <clock>.
Parsing architecture <xilinx> of entity <clock>.
Parsing VHDL file "D:\FPGA-Spartan6\fm_transmitter\displayer.vhd" into library work
Parsing entity <displayer>.
Parsing architecture <Behavioral> of entity <displayer>.
Parsing VHDL file "D:\FPGA-Spartan6\fm_transmitter\adc.vhd" into library work
Parsing entity <adc>.
Parsing architecture <Behavioral> of entity <adc>.
Parsing VHDL file "D:\FPGA-Spartan6\fm_transmitter\top.vhd" into library work
Parsing entity <top>.
Parsing architecture <Behavioral> of entity <top>.
Parsing VHDL file "D:\FPGA-Spartan6\fm_transmitter\FQFW.vhf" into library work
Parsing entity <FQFW>.
Parsing architecture <BEHAVIORAL> of entity <fqfw>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <Behavioral>) from library <work>.

Elaborating entity <displayer> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "D:\FPGA-Spartan6\fm_transmitter\displayer.vhd" Line 112. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "D:\FPGA-Spartan6\fm_transmitter\displayer.vhd" Line 131. Case statement is complete. others clause is never selected

Elaborating entity <adc> (architecture <Behavioral>) from library <work>.

Elaborating entity <clock> (architecture <xilinx>) from library <work>.
WARNING:HDLCompiler:1127 - "D:\FPGA-Spartan6\fm_transmitter\top.vhd" Line 144: Assignment to conv ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "D:\FPGA-Spartan6\fm_transmitter\top.vhd".
INFO:Xst:3210 - "D:\FPGA-Spartan6\fm_transmitter\top.vhd" line 122: Output port <DONE> of the instance <adc_block> is unconnected or connected to loadless signal.
WARNING:Xst:2935 - Signal 'LED1', unconnected in block 'top', is tied to its initial value (0).
    Found 1-bit register for signal <r2>.
    Found 1-bit register for signal <r1>.
    Found 16-bit register for signal <cq>.
    Found 1-bit register for signal <short>.
    Found 1-bit register for signal <r4>.
    Found 16-bit register for signal <cnt_4c>.
    Found 32-bit register for signal <cnt_100KSPS>.
    Found 1-bit register for signal <ds_load>.
    Found 17-bit register for signal <index>.
    Found 16-bit register for signal <freq_q>.
    Found 4-bit register for signal <clk_90mhz_cnt>.
    Found 1-bit register for signal <r3>.
    Found 16-bit adder for signal <cnt_4c[15]_GND_7_o_add_3_OUT> created at line 426.
    Found 32-bit adder for signal <cnt_100KSPS[31]_GND_7_o_add_6_OUT> created at line 430.
    Found 4-bit adder for signal <clk_90mhz_cnt[3]_GND_7_o_add_13_OUT> created at line 441.
    Found 256x16-bit Read Only RAM for signal <index[7]_GND_7_o_wide_mux_7_OUT>
    Found 16-bit comparator equal for signal <cnt_4c[15]_cq[15]_equal_3_o> created at line 422
    Found 32-bit comparator greater for signal <cnt_100KSPS[31]_GND_7_o_LessThan_6_o> created at line 429
    Summary:
	inferred   1 RAM(s).
	inferred   3 Adder/Subtractor(s).
	inferred 107 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <top> synthesized.

Synthesizing Unit <displayer>.
    Related source file is "D:\FPGA-Spartan6\fm_transmitter\displayer.vhd".
    Found 14-bit register for signal <DELAY_CNT>.
    Found 16-bit register for signal <DATA>.
    Found 2-bit register for signal <DS_CNT>.
    Found 12-bit register for signal <TDATA<15:4>>.
    Found 4-bit register for signal <DS_EN>.
    Found 7-bit register for signal <DS_REG>.
    Found 1-bit register for signal <RCLK>.
    Found 14-bit adder for signal <DELAY_CNT[13]_GND_8_o_add_1_OUT> created at line 78.
    Found 2-bit adder for signal <DS_CNT[1]_GND_8_o_add_6_OUT> created at line 98.
    Found 4x4-bit Read Only RAM for signal <DS_CNT[1]_PWR_8_o_wide_mux_11_OUT>
    Found 16x7-bit Read Only RAM for signal <TDATA[7]_PWR_8_o_wide_mux_12_OUT>
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <displayer> synthesized.

Synthesizing Unit <adc>.
    Related source file is "D:\FPGA-Spartan6\fm_transmitter\adc.vhd".
    Found 1-bit register for signal <is_preparing>.
    Found 1-bit register for signal <DONE>.
    Found 9-bit register for signal <delay>.
    Found 1-bit register for signal <CS>.
    Found 4-bit register for signal <bit_cnt>.
    Found 1-bit register for signal <CLK1M>.
    Found 7-bit register for signal <clk1m_cnt>.
    Found 8-bit register for signal <bit_stream>.
    Found 8-bit register for signal <DATA>.
    Found 1-bit register for signal <converting>.
    Found 9-bit adder for signal <delay[8]_GND_9_o_add_2_OUT> created at line 68.
    Found 7-bit adder for signal <clk1m_cnt[6]_GND_9_o_add_10_OUT> created at line 78.
    Found 4-bit adder for signal <bit_cnt[3]_GND_9_o_add_12_OUT> created at line 82.
    Found 9-bit comparator greater for signal <delay[8]_GND_9_o_LessThan_2_o> created at line 67
    Found 7-bit comparator greater for signal <clk1m_cnt[6]_GND_9_o_LessThan_10_o> created at line 77
    Found 4-bit comparator greater for signal <bit_cnt[3]_PWR_9_o_LessThan_12_o> created at line 80
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  41 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <adc> synthesized.

Synthesizing Unit <clock>.
    Related source file is "D:\FPGA-Spartan6\fm_transmitter\ipcore_dir\clock.vhd".
    Summary:
	no macro.
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 1
 256x16-bit single-port Read Only RAM                  : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 14-bit adder                                          : 1
 16-bit adder                                          : 1
 2-bit adder                                           : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 2
 7-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 29
 1-bit register                                        : 12
 12-bit register                                       : 1
 14-bit register                                       : 1
 16-bit register                                       : 4
 17-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 3
 7-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Comparators                                          : 5
 16-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <DATA_0> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_1> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_2> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_3> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_4> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_5> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_6> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DATA_7> has a constant value of 0 in block <displayer_block>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <index_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_16> of sequential type is unconnected in block <top>.

Synthesizing (advanced) Unit <adc>.
The following registers are absorbed into counter <clk1m_cnt>: 1 register on signal <clk1m_cnt>.
Unit <adc> synthesized (advanced).

Synthesizing (advanced) Unit <displayer>.
The following registers are absorbed into counter <DELAY_CNT>: 1 register on signal <DELAY_CNT>.
The following registers are absorbed into counter <DS_CNT>: 1 register on signal <DS_CNT>.
INFO:Xst:3231 - The small RAM <Mram_DS_CNT[1]_PWR_8_o_wide_mux_11_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <DS_CNT[1]_GND_8_o_mux_7_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_TDATA[7]_PWR_8_o_wide_mux_12_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <TDATA[7]_DATA[3]_mux_10_OUT> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <displayer> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <clk_90mhz_cnt>: 1 register on signal <clk_90mhz_cnt>.
The following registers are absorbed into counter <cnt_4c>: 1 register on signal <cnt_4c>.
The following registers are absorbed into counter <cnt_100KSPS>: 1 register on signal <cnt_100KSPS>.
INFO:Xst:3226 - The RAM <Mram_index[7]_GND_7_o_wide_mux_7_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <freq_q>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <CLK_360>       | rise     |
    |     enA            | connected to internal node          | low      |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <index>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <freq_q>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <index_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_11> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_12> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_13> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_14> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_15> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <index_16> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 256x16-bit single-port block Read Only RAM            : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Adders/Subtractors                                   : 3
 2-bit adder                                           : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 1
# Counters                                             : 6
 14-bit up counter                                     : 1
 16-bit up counter                                     : 1
 2-bit up counter                                      : 1
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 104
 Flip-Flops                                            : 104
# Comparators                                          : 5
 16-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator greater                              : 1
 7-bit comparator greater                              : 1
 9-bit comparator greater                              : 1
# Multiplexers                                         : 15
 1-bit 2-to-1 multiplexer                              : 6
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 3
 9-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <CS> in Unit <adc> is equivalent to the following FF/Latch, which will be removed : <DONE> 
INFO:Xst:2261 - The FF/Latch <DATA_0> in Unit <displayer> is equivalent to the following 7 FFs/Latches, which will be removed : <DATA_1> <DATA_2> <DATA_3> <DATA_4> <DATA_5> <DATA_6> <DATA_7> 
WARNING:Xst:1293 - FF/Latch <DATA_0> has a constant value of 0 in block <displayer>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <clk_90mhz_cnt_3> of sequential type is unconnected in block <top>.
INFO:Xst:1901 - Instance fx9/pll_base_inst in unit fx9/pll_base_inst of type PLL_BASE has been replaced by PLL_ADV

Optimizing unit <top> ...

Optimizing unit <adc> ...
WARNING:Xst:1293 - FF/Latch <delay_8> has a constant value of 0 in block <adc>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <displayer> ...
WARNING:Xst:1293 - FF/Latch <adc_block/clk1m_cnt_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 4.

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <r1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 165
 Flip-Flops                                            : 165
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 340
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 59
#      LUT2                        : 15
#      LUT3                        : 34
#      LUT4                        : 15
#      LUT5                        : 40
#      LUT6                        : 40
#      MUXCY                       : 66
#      VCC                         : 1
#      XORCY                       : 62
# FlipFlops/Latches                : 166
#      FD                          : 93
#      FDE                         : 33
#      FDR                         : 34
#      FDRE                        : 6
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 18
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 16
# Others                           : 1
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             166  out of  11440     1%  
 Number of Slice LUTs:                  211  out of   5720     3%  
    Number used as Logic:               210  out of   5720     3%  
    Number used as Memory:                1  out of   1440     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    243
   Number with an unused Flip Flop:      77  out of    243    31%  
   Number with an unused LUT:            32  out of    243    13%  
   Number of fully used LUT-FF pairs:   134  out of    243    55%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    102    17%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      2    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)        | Load  |
-----------------------------------+------------------------------+-------+
fx9/pll_base_inst/CLKOUT0          | BUFG                         | 82    |
clk_90mhz_cnt_2                    | BUFG                         | 53    |
displayer_block/RCLK               | BUFG                         | 25    |
ds_load                            | NONE(displayer_block/DATA_15)| 8     |
-----------------------------------+------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.020ns (Maximum Frequency: 199.203MHz)
   Minimum input arrival time before clock: 2.083ns
   Maximum output required time after clock: 4.380ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fx9/pll_base_inst/CLKOUT0'
  Clock period: 5.020ns (frequency: 199.203MHz)
  Total number of paths / destination ports: 2096 / 122
-------------------------------------------------------------------------
Delay:               5.020ns (Levels of Logic = 3)
  Source:            cnt_100KSPS_14 (FF)
  Destination:       Mram_index[7]_GND_7_o_wide_mux_7_OUT (RAM)
  Source Clock:      fx9/pll_base_inst/CLKOUT0 rising
  Destination Clock: fx9/pll_base_inst/CLKOUT0 rising

  Data Path: cnt_100KSPS_14 to Mram_index[7]_GND_7_o_wide_mux_7_OUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.525   1.259  cnt_100KSPS_14 (cnt_100KSPS_14)
     LUT6:I0->O            1   0.254   0.910  cnt_100KSPS[31]_GND_7_o_LessThan_6_o31_1 (cnt_100KSPS[31]_GND_7_o_LessThan_6_o311)
     LUT5:I2->O            1   0.235   0.681  _n00901 (_n0090)
     INV:I->O              1   0.255   0.681  _n0090_inv_INV_0 (_n0090_inv1)
     RAMB8BWER:ENAWREN         0.220          Mram_index[7]_GND_7_o_wide_mux_7_OUT
    ----------------------------------------
    Total                      5.020ns (1.489ns logic, 3.531ns route)
                                       (29.7% logic, 70.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_90mhz_cnt_2'
  Clock period: 4.629ns (frequency: 216.029MHz)
  Total number of paths / destination ports: 808 / 98
-------------------------------------------------------------------------
Delay:               4.629ns (Levels of Logic = 2)
  Source:            displayer_block/DELAY_CNT_3 (FF)
  Destination:       displayer_block/DELAY_CNT_13 (FF)
  Source Clock:      clk_90mhz_cnt_2 rising
  Destination Clock: clk_90mhz_cnt_2 rising

  Data Path: displayer_block/DELAY_CNT_3 to displayer_block/DELAY_CNT_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.181  displayer_block/DELAY_CNT_3 (displayer_block/DELAY_CNT_3)
     LUT6:I0->O            2   0.254   0.834  displayer_block/GND_8_o_GND_8_o_equal_1_o<13>2 (displayer_block/GND_8_o_GND_8_o_equal_1_o<13>1)
     LUT4:I2->O           14   0.250   1.126  displayer_block/GND_8_o_GND_8_o_equal_1_o<13>3 (displayer_block/GND_8_o_GND_8_o_equal_1_o)
     FDR:R                     0.459          displayer_block/DELAY_CNT_0
    ----------------------------------------
    Total                      4.629ns (1.488ns logic, 3.141ns route)
                                       (32.1% logic, 67.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'displayer_block/RCLK'
  Clock period: 2.937ns (frequency: 340.484MHz)
  Total number of paths / destination ports: 89 / 25
-------------------------------------------------------------------------
Delay:               2.937ns (Levels of Logic = 1)
  Source:            displayer_block/DS_CNT_0 (FF)
  Destination:       displayer_block/DS_CNT_0 (FF)
  Source Clock:      displayer_block/RCLK rising
  Destination Clock: displayer_block/RCLK rising

  Data Path: displayer_block/DS_CNT_0 to displayer_block/DS_CNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              25   0.525   1.402  displayer_block/DS_CNT_0 (displayer_block/DS_CNT_0)
     INV:I->O              1   0.255   0.681  displayer_block/Mcount_DS_CNT_xor<0>11_INV_0 (displayer_block/Mcount_DS_CNT)
     FD:D                      0.074          displayer_block/DS_CNT_0
    ----------------------------------------
    Total                      2.937ns (0.854ns logic, 2.083ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_90mhz_cnt_2'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              2.083ns (Levels of Logic = 1)
  Source:            ADDAT (PAD)
  Destination:       adc_block/bit_stream_0 (FF)
  Destination Clock: clk_90mhz_cnt_2 rising

  Data Path: ADDAT to adc_block/bit_stream_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  ADDAT_IBUF (ADDAT_IBUF)
     FDE:D                     0.074          adc_block/bit_stream_0
    ----------------------------------------
    Total                      2.083ns (1.402ns logic, 0.681ns route)
                                       (67.3% logic, 32.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fx9/pll_base_inst/CLKOUT0'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.277ns (Levels of Logic = 1)
  Source:            r1 (FF)
  Destination:       PS2_CLK (PAD)
  Source Clock:      fx9/pll_base_inst/CLKOUT0 rising

  Data Path: r1 to PS2_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              5   0.525   0.840  r1 (r1)
     OBUF:I->O                 2.912          PS2_CLK_OBUF (PS2_CLK)
    ----------------------------------------
    Total                      4.277ns (3.437ns logic, 0.840ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'displayer_block/RCLK'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.118ns (Levels of Logic = 1)
  Source:            displayer_block/DS_REG_0 (FF)
  Destination:       DS_A (PAD)
  Source Clock:      displayer_block/RCLK rising

  Data Path: displayer_block/DS_REG_0 to DS_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.525   0.681  displayer_block/DS_REG_0 (displayer_block/DS_REG_0)
     OBUF:I->O                 2.912          DS_A_OBUF (DS_A)
    ----------------------------------------
    Total                      4.118ns (3.437ns logic, 0.681ns route)
                                       (83.5% logic, 16.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_90mhz_cnt_2'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.380ns (Levels of Logic = 1)
  Source:            adc_block/CLK1M (FF)
  Destination:       ADCLK (PAD)
  Source Clock:      clk_90mhz_cnt_2 rising

  Data Path: adc_block/CLK1M to ADCLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.525   0.943  adc_block/CLK1M (adc_block/CLK1M)
     OBUF:I->O                 2.912          ADCLK_OBUF (ADCLK)
    ----------------------------------------
    Total                      4.380ns (3.437ns logic, 0.943ns route)
                                       (78.5% logic, 21.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_90mhz_cnt_2
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk_90mhz_cnt_2          |    4.629|         |         |         |
fx9/pll_base_inst/CLKOUT0|    4.401|         |         |         |
-------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock displayer_block/RCLK
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
displayer_block/RCLK|    2.937|         |         |         |
ds_load             |    1.535|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ds_load
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_90mhz_cnt_2|    1.364|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fx9/pll_base_inst/CLKOUT0
-------------------------+---------+---------+---------+---------+
                         | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock             |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------+---------+---------+---------+---------+
clk_90mhz_cnt_2          |    1.828|         |         |         |
fx9/pll_base_inst/CLKOUT0|    5.020|         |         |         |
-------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.46 secs
 
--> 

Total memory usage is 4539872 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   32 (   0 filtered)
Number of infos    :    8 (   0 filtered)

