// Seed: 3108338555
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  assign module_1.id_9 = 0;
  wire id_4;
  id_5(
      id_2, 1, id_1, id_3
  );
  wire id_6;
  wire id_7, id_8;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    input wire id_3,
    input supply1 id_4,
    output wand id_5,
    output uwire id_6,
    output tri1 id_7,
    output wand id_8,
    input supply1 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wand id_12,
    output tri1 id_13,
    output wor id_14
);
  wire id_16;
  wire id_17;
  or primCall (id_13, id_2, id_4, id_10, id_12, id_1, id_17, id_11, id_9, id_16);
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17
  );
endmodule
