var classgr_1_1limesdr__fpga_1_1sink__fpga =
[
    [ "sptr", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab990a12df6e3205f5d3ef669eeb633a5", null ],
    [ "calibrate", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#aade1722dc35cd9dd0c6ad66fc08094a7", null ],
    [ "make", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a524319214077b67b9bc8ec69fe5fa70b", null ],
    [ "read_gpio", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#ada66db23db758aeb7ea4a42cb5491328", null ],
    [ "set_antenna", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79fbe05e44f7b784891caaabc0801f82", null ],
    [ "set_bandwidth", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a1ec91b7945d1eb75210d6f8e00012d12", null ],
    [ "set_buffer_size", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a047492a83a7070f3a247f0d8c9d26e39", null ],
    [ "set_center_freq", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a99ecd8d500e755d77d98a2006e2bc8ee", null ],
    [ "set_digital_filter", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a66db89a5b359c359dc9951012d69ed7a", null ],
    [ "set_gain", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4e8b1667ff902b5883a73467dade77fb", null ],
    [ "set_gpio_dir", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab029fb0b30a34b12d5efef98597f615e", null ],
    [ "set_nco", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#ad198f9150b40eccd48251672001af63e", null ],
    [ "set_oversampling", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a79ab082f07e516a4b4dca8424833ef46", null ],
    [ "set_sample_rate", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#ab8f95b452587522b4451b620c171844b", null ],
    [ "set_tcxo_dac", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a76b975df9e62a95cd34cf8ebb7451bfd", null ],
    [ "write_gpio", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a4efd755f6efe793a5600a35a292e8d55", null ],
    [ "write_lms_reg", "classgr_1_1limesdr__fpga_1_1sink__fpga.html#a627b4d295ae063099cbcf6b804d03d84", null ]
];