Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Fri Jul  2 14:39:19 2021
| Host         : FABLAB05 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/GOST_Encrypt_SR_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
-------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                           Path #1                                                          |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                     |
| Path Delay                | 7.092                                                                                                                      |
| Logic Delay               | 3.090(44%)                                                                                                                 |
| Net Delay                 | 4.002(56%)                                                                                                                 |
| Clock Skew                | -0.049                                                                                                                     |
| Slack                     | 2.901                                                                                                                      |
| Clock Relationship        | Safely Timed                                                                                                               |
| Clock Group               | 1                                                                                                                          |
| Logic Levels              | 13                                                                                                                         |
| Routes                    | NA                                                                                                                         |
| Logical Path              | FDRE/C-(3)-LUT4-(2)-LUT5-(1)-LUT5-(151)-LUT3-(9)-LUT6-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT4-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                     |
| End Point Clock           | ap_clk                                                                                                                     |
| DSP Block                 | None                                                                                                                       |
| BRAM                      | None                                                                                                                       |
| IO Crossings              | 0                                                                                                                          |
| Config Crossings          | 0                                                                                                                          |
| SLR Crossings             | 0                                                                                                                          |
| PBlocks                   | 0                                                                                                                          |
| High Fanout               | 151                                                                                                                        |
| Dont Touch                | 0                                                                                                                          |
| Mark Debug                | 0                                                                                                                          |
| Start Point Pin Primitive | FDRE/C                                                                                                                     |
| End Point Pin Primitive   | FDRE/D                                                                                                                     |
| Start Point Pin           | ap_CS_fsm_reg[77]/C                                                                                                        |
| End Point Pin             | q0_reg[2]/D                                                                                                                |
+---------------------------+----------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+-----+----+-----+-----+----+---+----+---+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  |  2  |  3 |  4  |  5  |  6 | 7 |  8 | 9 | 10 | 11 | 12 | 13 |
+-----------------+-------------+-----+-----+-----+----+-----+-----+----+---+----+---+----+----+----+----+
| (none)          | 10.000ns    |   0 |   8 |   0 |  0 |   0 |   0 |  0 | 0 |  0 | 0 |  0 |  0 |  0 |  0 |
| ap_clk          | 10.000ns    | 163 | 298 | 112 | 51 | 140 | 167 | 13 | 8 | 16 | 8 |  4 |  4 |  4 |  4 |
+-----------------+-------------+-----+-----+-----+----+-----+-----+----+---+----+---+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


