--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.761 ns
From           : piece_input[0]
To             : sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|acq_trigger_in_reg[60]
From Clock     : --
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 10.717 ns
From           : vga:inst3|vga_read:read_and_output|v_sync_out
To             : vga_vsync
From Clock     : clock_50mhz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 2.612 ns
From           : altera_internal_jtag~TDO
To             : altera_reserved_tdo
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 1.928 ns
From           : altera_internal_jtag~TDIUTAP
To             : sld_hub:auto_hub|irsr_reg[8]
From Clock     : --
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'altera_internal_jtag~TCKUTAP'
Slack          : N/A
Required Time  : None
Actual Time    : 132.59 MHz ( period = 7.542 ns )
From           : sld_hub:auto_hub|irf_reg[1][4]
To             : sld_hub:auto_hub|tdo
From Clock     : altera_internal_jtag~TCKUTAP
To Clock       : altera_internal_jtag~TCKUTAP
Failed Paths   : 0

Type           : Clock Setup: 'clock_50mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 139.10 MHz ( period = 7.189 ns )
From           : controller:inst4|cur_state.reset_timers_a_1
To             : piece_lut:inst7|cur_y_out[2]
From Clock     : clock_50mhz
To Clock       : clock_50mhz
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

