{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558182021919 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558182021920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 09:20:21 2019 " "Processing started: Sat May 18 09:20:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558182021920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558182021920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_map --read_settings_files=on --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558182021921 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558182022312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenSeg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenSeg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg-rtl " "Found design unit 1: sevenSeg-rtl" {  } { { "sevenSeg.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558182037405 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg " "Found entity 1: sevenSeg" {  } { { "sevenSeg.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558182037405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558182037405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de0_lite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de0_lite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de0_lite-rtl " "Found design unit 1: de0_lite-rtl" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558182037406 ""} { "Info" "ISGN_ENTITY_NAME" "1 de0_lite " "Found entity 1: de0_lite" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558182037406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1558182037406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "de0_lite " "Elaborating entity \"de0_lite\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1558182037476 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_ADDR de0_lite.vhd(22) " "VHDL Signal Declaration warning at de0_lite.vhd(22): used implicit default value for signal \"DRAM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037478 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_BA de0_lite.vhd(23) " "VHDL Signal Declaration warning at de0_lite.vhd(23): used implicit default value for signal \"DRAM_BA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037478 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CAS_N de0_lite.vhd(24) " "VHDL Signal Declaration warning at de0_lite.vhd(24): used implicit default value for signal \"DRAM_CAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037478 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CKE de0_lite.vhd(25) " "VHDL Signal Declaration warning at de0_lite.vhd(25): used implicit default value for signal \"DRAM_CKE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037478 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CLK de0_lite.vhd(26) " "VHDL Signal Declaration warning at de0_lite.vhd(26): used implicit default value for signal \"DRAM_CLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 26 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037478 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_CS_N de0_lite.vhd(27) " "VHDL Signal Declaration warning at de0_lite.vhd(27): used implicit default value for signal \"DRAM_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 27 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037479 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_LDQM de0_lite.vhd(29) " "VHDL Signal Declaration warning at de0_lite.vhd(29): used implicit default value for signal \"DRAM_LDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037479 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_RAS_N de0_lite.vhd(30) " "VHDL Signal Declaration warning at de0_lite.vhd(30): used implicit default value for signal \"DRAM_RAS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037479 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DRAM_UDQM de0_lite.vhd(31) " "VHDL Signal Declaration warning at de0_lite.vhd(31): used implicit default value for signal \"DRAM_UDQM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037479 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RAM_WE_N de0_lite.vhd(32) " "VHDL Signal Declaration warning at de0_lite.vhd(32): used implicit default value for signal \"RAM_WE_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037479 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDR de0_lite.vhd(46) " "VHDL Signal Declaration warning at de0_lite.vhd(46): used implicit default value for signal \"LEDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037479 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_B de0_lite.vhd(52) " "VHDL Signal Declaration warning at de0_lite.vhd(52): used implicit default value for signal \"VGA_B\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037479 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_G de0_lite.vhd(53) " "VHDL Signal Declaration warning at de0_lite.vhd(53): used implicit default value for signal \"VGA_G\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037480 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_HS de0_lite.vhd(54) " "VHDL Signal Declaration warning at de0_lite.vhd(54): used implicit default value for signal \"VGA_HS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037480 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_R de0_lite.vhd(55) " "VHDL Signal Declaration warning at de0_lite.vhd(55): used implicit default value for signal \"VGA_R\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037480 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "VGA_VS de0_lite.vhd(56) " "VHDL Signal Declaration warning at de0_lite.vhd(56): used implicit default value for signal \"VGA_VS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037480 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_CS_N de0_lite.vhd(59) " "VHDL Signal Declaration warning at de0_lite.vhd(59): used implicit default value for signal \"GSENSOR_CS_N\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037480 "|de0_lite"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GSENSOR_SCLK de0_lite.vhd(61) " "VHDL Signal Declaration warning at de0_lite.vhd(61): used implicit default value for signal \"GSENSOR_SCLK\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1558182037480 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg32n_clock de0_lite.vhd(83) " "Verilog HDL or VHDL warning at de0_lite.vhd(83): object \"reg32n_clock\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 83 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558182037481 "|de0_lite"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg32n_q_unsigned de0_lite.vhd(97) " "Verilog HDL or VHDL warning at de0_lite.vhd(97): object \"reg32n_q_unsigned\" assigned a value but never read" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1558182037481 "|de0_lite"}
{ "Warning" "WSGN_SEARCH_FILE" "reg32n.vhd 2 1 " "Using design file reg32n.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32n-rtl " "Found design unit 1: reg32n-rtl" {  } { { "reg32n.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/reg32n.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558182037511 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32n " "Found entity 1: reg32n" {  } { { "reg32n.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/reg32n.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1558182037511 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1558182037511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32n reg32n:reg32n_vhd " "Elaborating entity \"reg32n\" for hierarchy \"reg32n:reg32n_vhd\"" {  } { { "de0_lite.vhd" "reg32n_vhd" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558182037512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg sevenSeg:\\hex_display_array:5:sevenSeg_vhd " "Elaborating entity \"sevenSeg\" for hierarchy \"sevenSeg:\\hex_display_array:5:sevenSeg_vhd\"" {  } { { "de0_lite.vhd" "\\hex_display_array:5:sevenSeg_vhd" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1558182037515 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "7 " "Found 7 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sevenSeg:\\hex_display_array:0:sevenSeg_vhd\|seven_seg_tab_1 " "RAM logic \"sevenSeg:\\hex_display_array:0:sevenSeg_vhd\|seven_seg_tab_1\" is uninferred due to inappropriate RAM size" {  } { { "sevenSeg.vhd" "seven_seg_tab_1" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558182037761 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sevenSeg:\\hex_display_array:1:sevenSeg_vhd\|seven_seg_tab_1 " "RAM logic \"sevenSeg:\\hex_display_array:1:sevenSeg_vhd\|seven_seg_tab_1\" is uninferred due to inappropriate RAM size" {  } { { "sevenSeg.vhd" "seven_seg_tab_1" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558182037761 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sevenSeg:\\hex_display_array:2:sevenSeg_vhd\|seven_seg_tab_1 " "RAM logic \"sevenSeg:\\hex_display_array:2:sevenSeg_vhd\|seven_seg_tab_1\" is uninferred due to inappropriate RAM size" {  } { { "sevenSeg.vhd" "seven_seg_tab_1" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558182037761 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sevenSeg:\\hex_display_array:3:sevenSeg_vhd\|seven_seg_tab_1 " "RAM logic \"sevenSeg:\\hex_display_array:3:sevenSeg_vhd\|seven_seg_tab_1\" is uninferred due to inappropriate RAM size" {  } { { "sevenSeg.vhd" "seven_seg_tab_1" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558182037761 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sevenSeg:\\hex_display_array:4:sevenSeg_vhd\|seven_seg_tab_1 " "RAM logic \"sevenSeg:\\hex_display_array:4:sevenSeg_vhd\|seven_seg_tab_1\" is uninferred due to inappropriate RAM size" {  } { { "sevenSeg.vhd" "seven_seg_tab_1" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558182037761 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "sevenSeg:\\hex_display_array:5:sevenSeg_vhd\|seven_seg_tab_1 " "RAM logic \"sevenSeg:\\hex_display_array:5:sevenSeg_vhd\|seven_seg_tab_1\" is uninferred due to inappropriate RAM size" {  } { { "sevenSeg.vhd" "seven_seg_tab_1" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/sevenSeg.vhd" 15 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558182037761 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "reg32n:reg32n_vhd\|ram_block " "RAM logic \"reg32n:reg32n_vhd\|ram_block\" is uninferred due to inappropriate RAM size" {  } { { "reg32n.vhd" "ram_block" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/reg32n.vhd" 19 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1558182037761 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1558182037761 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[0\] " "bidirectional pin \"DRAM_DQ\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[1\] " "bidirectional pin \"DRAM_DQ\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[2\] " "bidirectional pin \"DRAM_DQ\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[3\] " "bidirectional pin \"DRAM_DQ\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[4\] " "bidirectional pin \"DRAM_DQ\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[5\] " "bidirectional pin \"DRAM_DQ\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[6\] " "bidirectional pin \"DRAM_DQ\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[7\] " "bidirectional pin \"DRAM_DQ\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[8\] " "bidirectional pin \"DRAM_DQ\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[9\] " "bidirectional pin \"DRAM_DQ\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[10\] " "bidirectional pin \"DRAM_DQ\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[11\] " "bidirectional pin \"DRAM_DQ\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[12\] " "bidirectional pin \"DRAM_DQ\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[13\] " "bidirectional pin \"DRAM_DQ\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[14\] " "bidirectional pin \"DRAM_DQ\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DRAM_DQ\[15\] " "bidirectional pin \"DRAM_DQ\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDI " "bidirectional pin \"GSENSOR_SDI\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 62 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GSENSOR_SDO " "bidirectional pin \"GSENSOR_SDO\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 63 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[2\] " "bidirectional pin \"ARDUINO_IO\[2\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[3\] " "bidirectional pin \"ARDUINO_IO\[3\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[6\] " "bidirectional pin \"ARDUINO_IO\[6\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[7\] " "bidirectional pin \"ARDUINO_IO\[7\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[8\] " "bidirectional pin \"ARDUINO_IO\[8\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[9\] " "bidirectional pin \"ARDUINO_IO\[9\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[10\] " "bidirectional pin \"ARDUINO_IO\[10\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[11\] " "bidirectional pin \"ARDUINO_IO\[11\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[12\] " "bidirectional pin \"ARDUINO_IO\[12\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[13\] " "bidirectional pin \"ARDUINO_IO\[13\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[14\] " "bidirectional pin \"ARDUINO_IO\[14\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[15\] " "bidirectional pin \"ARDUINO_IO\[15\]\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_RESET_N " "bidirectional pin \"ARDUINO_RESET_N\" has no driver" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 67 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1558182038091 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1558182038091 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[0\] GND " "Pin \"DRAM_ADDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[1\] GND " "Pin \"DRAM_ADDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[2\] GND " "Pin \"DRAM_ADDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[3\] GND " "Pin \"DRAM_ADDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[4\] GND " "Pin \"DRAM_ADDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[5\] GND " "Pin \"DRAM_ADDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[6\] GND " "Pin \"DRAM_ADDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[7\] GND " "Pin \"DRAM_ADDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[8\] GND " "Pin \"DRAM_ADDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[9\] GND " "Pin \"DRAM_ADDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[10\] GND " "Pin \"DRAM_ADDR\[10\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[11\] GND " "Pin \"DRAM_ADDR\[11\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_ADDR\[12\] GND " "Pin \"DRAM_ADDR\[12\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[0\] GND " "Pin \"DRAM_BA\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_BA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_BA\[1\] GND " "Pin \"DRAM_BA\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_BA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CAS_N GND " "Pin \"DRAM_CAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_CAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE GND " "Pin \"DRAM_CKE\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CLK GND " "Pin \"DRAM_CLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CS_N GND " "Pin \"DRAM_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_LDQM GND " "Pin \"DRAM_LDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_LDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_RAS_N GND " "Pin \"DRAM_RAS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_RAS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_UDQM GND " "Pin \"DRAM_UDQM\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|DRAM_UDQM"} { "Warning" "WMLS_MLS_STUCK_PIN" "RAM_WE_N GND " "Pin \"RAM_WE_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|RAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 53 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 55 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 56 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_CS_N GND " "Pin \"GSENSOR_CS_N\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|GSENSOR_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "GSENSOR_SCLK GND " "Pin \"GSENSOR_SCLK\" is stuck at GND" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 61 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1558182038116 "|de0_lite|GSENSOR_SCLK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1558182038116 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1558182038202 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1558182039030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558182039030 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558182039159 "|de0_lite|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558182039159 "|de0_lite|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558182039159 "|de0_lite|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 43 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558182039159 "|de0_lite|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[1\] " "No output dependent on input pin \"GSENSOR_INT\[1\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558182039159 "|de0_lite|GSENSOR_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GSENSOR_INT\[2\] " "No output dependent on input pin \"GSENSOR_INT\[2\]\"" {  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1558182039159 "|de0_lite|GSENSOR_INT[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1558182039159 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "334 " "Implemented 334 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1558182039160 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1558182039160 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "35 " "Implemented 35 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1558182039160 ""} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Implemented 185 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1558182039160 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1558182039160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "994 " "Peak virtual memory: 994 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558182039175 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 09:20:39 2019 " "Processing ended: Sat May 18 09:20:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558182039175 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558182039175 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558182039175 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558182039175 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558182041771 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558182041772 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 09:20:41 2019 " "Processing started: Sat May 18 09:20:41 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558182041772 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558182041772 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_fit --read_settings_files=off --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558182041772 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1558182041890 ""}
{ "Info" "0" "" "Project  = de0_lite" {  } {  } 0 0 "Project  = de0_lite" 0 0 "Fitter" 0 0 1558182041891 ""}
{ "Info" "0" "" "Revision = de0_lite" {  } {  } 0 0 "Revision = de0_lite" 0 0 "Fitter" 0 0 1558182041891 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1558182042016 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "de0_lite 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"de0_lite\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558182042022 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558182042074 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558182042074 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558182042385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1558182042392 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484C7G " "Device 10M08DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1558182042518 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1558182042518 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 565 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 567 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 569 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 571 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 573 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 575 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 577 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 579 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1558182042529 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1558182042529 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558182042529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558182042529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558182042529 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1558182042530 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558182042538 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 149 " "No exact pin location assignment(s) for 1 pins of 149 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558182042881 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_lite.SDC " "Synopsys Design Constraints File file not found: 'de0_lite.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1558182044293 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1558182044294 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1558182044304 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558182044305 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1558182044306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1558182044356 ""}  } { { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 554 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1558182044356 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558182045735 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558182045737 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558182045737 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558182045739 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558182045741 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558182045743 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558182045743 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558182045744 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558182045779 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1558182045780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558182045780 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1558182045865 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1558182045865 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1558182045865 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 12 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 16 32 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 16 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 29 11 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 40 20 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 41 11 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1558182045869 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1558182045869 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1558182045869 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1558182046107 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558182046107 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558182046108 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1558182046119 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558182050176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558182050275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558182050312 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558182052781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558182052781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558182054107 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X67_Y44 X78_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54" {  } { { "loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X67_Y44 to location X78_Y54"} { { 12 { 0 ""} 67 44 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1558182056670 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558182056670 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558182057622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1558182057622 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558182057622 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.46 " "Total time spent on timing analysis during the Fitter is 0.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558182057645 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558182057769 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1558182057769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558182058861 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558182058958 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1558182058958 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558182060486 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558182061699 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558182062050 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "49 MAX 10 " "49 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ADC_CLK_10 } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 17 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 158 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 160 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 140 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 60 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 141 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 127 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 123 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 122 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 125 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 124 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 18 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 159 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 126 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 118 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 119 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 120 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { SW[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 121 9698 10655 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1558182062067 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1558182062067 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "RAM_WE_N 2.5 V K8 " "Pin RAM_WE_N uses I/O standard 2.5 V located at K8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1558182062071 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "35 " "Following 35 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 42 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 43 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 44 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 45 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 46 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 47 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 48 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 50 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 51 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 52 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 53 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 54 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 55 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 56 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 28 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 57 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDI } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 62 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 173 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { GSENSOR_SDO } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 63 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 174 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 142 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 143 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 144 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 145 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 146 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 147 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 148 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 149 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 150 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 151 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 152 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 153 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 154 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 155 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 156 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 66 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 157 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/lucas/ssd2/Altera/quartus/linux64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/lucas/ssd2/Altera/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de0_lite.vhd" "" { Text "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.vhd" 67 0 0 } } { "temporary_test_loc" "" { Generic "/home/lucas/vhdl/exerc_reg_mem/de0_lite/" { { 0 { 0 ""} 0 175 9698 10655 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1558182062071 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1558182062071 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.fit.smsg " "Generated suppressed messages file /home/lucas/vhdl/exerc_reg_mem/de0_lite/de0_lite.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558182062183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1237 " "Peak virtual memory: 1237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558182062685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 09:21:02 2019 " "Processing ended: Sat May 18 09:21:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558182062685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558182062685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558182062685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558182062685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558182065210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558182065211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 09:21:05 2019 " "Processing started: Sat May 18 09:21:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558182065211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558182065211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off de0_lite -c de0_lite " "Command: quartus_asm --read_settings_files=off --write_settings_files=off de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558182065212 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1558182067625 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558182067706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558182068709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 09:21:08 2019 " "Processing ended: Sat May 18 09:21:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558182068709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558182068709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558182068709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558182068709 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558182069057 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558182071286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558182071287 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 09:21:10 2019 " "Processing started: Sat May 18 09:21:10 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558182071287 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1558182071287 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta de0_lite -c de0_lite " "Command: quartus_sta de0_lite -c de0_lite" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1558182071287 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1558182071368 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1558182071545 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558182071594 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1558182071594 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "de0_lite.SDC " "Synopsys Design Constraints File file not found: 'de0_lite.SDC'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1558182072383 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1558182072383 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[9\] SW\[9\] " "create_clock -period 1.000 -name SW\[9\] SW\[9\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072385 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50 " "create_clock -period 1.000 -name MAX10_CLK1_50 MAX10_CLK1_50" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072385 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072385 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1558182072387 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072388 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1558182072389 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1558182072398 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1558182072614 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558182072614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.186 " "Worst-case setup slack is -2.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.186              -8.498 MAX10_CLK1_50  " "   -2.186              -8.498 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.821             -67.240 SW\[9\]  " "   -1.821             -67.240 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182072615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.368 " "Worst-case hold slack is 1.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.368               0.000 MAX10_CLK1_50  " "    1.368               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.437               0.000 SW\[9\]  " "    1.437               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182072616 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558182072617 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558182072617 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.000 MAX10_CLK1_50  " "   -3.000             -71.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072618 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.000 SW\[9\]  " "   -3.000             -45.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182072618 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182072618 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558182072635 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558182072640 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1558182072680 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C7G " "Timing characteristics of device 10M50DAF484C7G are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1558182072680 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1558182074514 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074603 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558182074606 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.958 " "Worst-case setup slack is -1.958" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958              -7.634 MAX10_CLK1_50  " "   -1.958              -7.634 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074607 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.503             -54.175 SW\[9\]  " "   -1.503             -54.175 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074607 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182074607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.214 " "Worst-case hold slack is 1.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.214               0.000 SW\[9\]  " "    1.214               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074608 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.222               0.000 MAX10_CLK1_50  " "    1.222               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074608 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182074608 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558182074609 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558182074610 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.000 MAX10_CLK1_50  " "   -3.000             -71.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074611 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.000 SW\[9\]  " "   -3.000             -45.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182074611 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182074611 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558182074623 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1558182074624 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075331 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1558182075332 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.510 " "Worst-case setup slack is -0.510" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510             -16.924 SW\[9\]  " "   -0.510             -16.924 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.359              -1.364 MAX10_CLK1_50  " "   -0.359              -1.364 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182075334 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.527 " "Worst-case hold slack is 0.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.527               0.000 MAX10_CLK1_50  " "    0.527               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.863               0.000 SW\[9\]  " "    0.863               0.000 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182075337 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558182075338 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1558182075339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -83.428 MAX10_CLK1_50  " "   -3.000             -83.428 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -56.114 SW\[9\]  " "   -3.000             -56.114 SW\[9\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1558182075341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1558182075341 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1558182075353 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558182076939 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1558182076940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "918 " "Peak virtual memory: 918 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558182077005 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 09:21:16 2019 " "Processing ended: Sat May 18 09:21:16 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558182077005 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558182077005 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558182077005 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558182077005 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 140 s " "Quartus II Full Compilation was successful. 0 errors, 140 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1558182077204 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1558182079402 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1558182079403 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 09:21:19 2019 " "Processing started: Sat May 18 09:21:19 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1558182079403 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558182079403 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp de0_lite -c de0_lite --netlist_type=sgate " "Command: quartus_npp de0_lite -c de0_lite --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558182079403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "916 " "Peak virtual memory: 916 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1558182079527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 09:21:19 2019 " "Processing ended: Sat May 18 09:21:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1558182079527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1558182079527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1558182079527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1558182079527 ""}
