// Seed: 1802147734
module module_0;
  assign id_1 = id_1;
  id_4(
      .id_0(id_3 == (1)),
      .id_1(1),
      .id_2(id_3),
      .id_3(1'd0),
      .id_4(1),
      .id_5(id_1),
      .id_6((1)),
      .id_7(1'b0),
      .id_8(id_2++),
      .id_9()
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1,
    input  uwire id_2,
    output wire  id_3
    , id_5
);
  wire id_6;
  or primCall (id_3, id_5, id_6, id_8, id_9);
  `define pp_7 0
  uwire id_8 = 1;
  wire  id_9;
  wire  id_10;
  wire  id_11;
  module_0 modCall_1 ();
endmodule
