// Seed: 3402295142
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    output logic id_2,
    input logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input id_8,
    output logic id_9,
    output id_10,
    input logic id_11,
    output id_12,
    input id_13,
    input id_14,
    output logic id_15,
    output id_16
);
  logic id_17 = 0;
  type_27(
      id_14, 1
  );
  logic id_18 = id_6;
  assign id_5 = 1;
  logic id_19;
  assign id_18 = 1;
endmodule
