
<h1 class="sectionedit1" id="sifive_risc-v_socs">SiFive RISC-V SoCs</h1>
<div class="level1">

<p>
RISC-V is a free, open, extensible instruction set architecture (ISA), the specification is now maintained by the nonprofit RISC-V Foundation.
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;SiFive RISC-V SoCs&quot;,&quot;hid&quot;:&quot;sifive_risc-v_socs&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:1,&quot;range&quot;:&quot;1-177&quot;} -->
<h2 class="sectionedit2" id="u540">U540</h2>
<div class="level2">

<p>
U540 is the first available Linux-capable RISC-V SoC.
</p>
<ul>
<li class="level1"><div class="li"> 4+1 Multi-Core Coherent Configuration, up to 1.5 <abbr title="Gigahertz">GHz</abbr></div>
</li>
<li class="level1"><div class="li"> 4x U54 RV64GC cores</div>
</li>
<li class="level1"><div class="li"> 1x E51 Management core</div>
</li>
<li class="level1"><div class="li"> 2MB L2 Cache</div>
</li>
<li class="level1"><div class="li"> DDR4 ECC memory</div>
</li>
</ul>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;U540&quot;,&quot;hid&quot;:&quot;u540&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:2,&quot;range&quot;:&quot;178-400&quot;} -->
<h2 class="sectionedit3" id="u740">U740</h2>
<div class="level2">

<p>
U740 is the second generation of Linux-capable RISC-V SoC.
</p>
<ul>
<li class="level1"><div class="li"> 4+1 Multi-Core Coherent Configuration, up to 1.5 <abbr title="Gigahertz">GHz</abbr></div>
</li>
<li class="level1"><div class="li"> 4x U74 RV64GC cores</div>
</li>
<li class="level1"><div class="li"> 1x S7 Management core</div>
</li>
<li class="level1"><div class="li"> 2MB L2 Cache</div>
</li>
<li class="level1"><div class="li"> DDR4 ECC memory</div>
</li>
</ul>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;U740&quot;,&quot;hid&quot;:&quot;u740&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:3,&quot;range&quot;:&quot;401-626&quot;} -->
<h3 class="sectionedit4" id="status">Status</h3>
<div class="level3">

<p>
There are a couple options you can use to run RISC-V:
</p>
<ul>
<li class="level1"><div class="li"> <a href="/toh/hifive/unleashed" class="wikilink1" title="toh:hifive:unleashed" data-wiki-id="toh:hifive:unleashed">HiFive Unleashed</a></div>
</li>
<li class="level1"><div class="li"> <a href="/toh/hifive/unmatched" class="wikilink2" title="toh:hifive:unmatched" rel="nofollow" data-wiki-id="toh:hifive:unmatched">HiFive Unmatched</a></div>
</li>
<li class="level1"><div class="li"> FPGA-based implementation (Virtex7)</div>
</li>
<li class="level1"><div class="li"> <a href="/docs/guide-user/virtualization/qemu#openwrt_in_qemu_risc-v" class="wikilink1" title="docs:guide-user:virtualization:qemu" data-wiki-id="docs:guide-user:virtualization:qemu">QEMU</a> (cheapest option)</div>
</li>
<li class="level1"><div class="li"> Other SoCs (StarFive, Allwinner D1, work is in progress for these chips)</div>
</li>
</ul>

<p>
Port status: sifiveu merged at 28/May/2023
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Status&quot;,&quot;hid&quot;:&quot;status&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:4,&quot;range&quot;:&quot;627-1046&quot;} -->
<h3 class="sectionedit5" id="u540_boot_process">U540 Boot process</h3>
<div class="level3">
<ul>
<li class="level1"><div class="li"> The SoC is initialized by a zero/first-stage bootloader called ZSBL/FSBL which is stored in ROM.</div>
</li>
<li class="level1"><div class="li"> The FSBL goes on to boot BBL (Berkeley bootloader), which is a second-stage “proxy” kernel. A device-tree is passed on to the BBL.</div>
</li>
<li class="level1"><div class="li"> The BBL image usually includes the kernel image, which is then booted.</div>
</li>
</ul>

<p>
There were some controversies around the full openness of the ZSBL/FSBL (around the DDR init code), but that has been fixed/released in July/18. There are also efforts to replace the FSBL with a U-boot port, but that will still require the BBL to be built.
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;U540 Boot process&quot;,&quot;hid&quot;:&quot;u540_boot_process&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:5,&quot;range&quot;:&quot;1047-1647&quot;} -->
<h2 class="sectionedit6" id="devices">Devices</h2>
<div class="level2">

<p>
The list of related devices:
<a href="/tag/riscv?do=showtag&amp;tag=riscv" class="wikilink1 tag label label-default mx-1" title="tag:riscv" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> riscv</a>,
<a href="/tag/riscv64?do=showtag&amp;tag=riscv64" class="wikilink1 tag label label-default mx-1" title="tag:riscv64" rel="tag"><span class="iconify"  data-icon="mdi:tag-text-outline"></span> riscv64</a>
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Devices&quot;,&quot;hid&quot;:&quot;devices&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:6,&quot;range&quot;:&quot;1648-&quot;} -->