{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"0.82623",
   "Default View_TopLeft":"-592,-180",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port s_axi_ad9144_xcvr -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace port s_axi_ad9680_xcvr -pg 1 -lvl 0 -x 0 -y 570 -defaultsOSRD
preplace port m_axi_ad9680_dma -pg 1 -lvl 2 -x 560 -y 180 -defaultsOSRD
preplace port s_axi_ad9680_jesd -pg 1 -lvl 0 -x 0 -y 180 -defaultsOSRD
preplace port s_axi_ad9680_tpl -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port s_axi_ad9680_dma -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port s_axi_ad9680_offload -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port port-id_rx_0_n -pg 1 -lvl 0 -x 0 -y 730 -defaultsOSRD
preplace port port-id_rx_0_p -pg 1 -lvl 0 -x 0 -y 750 -defaultsOSRD
preplace port port-id_rx_1_n -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace port port-id_rx_1_p -pg 1 -lvl 0 -x 0 -y 790 -defaultsOSRD
preplace port port-id_rx_2_n -pg 1 -lvl 0 -x 0 -y 810 -defaultsOSRD
preplace port port-id_rx_2_p -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace port port-id_rx_3_n -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace port port-id_rx_3_p -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace port port-id_rx_ref_clk -pg 1 -lvl 0 -x 0 -y 890 -defaultsOSRD
preplace port port-id_tx_ref_clk -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace port port-id_tx_0_n -pg 1 -lvl 2 -x 560 -y 570 -defaultsOSRD
preplace port port-id_tx_0_p -pg 1 -lvl 2 -x 560 -y 590 -defaultsOSRD
preplace port port-id_tx_1_n -pg 1 -lvl 2 -x 560 -y 610 -defaultsOSRD
preplace port port-id_tx_1_p -pg 1 -lvl 2 -x 560 -y 630 -defaultsOSRD
preplace port port-id_tx_2_n -pg 1 -lvl 2 -x 560 -y 650 -defaultsOSRD
preplace port port-id_tx_2_p -pg 1 -lvl 2 -x 560 -y 670 -defaultsOSRD
preplace port port-id_tx_3_n -pg 1 -lvl 2 -x 560 -y 690 -defaultsOSRD
preplace port port-id_tx_3_p -pg 1 -lvl 2 -x 560 -y 710 -defaultsOSRD
preplace port port-id_s_axi_aresetn_100M -pg 1 -lvl 0 -x 0 -y 970 -defaultsOSRD
preplace port port-id_s_axi_aclk_100M -pg 1 -lvl 0 -x 0 -y 950 -defaultsOSRD
preplace port port-id_s_axi_aclk_250M -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD
preplace port port-id_s_axi_aresetn_250M -pg 1 -lvl 0 -x 0 -y 930 -defaultsOSRD
preplace port port-id_ext_reset_in -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace port port-id_rx_sysref -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace portBus rx_sync -pg 1 -lvl 2 -x 560 -y 220 -defaultsOSRD
preplace portBus jesd204b_irq -pg 1 -lvl 2 -x 560 -y 60 -defaultsOSRD
preplace inst phy_shared_0 -pg 1 -lvl 1 -x 360 -y 550 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 64 62 75 48 49 50 51 52 53 54 55 47 56 57 58 59 60 65 61 66 67 68 69 70 71 72 73 74 63} -defaultsOSRD -pinDir s_axi_ad9144_xcvr left -pinY s_axi_ad9144_xcvr 0L -pinDir s_axi_ad9680_xcvr left -pinY s_axi_ad9680_xcvr 20L -pinBusDir phy_rx_block_sync left -pinBusY phy_rx_block_sync 40L -pinDir phy_rx_calign right -pinY phy_rx_calign 0R -pinBusDir phy_rx_charisk left -pinBusY phy_rx_charisk 60L -pinBusDir phy_rx_data left -pinBusY phy_rx_data 80L -pinBusDir phy_rx_disperr left -pinBusY phy_rx_disperr 100L -pinBusDir phy_rx_header left -pinBusY phy_rx_header 120L -pinBusDir phy_rx_notintable left -pinBusY phy_rx_notintable 140L -pinBusDir phy_tx_charisk left -pinBusY phy_tx_charisk 500L -pinBusDir phy_tx_data left -pinBusY phy_tx_data 460L -pinBusDir phy_tx_header left -pinBusY phy_tx_header 540L -pinDir rx_0_n left -pinY rx_0_n 180L -pinDir rx_0_p left -pinY rx_0_p 200L -pinDir rx_1_n left -pinY rx_1_n 220L -pinDir rx_1_p left -pinY rx_1_p 240L -pinDir rx_2_n left -pinY rx_2_n 260L -pinDir rx_2_p left -pinY rx_2_p 280L -pinDir rx_3_n left -pinY rx_3_n 300L -pinDir rx_3_p left -pinY rx_3_p 320L -pinDir rx_out_clk_0 left -pinY rx_out_clk_0 160L -pinDir rx_ref_clk left -pinY rx_ref_clk 340L -pinDir s_axi_ad9144_aclk left -pinY s_axi_ad9144_aclk 360L -pinDir s_axi_ad9144_aresetn left -pinY s_axi_ad9144_aresetn 380L -pinDir s_axi_ad9680_aclk left -pinY s_axi_ad9680_aclk 400L -pinDir s_axi_ad9680_aresetn left -pinY s_axi_ad9680_aresetn 420L -pinDir sys_cpu_clk left -pinY sys_cpu_clk 520L -pinDir sys_cpu_resetn left -pinY sys_cpu_resetn 440L -pinDir tx_0_n right -pinY tx_0_n 20R -pinDir tx_0_p right -pinY tx_0_p 40R -pinDir tx_1_n right -pinY tx_1_n 60R -pinDir tx_1_p right -pinY tx_1_p 80R -pinDir tx_2_n right -pinY tx_2_n 100R -pinDir tx_2_p right -pinY tx_2_p 120R -pinDir tx_3_n right -pinY tx_3_n 140R -pinDir tx_3_p right -pinY tx_3_p 160R -pinDir tx_out_clk_0 right -pinY tx_out_clk_0 180R -pinDir tx_ref_clk left -pinY tx_ref_clk 480L
preplace inst adc -pg 1 -lvl 1 -x 360 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 60 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 40 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 119 121 130 126 125 124 123 122 120 118 127 129 128 117} -defaultsOSRD -pinDir s_axi_ad9680_jesd left -pinY s_axi_ad9680_jesd 0L -pinDir s_axi_ad9680_tpl left -pinY s_axi_ad9680_tpl 20L -pinDir s_axi_ad9680_offload left -pinY s_axi_ad9680_offload 60L -pinDir s_axi_ad9680_dma left -pinY s_axi_ad9680_dma 40L -pinDir m_axi_ad9680_dma right -pinY m_axi_ad9680_dma 0R -pinDir pl_clk_100M left -pinY pl_clk_100M 120L -pinDir rx_out_clk_0 left -pinY rx_out_clk_0 160L -pinBusDir phy_block_sync left -pinBusY phy_block_sync 280L -pinBusDir phy_charisk left -pinBusY phy_charisk 260L -pinBusDir phy_data left -pinBusY phy_data 240L -pinBusDir phy_disperr left -pinBusY phy_disperr 220L -pinBusDir phy_header left -pinBusY phy_header 200L -pinBusDir phy_notintable left -pinBusY phy_notintable 180L -pinDir peripheral_aresetn_100M left -pinY peripheral_aresetn_100M 140L -pinDir rx_sysref left -pinY rx_sysref 100L -pinBusDir adc_irq right -pinBusY adc_irq 20R -pinDir phy_en_char_align right -pinY phy_en_char_align 280R -pinBusDir rx_sync right -pinBusY rx_sync 40R -pinDir ext_reset_in left -pinY ext_reset_in 80L
preplace inst xlconcat_0 -pg 1 -lvl 1 -x 360 -y 60 -swap {2 1 0} -defaultsOSRD -pinBusDir In0 right -pinBusY In0 20R -pinBusDir In1 left -pinBusY In1 0L -pinBusDir dout right -pinBusY dout 0R
preplace netloc rx_0_n_1 1 0 1 NJ 730
preplace netloc rx_0_p_1 1 0 1 NJ 750
preplace netloc rx_1_n_1 1 0 1 NJ 770
preplace netloc rx_1_p_1 1 0 1 NJ 790
preplace netloc rx_2_n_1 1 0 1 NJ 810
preplace netloc rx_2_p_1 1 0 1 NJ 830
preplace netloc rx_3_n_1 1 0 1 NJ 850
preplace netloc rx_3_p_1 1 0 1 NJ 870
preplace netloc rx_ref_clk_1 1 0 1 NJ 890
preplace netloc tx_ref_clk_1 1 0 1 NJ 1030
preplace netloc phy_shared_0_tx_0_n 1 1 1 NJ 570
preplace netloc phy_shared_0_tx_0_p 1 1 1 NJ 590
preplace netloc phy_shared_0_tx_1_n 1 1 1 NJ 610
preplace netloc phy_shared_0_tx_1_p 1 1 1 NJ 630
preplace netloc phy_shared_0_tx_2_n 1 1 1 NJ 650
preplace netloc phy_shared_0_tx_2_p 1 1 1 NJ 670
preplace netloc phy_shared_0_tx_3_n 1 1 1 NJ 690
preplace netloc phy_shared_0_tx_3_p 1 1 1 NJ 710
preplace netloc s_axi_ad9680_aresetn_1 1 0 1 40 320n
preplace netloc s_axi_ad9680_aclk_1 1 0 1 20 300n
preplace netloc s_axi_ad9144_aclk_1 1 0 1 NJ 910
preplace netloc s_axi_ad9144_aresetn_1 1 0 1 NJ 930
preplace netloc phy_shared_0_rx_out_clk_0 1 0 1 60 340n
preplace netloc phy_shared_0_phy_rx_block_sync 1 0 1 180 460n
preplace netloc phy_shared_0_phy_rx_charisk 1 0 1 160 440n
preplace netloc phy_shared_0_phy_rx_data 1 0 1 140 420n
preplace netloc phy_shared_0_phy_rx_disperr 1 0 1 120 400n
preplace netloc phy_shared_0_phy_rx_header 1 0 1 100 380n
preplace netloc phy_shared_0_phy_rx_notintable 1 0 1 80 360n
preplace netloc adc_phy_en_char_align 1 1 1 540 460n
preplace netloc ext_reset_in_1 1 0 1 NJ 260
preplace netloc adc_rx_sync 1 1 1 NJ 220
preplace netloc adc_adc_irq 1 1 1 540 80n
preplace netloc xlconcat_0_dout 1 1 1 NJ 60
preplace netloc rx_sysref_1 1 0 1 NJ 280
preplace netloc Conn1 1 0 1 NJ 550
preplace netloc Conn2 1 0 1 NJ 570
preplace netloc Conn3 1 1 1 NJ 180
preplace netloc Conn4 1 0 1 NJ 180
preplace netloc Conn5 1 0 1 NJ 200
preplace netloc Conn6 1 0 1 NJ 220
preplace netloc Conn7 1 0 1 NJ 240
levelinfo -pg 1 0 360 560
pagesize -pg 1 -db -bbox -sgen -190 0 740 1150
",
   "No Loops_ScaleFactor":"0.672404",
   "No Loops_TopLeft":"-537,85",
   "commentid":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port s_axi_ad9144_xcvr -pg 1 -lvl 0 -x -210 -y 60 -defaultsOSRD
preplace port s_axi_ad9680_xcvr -pg 1 -lvl 0 -x -210 -y 80 -defaultsOSRD
preplace port port-id_rx_0_n -pg 1 -lvl 0 -x -210 -y 180 -defaultsOSRD
preplace port port-id_rx_0_p -pg 1 -lvl 0 -x -210 -y 200 -defaultsOSRD
preplace port port-id_rx_1_n -pg 1 -lvl 0 -x -210 -y 220 -defaultsOSRD
preplace port port-id_rx_1_p -pg 1 -lvl 0 -x -210 -y 240 -defaultsOSRD
preplace port port-id_rx_2_n -pg 1 -lvl 0 -x -210 -y 260 -defaultsOSRD
preplace port port-id_rx_2_p -pg 1 -lvl 0 -x -210 -y 280 -defaultsOSRD
preplace port port-id_rx_3_n -pg 1 -lvl 0 -x -210 -y 300 -defaultsOSRD
preplace port port-id_rx_3_p -pg 1 -lvl 0 -x -210 -y 320 -defaultsOSRD
preplace port port-id_rx_ref_clk -pg 1 -lvl 0 -x -210 -y 340 -defaultsOSRD
preplace port port-id_tx_ref_clk -pg 1 -lvl 0 -x -210 -y 480 -defaultsOSRD
preplace port port-id_tx_0_n -pg 1 -lvl 2 -x 540 -y 260 -defaultsOSRD
preplace port port-id_tx_0_p -pg 1 -lvl 2 -x 540 -y 280 -defaultsOSRD
preplace port port-id_tx_1_n -pg 1 -lvl 2 -x 540 -y 300 -defaultsOSRD
preplace port port-id_tx_1_p -pg 1 -lvl 2 -x 540 -y 320 -defaultsOSRD
preplace port port-id_tx_2_n -pg 1 -lvl 2 -x 540 -y 340 -defaultsOSRD
preplace port port-id_tx_2_p -pg 1 -lvl 2 -x 540 -y 360 -defaultsOSRD
preplace port port-id_tx_3_n -pg 1 -lvl 2 -x 540 -y 380 -defaultsOSRD
preplace port port-id_tx_3_p -pg 1 -lvl 2 -x 540 -y 400 -defaultsOSRD
preplace port port-id_s_axi_aresetn_100M -pg 1 -lvl 0 -x -210 -y 420 -defaultsOSRD
preplace port port-id_s_axi_aclk_100M -pg 1 -lvl 0 -x -210 -y 400 -defaultsOSRD
preplace port port-id_s_axi_aclk_250M -pg 1 -lvl 0 -x -210 -y 360 -defaultsOSRD
preplace port port-id_s_axi_aresetn_250M -pg 1 -lvl 0 -x -210 -y 380 -defaultsOSRD
preplace inst phy_shared_0 -pg 1 -lvl 1 -x 200 -y 380 -defaultsOSRD
preplace inst adc -pg 1 -lvl 1 -x 200 -y -20 -defaultsOSRD
preplace netloc rx_0_n_1 1 0 1 -60J 180n
preplace netloc rx_0_p_1 1 0 1 -70J 200n
preplace netloc rx_1_n_1 1 0 1 -80J 220n
preplace netloc rx_1_p_1 1 0 1 -90J 240n
preplace netloc rx_2_n_1 1 0 1 -120J 260n
preplace netloc rx_2_p_1 1 0 1 -130J 280n
preplace netloc rx_3_n_1 1 0 1 -140J 300n
preplace netloc rx_3_p_1 1 0 1 -150J 320n
preplace netloc rx_ref_clk_1 1 0 1 -160J 340n
preplace netloc tx_ref_clk_1 1 0 1 -190J 480n
preplace netloc phy_shared_0_tx_0_n 1 1 1 450J 260n
preplace netloc phy_shared_0_tx_0_p 1 1 1 460J 280n
preplace netloc phy_shared_0_tx_1_n 1 1 1 470J 300n
preplace netloc phy_shared_0_tx_1_p 1 1 1 480J 320n
preplace netloc phy_shared_0_tx_2_n 1 1 1 490J 340n
preplace netloc phy_shared_0_tx_2_p 1 1 1 500J 360n
preplace netloc phy_shared_0_tx_3_n 1 1 1 510J 380n
preplace netloc phy_shared_0_tx_3_p 1 1 1 520J 400n
preplace netloc s_axi_ad9680_aresetn_1 1 0 1 -100 60n
preplace netloc s_axi_ad9680_aclk_1 1 0 1 -110 -100n
preplace netloc s_axi_ad9144_aclk_1 1 0 1 -170J 360n
preplace netloc s_axi_ad9144_aresetn_1 1 0 1 -180J 380n
preplace netloc phy_shared_0_rx_out_clk_0 1 0 2 -40 720 370
preplace netloc phy_shared_0_phy_rx_block_sync 1 0 2 -30 660 430
preplace netloc phy_shared_0_phy_rx_charisk 1 0 2 -20 670 420
preplace netloc phy_shared_0_phy_rx_data 1 0 2 -10 680 410
preplace netloc phy_shared_0_phy_rx_disperr 1 0 2 0 690 400
preplace netloc phy_shared_0_phy_rx_header 1 0 2 10 700 390
preplace netloc phy_shared_0_phy_rx_notintable 1 0 2 20 710 380
preplace netloc adc_phy_en_char_align 1 0 2 30 650 440
preplace netloc Conn1 1 0 1 -130J 60n
preplace netloc Conn2 1 0 1 -50J 80n
levelinfo -pg 1 -210 200 540
pagesize -pg 1 -db -bbox -sgen -400 -180 640 730
"
}
0
