#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x121a320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x11e4320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x11eb8a0 .functor NOT 1, L_0x1248760, C4<0>, C4<0>, C4<0>;
L_0x1248540 .functor XOR 2, L_0x12483e0, L_0x12484a0, C4<00>, C4<00>;
L_0x1248650 .functor XOR 2, L_0x1248540, L_0x12485b0, C4<00>, C4<00>;
v0x1243b10_0 .net *"_ivl_10", 1 0, L_0x12485b0;  1 drivers
v0x1243c10_0 .net *"_ivl_12", 1 0, L_0x1248650;  1 drivers
v0x1243cf0_0 .net *"_ivl_2", 1 0, L_0x1246ed0;  1 drivers
v0x1243db0_0 .net *"_ivl_4", 1 0, L_0x12483e0;  1 drivers
v0x1243e90_0 .net *"_ivl_6", 1 0, L_0x12484a0;  1 drivers
v0x1243fc0_0 .net *"_ivl_8", 1 0, L_0x1248540;  1 drivers
v0x12440a0_0 .net "a", 0 0, v0x1240920_0;  1 drivers
v0x1244140_0 .net "b", 0 0, v0x12409c0_0;  1 drivers
v0x12441e0_0 .net "c", 0 0, v0x1240a60_0;  1 drivers
v0x1244280_0 .var "clk", 0 0;
v0x1244320_0 .net "d", 0 0, v0x1240ba0_0;  1 drivers
v0x12443c0_0 .net "out_pos_dut", 0 0, L_0x1248260;  1 drivers
v0x1244460_0 .net "out_pos_ref", 0 0, L_0x1245990;  1 drivers
v0x1244500_0 .net "out_sop_dut", 0 0, L_0x12468f0;  1 drivers
v0x12445a0_0 .net "out_sop_ref", 0 0, L_0x121b830;  1 drivers
v0x1244640_0 .var/2u "stats1", 223 0;
v0x12446e0_0 .var/2u "strobe", 0 0;
v0x1244780_0 .net "tb_match", 0 0, L_0x1248760;  1 drivers
v0x1244850_0 .net "tb_mismatch", 0 0, L_0x11eb8a0;  1 drivers
v0x12448f0_0 .net "wavedrom_enable", 0 0, v0x1240e70_0;  1 drivers
v0x12449c0_0 .net "wavedrom_title", 511 0, v0x1240f10_0;  1 drivers
L_0x1246ed0 .concat [ 1 1 0 0], L_0x1245990, L_0x121b830;
L_0x12483e0 .concat [ 1 1 0 0], L_0x1245990, L_0x121b830;
L_0x12484a0 .concat [ 1 1 0 0], L_0x1248260, L_0x12468f0;
L_0x12485b0 .concat [ 1 1 0 0], L_0x1245990, L_0x121b830;
L_0x1248760 .cmp/eeq 2, L_0x1246ed0, L_0x1248650;
S_0x11e85d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x11e4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x11ebc80 .functor AND 1, v0x1240a60_0, v0x1240ba0_0, C4<1>, C4<1>;
L_0x11ec060 .functor NOT 1, v0x1240920_0, C4<0>, C4<0>, C4<0>;
L_0x11ec440 .functor NOT 1, v0x12409c0_0, C4<0>, C4<0>, C4<0>;
L_0x11ec6c0 .functor AND 1, L_0x11ec060, L_0x11ec440, C4<1>, C4<1>;
L_0x1204000 .functor AND 1, L_0x11ec6c0, v0x1240a60_0, C4<1>, C4<1>;
L_0x121b830 .functor OR 1, L_0x11ebc80, L_0x1204000, C4<0>, C4<0>;
L_0x1244e10 .functor NOT 1, v0x12409c0_0, C4<0>, C4<0>, C4<0>;
L_0x1244e80 .functor OR 1, L_0x1244e10, v0x1240ba0_0, C4<0>, C4<0>;
L_0x1244f90 .functor AND 1, v0x1240a60_0, L_0x1244e80, C4<1>, C4<1>;
L_0x1245050 .functor NOT 1, v0x1240920_0, C4<0>, C4<0>, C4<0>;
L_0x1245120 .functor OR 1, L_0x1245050, v0x12409c0_0, C4<0>, C4<0>;
L_0x1245190 .functor AND 1, L_0x1244f90, L_0x1245120, C4<1>, C4<1>;
L_0x1245310 .functor NOT 1, v0x12409c0_0, C4<0>, C4<0>, C4<0>;
L_0x1245380 .functor OR 1, L_0x1245310, v0x1240ba0_0, C4<0>, C4<0>;
L_0x12452a0 .functor AND 1, v0x1240a60_0, L_0x1245380, C4<1>, C4<1>;
L_0x1245510 .functor NOT 1, v0x1240920_0, C4<0>, C4<0>, C4<0>;
L_0x1245610 .functor OR 1, L_0x1245510, v0x1240ba0_0, C4<0>, C4<0>;
L_0x12456d0 .functor AND 1, L_0x12452a0, L_0x1245610, C4<1>, C4<1>;
L_0x1245880 .functor XNOR 1, L_0x1245190, L_0x12456d0, C4<0>, C4<0>;
v0x11eb1d0_0 .net *"_ivl_0", 0 0, L_0x11ebc80;  1 drivers
v0x11eb5d0_0 .net *"_ivl_12", 0 0, L_0x1244e10;  1 drivers
v0x11eb9b0_0 .net *"_ivl_14", 0 0, L_0x1244e80;  1 drivers
v0x11ebd90_0 .net *"_ivl_16", 0 0, L_0x1244f90;  1 drivers
v0x11ec170_0 .net *"_ivl_18", 0 0, L_0x1245050;  1 drivers
v0x11ec550_0 .net *"_ivl_2", 0 0, L_0x11ec060;  1 drivers
v0x11ec7d0_0 .net *"_ivl_20", 0 0, L_0x1245120;  1 drivers
v0x123ee90_0 .net *"_ivl_24", 0 0, L_0x1245310;  1 drivers
v0x123ef70_0 .net *"_ivl_26", 0 0, L_0x1245380;  1 drivers
v0x123f050_0 .net *"_ivl_28", 0 0, L_0x12452a0;  1 drivers
v0x123f130_0 .net *"_ivl_30", 0 0, L_0x1245510;  1 drivers
v0x123f210_0 .net *"_ivl_32", 0 0, L_0x1245610;  1 drivers
v0x123f2f0_0 .net *"_ivl_36", 0 0, L_0x1245880;  1 drivers
L_0x7f6c16a27018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x123f3b0_0 .net *"_ivl_38", 0 0, L_0x7f6c16a27018;  1 drivers
v0x123f490_0 .net *"_ivl_4", 0 0, L_0x11ec440;  1 drivers
v0x123f570_0 .net *"_ivl_6", 0 0, L_0x11ec6c0;  1 drivers
v0x123f650_0 .net *"_ivl_8", 0 0, L_0x1204000;  1 drivers
v0x123f730_0 .net "a", 0 0, v0x1240920_0;  alias, 1 drivers
v0x123f7f0_0 .net "b", 0 0, v0x12409c0_0;  alias, 1 drivers
v0x123f8b0_0 .net "c", 0 0, v0x1240a60_0;  alias, 1 drivers
v0x123f970_0 .net "d", 0 0, v0x1240ba0_0;  alias, 1 drivers
v0x123fa30_0 .net "out_pos", 0 0, L_0x1245990;  alias, 1 drivers
v0x123faf0_0 .net "out_sop", 0 0, L_0x121b830;  alias, 1 drivers
v0x123fbb0_0 .net "pos0", 0 0, L_0x1245190;  1 drivers
v0x123fc70_0 .net "pos1", 0 0, L_0x12456d0;  1 drivers
L_0x1245990 .functor MUXZ 1, L_0x7f6c16a27018, L_0x1245190, L_0x1245880, C4<>;
S_0x123fdf0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x11e4320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1240920_0 .var "a", 0 0;
v0x12409c0_0 .var "b", 0 0;
v0x1240a60_0 .var "c", 0 0;
v0x1240b00_0 .net "clk", 0 0, v0x1244280_0;  1 drivers
v0x1240ba0_0 .var "d", 0 0;
v0x1240c90_0 .var/2u "fail", 0 0;
v0x1240d30_0 .var/2u "fail1", 0 0;
v0x1240dd0_0 .net "tb_match", 0 0, L_0x1248760;  alias, 1 drivers
v0x1240e70_0 .var "wavedrom_enable", 0 0;
v0x1240f10_0 .var "wavedrom_title", 511 0;
E_0x11f7b60/0 .event negedge, v0x1240b00_0;
E_0x11f7b60/1 .event posedge, v0x1240b00_0;
E_0x11f7b60 .event/or E_0x11f7b60/0, E_0x11f7b60/1;
S_0x1240120 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x123fdf0;
 .timescale -12 -12;
v0x1240360_0 .var/2s "i", 31 0;
E_0x11f7a00 .event posedge, v0x1240b00_0;
S_0x1240460 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x123fdf0;
 .timescale -12 -12;
v0x1240660_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1240740 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x123fdf0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12410f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x11e4320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1245b40 .functor NOT 1, v0x1240920_0, C4<0>, C4<0>, C4<0>;
L_0x1245bd0 .functor NOT 1, v0x12409c0_0, C4<0>, C4<0>, C4<0>;
L_0x1245d70 .functor AND 1, L_0x1245b40, L_0x1245bd0, C4<1>, C4<1>;
L_0x1245e80 .functor NOT 1, v0x1240a60_0, C4<0>, C4<0>, C4<0>;
L_0x1246030 .functor AND 1, L_0x1245d70, L_0x1245e80, C4<1>, C4<1>;
L_0x1246140 .functor AND 1, L_0x1246030, v0x1240ba0_0, C4<1>, C4<1>;
L_0x1246350 .functor AND 1, v0x1240920_0, v0x12409c0_0, C4<1>, C4<1>;
L_0x12464d0 .functor AND 1, L_0x1246350, v0x1240a60_0, C4<1>, C4<1>;
L_0x12465e0 .functor NOT 1, v0x1240ba0_0, C4<0>, C4<0>, C4<0>;
L_0x1246650 .functor AND 1, L_0x12464d0, L_0x12465e0, C4<1>, C4<1>;
L_0x12467c0 .functor OR 1, L_0x1246140, L_0x1246650, C4<0>, C4<0>;
L_0x1246880 .functor AND 1, v0x1240920_0, v0x12409c0_0, C4<1>, C4<1>;
L_0x1246960 .functor AND 1, L_0x1246880, v0x1240a60_0, C4<1>, C4<1>;
L_0x1246a20 .functor AND 1, L_0x1246960, v0x1240ba0_0, C4<1>, C4<1>;
L_0x12468f0 .functor OR 1, L_0x12467c0, L_0x1246a20, C4<0>, C4<0>;
L_0x1246c50 .functor NOT 1, v0x1240920_0, C4<0>, C4<0>, C4<0>;
L_0x1246d50 .functor NOT 1, v0x12409c0_0, C4<0>, C4<0>, C4<0>;
L_0x1246dc0 .functor OR 1, L_0x1246c50, L_0x1246d50, C4<0>, C4<0>;
L_0x1246f70 .functor NOT 1, v0x1240a60_0, C4<0>, C4<0>, C4<0>;
L_0x1246fe0 .functor OR 1, L_0x1246dc0, L_0x1246f70, C4<0>, C4<0>;
L_0x12471a0 .functor OR 1, L_0x1246fe0, v0x1240ba0_0, C4<0>, C4<0>;
L_0x1247260 .functor NOT 1, v0x1240920_0, C4<0>, C4<0>, C4<0>;
L_0x1247390 .functor NOT 1, v0x12409c0_0, C4<0>, C4<0>, C4<0>;
L_0x1247400 .functor OR 1, L_0x1247260, L_0x1247390, C4<0>, C4<0>;
L_0x12475e0 .functor OR 1, L_0x1247400, v0x1240a60_0, C4<0>, C4<0>;
L_0x12476a0 .functor NOT 1, v0x1240ba0_0, C4<0>, C4<0>, C4<0>;
L_0x12477f0 .functor OR 1, L_0x12475e0, L_0x12476a0, C4<0>, C4<0>;
L_0x1247900 .functor NOT 1, v0x1240920_0, C4<0>, C4<0>, C4<0>;
L_0x1247a60 .functor OR 1, L_0x1247900, v0x12409c0_0, C4<0>, C4<0>;
L_0x1247b20 .functor NOT 1, v0x1240a60_0, C4<0>, C4<0>, C4<0>;
L_0x1247c90 .functor OR 1, L_0x1247a60, L_0x1247b20, C4<0>, C4<0>;
L_0x1247da0 .functor NOT 1, v0x1240ba0_0, C4<0>, C4<0>, C4<0>;
L_0x1247f20 .functor OR 1, L_0x1247c90, L_0x1247da0, C4<0>, C4<0>;
L_0x1248030 .functor AND 1, L_0x12471a0, L_0x12477f0, C4<1>, C4<1>;
L_0x1248260 .functor AND 1, L_0x1248030, L_0x1247f20, C4<1>, C4<1>;
v0x12412b0_0 .net *"_ivl_0", 0 0, L_0x1245b40;  1 drivers
v0x1241390_0 .net *"_ivl_10", 0 0, L_0x1246140;  1 drivers
v0x1241470_0 .net *"_ivl_12", 0 0, L_0x1246350;  1 drivers
v0x1241560_0 .net *"_ivl_14", 0 0, L_0x12464d0;  1 drivers
v0x1241640_0 .net *"_ivl_16", 0 0, L_0x12465e0;  1 drivers
v0x1241770_0 .net *"_ivl_18", 0 0, L_0x1246650;  1 drivers
v0x1241850_0 .net *"_ivl_2", 0 0, L_0x1245bd0;  1 drivers
v0x1241930_0 .net *"_ivl_20", 0 0, L_0x12467c0;  1 drivers
v0x1241a10_0 .net *"_ivl_22", 0 0, L_0x1246880;  1 drivers
v0x1241b80_0 .net *"_ivl_24", 0 0, L_0x1246960;  1 drivers
v0x1241c60_0 .net *"_ivl_26", 0 0, L_0x1246a20;  1 drivers
v0x1241d40_0 .net *"_ivl_30", 0 0, L_0x1246c50;  1 drivers
v0x1241e20_0 .net *"_ivl_32", 0 0, L_0x1246d50;  1 drivers
v0x1241f00_0 .net *"_ivl_34", 0 0, L_0x1246dc0;  1 drivers
v0x1241fe0_0 .net *"_ivl_36", 0 0, L_0x1246f70;  1 drivers
v0x12420c0_0 .net *"_ivl_38", 0 0, L_0x1246fe0;  1 drivers
v0x12421a0_0 .net *"_ivl_4", 0 0, L_0x1245d70;  1 drivers
v0x1242390_0 .net *"_ivl_42", 0 0, L_0x1247260;  1 drivers
v0x1242470_0 .net *"_ivl_44", 0 0, L_0x1247390;  1 drivers
v0x1242550_0 .net *"_ivl_46", 0 0, L_0x1247400;  1 drivers
v0x1242630_0 .net *"_ivl_48", 0 0, L_0x12475e0;  1 drivers
v0x1242710_0 .net *"_ivl_50", 0 0, L_0x12476a0;  1 drivers
v0x12427f0_0 .net *"_ivl_54", 0 0, L_0x1247900;  1 drivers
v0x12428d0_0 .net *"_ivl_56", 0 0, L_0x1247a60;  1 drivers
v0x12429b0_0 .net *"_ivl_58", 0 0, L_0x1247b20;  1 drivers
v0x1242a90_0 .net *"_ivl_6", 0 0, L_0x1245e80;  1 drivers
v0x1242b70_0 .net *"_ivl_60", 0 0, L_0x1247c90;  1 drivers
v0x1242c50_0 .net *"_ivl_62", 0 0, L_0x1247da0;  1 drivers
v0x1242d30_0 .net *"_ivl_66", 0 0, L_0x1248030;  1 drivers
v0x1242e10_0 .net *"_ivl_8", 0 0, L_0x1246030;  1 drivers
v0x1242ef0_0 .net "a", 0 0, v0x1240920_0;  alias, 1 drivers
v0x1242f90_0 .net "b", 0 0, v0x12409c0_0;  alias, 1 drivers
v0x1243080_0 .net "c", 0 0, v0x1240a60_0;  alias, 1 drivers
v0x1243380_0 .net "d", 0 0, v0x1240ba0_0;  alias, 1 drivers
v0x1243470_0 .net "out_pos", 0 0, L_0x1248260;  alias, 1 drivers
v0x1243530_0 .net "out_sop", 0 0, L_0x12468f0;  alias, 1 drivers
v0x12435f0_0 .net "term1", 0 0, L_0x12471a0;  1 drivers
v0x12436b0_0 .net "term2", 0 0, L_0x12477f0;  1 drivers
v0x1243770_0 .net "term3", 0 0, L_0x1247f20;  1 drivers
S_0x12438f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x11e4320;
 .timescale -12 -12;
E_0x11e09f0 .event anyedge, v0x12446e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12446e0_0;
    %nor/r;
    %assign/vec4 v0x12446e0_0, 0;
    %wait E_0x11e09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x123fdf0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1240c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1240d30_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x123fdf0;
T_4 ;
    %wait E_0x11f7b60;
    %load/vec4 v0x1240dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1240c90_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x123fdf0;
T_5 ;
    %wait E_0x11f7a00;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %wait E_0x11f7a00;
    %load/vec4 v0x1240c90_0;
    %store/vec4 v0x1240d30_0, 0, 1;
    %fork t_1, S_0x1240120;
    %jmp t_0;
    .scope S_0x1240120;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1240360_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1240360_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x11f7a00;
    %load/vec4 v0x1240360_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1240360_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1240360_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x123fdf0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x11f7b60;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1240ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1240a60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x12409c0_0, 0;
    %assign/vec4 v0x1240920_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1240c90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1240d30_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x11e4320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1244280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12446e0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x11e4320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1244280_0;
    %inv;
    %store/vec4 v0x1244280_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x11e4320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1240b00_0, v0x1244850_0, v0x12440a0_0, v0x1244140_0, v0x12441e0_0, v0x1244320_0, v0x12445a0_0, v0x1244500_0, v0x1244460_0, v0x12443c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x11e4320;
T_9 ;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1244640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x11e4320;
T_10 ;
    %wait E_0x11f7b60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1244640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1244640_0, 4, 32;
    %load/vec4 v0x1244780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1244640_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1244640_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1244640_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x12445a0_0;
    %load/vec4 v0x12445a0_0;
    %load/vec4 v0x1244500_0;
    %xor;
    %load/vec4 v0x12445a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1244640_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1244640_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1244460_0;
    %load/vec4 v0x1244460_0;
    %load/vec4 v0x12443c0_0;
    %xor;
    %load/vec4 v0x1244460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1244640_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1244640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1244640_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/ece241_2013_q2/iter0/response23/top_module.sv";
