// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "10/16/2024 20:05:27"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module BRAM (
	clk,
	data,
	rdreq,
	wrreq,
	reset,
	data_ready,
	q,
	HEX0,
	HEX1,
	HEX2);
input 	clk;
input 	[3:0] data;
input 	rdreq;
input 	wrreq;
input 	reset;
output 	data_ready;
output 	[3:0] q;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;

// Design Ports Information
// data_ready	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// q[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AH30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AG30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AD29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AD30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AC29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rdreq	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrreq	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \wrreq~input_o ;
wire \reset~input_o ;
wire \Write_flipflop|flip~0_combout ;
wire \Write_flipflop|flip~q ;
wire \Write_flipflop|always0~0_combout ;
wire \Write_flipflop|write~q ;
wire \rdreq~input_o ;
wire \Read_flipflop|flip~0_combout ;
wire \Read_flipflop|flip~q ;
wire \Read_flipflop|always0~0_combout ;
wire \Read_flipflop|read~q ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ;
wire \WideOr0~1_combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ;
wire \WideNand0~0_combout ;
wire \WideNand0~1_combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ;
wire \WideOr0~0_combout ;
wire \data_ready~0_combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ;
wire \data[0]~input_o ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ;
wire \data[1]~input_o ;
wire \data[2]~input_o ;
wire \data[3]~input_o ;
wire \Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[18]~23_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ;
wire \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~6 ;
wire \Mod0|auto_generated|divider|divider|op_5~10 ;
wire \Mod0|auto_generated|divider|divider|op_5~14 ;
wire \Mod0|auto_generated|divider|divider|op_5~18 ;
wire \Mod0|auto_generated|divider|divider|op_5~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[16]~18_combout ;
wire \Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[15]~12_combout ;
wire \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ;
wire \Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_6~6 ;
wire \Mod0|auto_generated|divider|divider|op_6~18 ;
wire \Mod0|auto_generated|divider|divider|op_6~22 ;
wire \Mod0|auto_generated|divider|divider|op_6~26 ;
wire \Mod0|auto_generated|divider|divider|op_6~10_cout ;
wire \Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[21]~13_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[20]~8_combout ;
wire \Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~6 ;
wire \Mod0|auto_generated|divider|divider|op_7~10 ;
wire \Mod0|auto_generated|divider|divider|op_7~22 ;
wire \Mod0|auto_generated|divider|divider|op_7~26 ;
wire \Mod0|auto_generated|divider|divider|op_7~14_cout ;
wire \Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~11_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[27]~14_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[26]~9_combout ;
wire \Mod0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~6 ;
wire \Mod0|auto_generated|divider|divider|op_8~10 ;
wire \Mod0|auto_generated|divider|divider|op_8~14 ;
wire \Mod0|auto_generated|divider|divider|op_8~26 ;
wire \Mod0|auto_generated|divider|divider|op_8~18_cout ;
wire \Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~25_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[32]~10_combout ;
wire \Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ;
wire \Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \Mod0|auto_generated|divider|divider|op_9~26_cout ;
wire \Mod0|auto_generated|divider|divider|op_9~6 ;
wire \Mod0|auto_generated|divider|divider|op_9~10 ;
wire \Mod0|auto_generated|divider|divider|op_9~14 ;
wire \Mod0|auto_generated|divider|divider|op_9~18 ;
wire \Mod0|auto_generated|divider|divider|op_9~22_cout ;
wire \Mod0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod0|auto_generated|divider|divider|op_9~17_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[43]~6_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~5_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[40]~0_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~9_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[41]~1_combout ;
wire \Mod0|auto_generated|divider|divider|op_9~13_sumout ;
wire \Mod0|auto_generated|divider|divider|StageOut[42]~3_combout ;
wire \Seg_0|WideOr6~0_combout ;
wire \Seg_0|WideOr5~0_combout ;
wire \Seg_0|WideOr4~0_combout ;
wire \Seg_0|WideOr3~0_combout ;
wire \Seg_0|WideOr2~0_combout ;
wire \Seg_0|WideOr1~0_combout ;
wire \Seg_0|WideOr0~0_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~17_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[18]~18_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~15_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~16_combout ;
wire \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \Div0|auto_generated|divider|divider|op_5~6 ;
wire \Div0|auto_generated|divider|divider|op_5~10 ;
wire \Div0|auto_generated|divider|divider|op_5~14 ;
wire \Div0|auto_generated|divider|divider|op_5~18 ;
wire \Div0|auto_generated|divider|divider|op_5~22_cout ;
wire \Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~6 ;
wire \Mod1|auto_generated|divider|divider|op_5~7 ;
wire \Mod1|auto_generated|divider|divider|op_5~10 ;
wire \Mod1|auto_generated|divider|divider|op_5~11 ;
wire \Mod1|auto_generated|divider|divider|op_5~13_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~14 ;
wire \Mod1|auto_generated|divider|divider|op_5~15 ;
wire \Mod1|auto_generated|divider|divider|op_5~18 ;
wire \Mod1|auto_generated|divider|divider|op_5~19 ;
wire \Mod1|auto_generated|divider|divider|op_5~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_5~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~14_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~15_combout ;
wire \Mod1|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~11_combout ;
wire \Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[17]~12_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[16]~9_combout ;
wire \Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[15]~5_combout ;
wire \Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \Div0|auto_generated|divider|divider|op_6~22 ;
wire \Div0|auto_generated|divider|divider|op_6~10 ;
wire \Div0|auto_generated|divider|divider|op_6~14 ;
wire \Div0|auto_generated|divider|divider|op_6~18 ;
wire \Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~6 ;
wire \Mod1|auto_generated|divider|divider|op_6~18 ;
wire \Mod1|auto_generated|divider|divider|op_6~22 ;
wire \Mod1|auto_generated|divider|divider|op_6~26 ;
wire \Mod1|auto_generated|divider|divider|op_6~10_cout ;
wire \Mod1|auto_generated|divider|divider|op_6~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ;
wire \Mod1|auto_generated|divider|divider|op_6~17_sumout ;
wire \Mod1|auto_generated|divider|divider|op_6~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~8_combout ;
wire \Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[22]~10_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[21]~6_combout ;
wire \Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[20]~1_combout ;
wire \Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \Div0|auto_generated|divider|divider|op_7~22 ;
wire \Div0|auto_generated|divider|divider|op_7~18 ;
wire \Div0|auto_generated|divider|divider|op_7~10 ;
wire \Div0|auto_generated|divider|divider|op_7~14 ;
wire \Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~6 ;
wire \Mod1|auto_generated|divider|divider|op_7~10 ;
wire \Mod1|auto_generated|divider|divider|op_7~22 ;
wire \Mod1|auto_generated|divider|divider|op_7~26 ;
wire \Mod1|auto_generated|divider|divider|op_7~14_cout ;
wire \Mod1|auto_generated|divider|divider|op_7~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~21_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_7~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~4_combout ;
wire \Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[26]~2_combout ;
wire \Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[25]~13_combout ;
wire \Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \Div0|auto_generated|divider|divider|op_8~22 ;
wire \Div0|auto_generated|divider|divider|op_8~18 ;
wire \Div0|auto_generated|divider|divider|op_8~14 ;
wire \Div0|auto_generated|divider|divider|op_8~10 ;
wire \Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~6 ;
wire \Mod1|auto_generated|divider|divider|op_8~10 ;
wire \Mod1|auto_generated|divider|divider|op_8~14 ;
wire \Mod1|auto_generated|divider|divider|op_8~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ;
wire \Mod1|auto_generated|divider|divider|op_7~25_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[27]~13_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~26 ;
wire \Mod1|auto_generated|divider|divider|op_8~18_cout ;
wire \Mod1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ;
wire \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[30]~2_combout ;
wire \Mod1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Mod1|auto_generated|divider|divider|op_8~5_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~0_combout ;
wire \Div0|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[32]~3_combout ;
wire \Div0|auto_generated|divider|divider|StageOut[31]~14_combout ;
wire \Div0|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div0|auto_generated|divider|divider|StageOut[30]~19_combout ;
wire \Div0|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div0|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div0|auto_generated|divider|divider|op_9~26_cout ;
wire \Div0|auto_generated|divider|divider|op_9~22_cout ;
wire \Div0|auto_generated|divider|divider|op_9~18_cout ;
wire \Div0|auto_generated|divider|divider|op_9~14_cout ;
wire \Div0|auto_generated|divider|divider|op_9~10_cout ;
wire \Div0|auto_generated|divider|divider|op_9~6_cout ;
wire \Div0|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~26_cout ;
wire \Mod1|auto_generated|divider|divider|op_9~6 ;
wire \Mod1|auto_generated|divider|divider|op_9~10 ;
wire \Mod1|auto_generated|divider|divider|op_9~14 ;
wire \Mod1|auto_generated|divider|divider|op_9~18 ;
wire \Mod1|auto_generated|divider|divider|op_9~22_cout ;
wire \Mod1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Mod1|auto_generated|divider|divider|op_9~13_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[42]~3_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~5_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[40]~0_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~17_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[43]~6_combout ;
wire \Mod1|auto_generated|divider|divider|op_9~9_sumout ;
wire \Mod1|auto_generated|divider|divider|StageOut[41]~1_combout ;
wire \Seg_1|WideOr6~0_combout ;
wire \Seg_1|WideOr5~0_combout ;
wire \Seg_1|WideOr4~0_combout ;
wire \Seg_1|WideOr3~0_combout ;
wire \Seg_1|WideOr2~0_combout ;
wire \Seg_1|WideOr1~0_combout ;
wire \Seg_1|WideOr0~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~1_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[53]~0_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~4_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~5_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~9_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~10_combout ;
wire \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~38_cout ;
wire \Div1|auto_generated|divider|divider|op_8~34 ;
wire \Div1|auto_generated|divider|divider|op_8~30 ;
wire \Div1|auto_generated|divider|divider|op_8~26 ;
wire \Div1|auto_generated|divider|divider|op_8~22 ;
wire \Div1|auto_generated|divider|divider|op_8~18 ;
wire \Div1|auto_generated|divider|divider|op_8~14 ;
wire \Div1|auto_generated|divider|divider|op_8~10 ;
wire \Div1|auto_generated|divider|divider|op_8~6_cout ;
wire \Div1|auto_generated|divider|divider|op_8~1_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~9_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~13_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~2_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[52]~3_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[51]~6_combout ;
wire \Div1|auto_generated|divider|divider|op_8~17_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~7_combout ;
wire \Div1|auto_generated|divider|divider|op_8~21_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[50]~8_combout ;
wire \Div1|auto_generated|divider|divider|StageOut[49]~11_combout ;
wire \Div1|auto_generated|divider|divider|op_8~25_sumout ;
wire \Div1|auto_generated|divider|divider|StageOut[48]~12_combout ;
wire \Div1|auto_generated|divider|divider|op_8~29_sumout ;
wire \Div1|auto_generated|divider|divider|op_8~33_sumout ;
wire \Div1|auto_generated|divider|divider|op_9~38_cout ;
wire \Div1|auto_generated|divider|divider|op_9~34_cout ;
wire \Div1|auto_generated|divider|divider|op_9~30_cout ;
wire \Div1|auto_generated|divider|divider|op_9~26_cout ;
wire \Div1|auto_generated|divider|divider|op_9~22_cout ;
wire \Div1|auto_generated|divider|divider|op_9~18_cout ;
wire \Div1|auto_generated|divider|divider|op_9~14_cout ;
wire \Div1|auto_generated|divider|divider|op_9~10_cout ;
wire \Div1|auto_generated|divider|divider|op_9~6_cout ;
wire \Div1|auto_generated|divider|divider|op_9~1_sumout ;
wire \Bin_2[0]~1_combout ;
wire \Bin_2[2]~2_combout ;
wire \Bin_2[1]~0_combout ;
wire \Seg_2|WideOr6~0_combout ;
wire \Seg_2|WideOr5~0_combout ;
wire \Seg_2|WideOr4~0_combout ;
wire \Seg_2|WideOr3~0_combout ;
wire \Seg_2|WideOr2~0_combout ;
wire \Seg_2|WideOr1~0_combout ;
wire \Seg_2|WideOr0~0_combout ;
wire [3:0] Bin_1;
wire [3:0] \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b ;
wire [8:0] \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit ;
wire [3:0] Bin_0;
wire [3:0] Bin_2;
wire [8:0] \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit ;
wire [8:0] \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit ;

wire [19:0] \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ;

assign \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0] = \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [0];
assign \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1] = \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [1];
assign \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2] = \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [2];
assign \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3] = \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus [3];

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \data_ready~output (
	.i(\data_ready~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_ready),
	.obar());
// synopsys translate_off
defparam \data_ready~output .bus_hold = "false";
defparam \data_ready~output .open_drain_output = "false";
defparam \data_ready~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \q[0]~output (
	.i(\FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[0]),
	.obar());
// synopsys translate_off
defparam \q[0]~output .bus_hold = "false";
defparam \q[0]~output .open_drain_output = "false";
defparam \q[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \q[1]~output (
	.i(\FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[1]),
	.obar());
// synopsys translate_off
defparam \q[1]~output .bus_hold = "false";
defparam \q[1]~output .open_drain_output = "false";
defparam \q[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \q[2]~output (
	.i(\FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[2]),
	.obar());
// synopsys translate_off
defparam \q[2]~output .bus_hold = "false";
defparam \q[2]~output .open_drain_output = "false";
defparam \q[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \q[3]~output (
	.i(\FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|q_b [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(q[3]),
	.obar());
// synopsys translate_off
defparam \q[3]~output .bus_hold = "false";
defparam \q[3]~output .open_drain_output = "false";
defparam \q[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \HEX0[0]~output (
	.i(\Seg_0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \HEX0[1]~output (
	.i(\Seg_0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX0[2]~output (
	.i(\Seg_0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \HEX0[3]~output (
	.i(\Seg_0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \HEX0[4]~output (
	.i(\Seg_0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \HEX0[5]~output (
	.i(\Seg_0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\Seg_0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \HEX1[0]~output (
	.i(\Seg_1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \HEX1[1]~output (
	.i(\Seg_1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N39
cyclonev_io_obuf \HEX1[2]~output (
	.i(\Seg_1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y16_N56
cyclonev_io_obuf \HEX1[3]~output (
	.i(\Seg_1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \HEX1[4]~output (
	.i(\Seg_1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \HEX1[5]~output (
	.i(\Seg_1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\Seg_1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \HEX2[0]~output (
	.i(\Seg_2|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \HEX2[1]~output (
	.i(\Seg_2|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \HEX2[2]~output (
	.i(\Seg_2|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N79
cyclonev_io_obuf \HEX2[3]~output (
	.i(\Seg_2|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N39
cyclonev_io_obuf \HEX2[4]~output (
	.i(\Seg_2|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y20_N96
cyclonev_io_obuf \HEX2[5]~output (
	.i(\Seg_2|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\Seg_2|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \wrreq~input (
	.i(wrreq),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\wrreq~input_o ));
// synopsys translate_off
defparam \wrreq~input .bus_hold = "false";
defparam \wrreq~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N30
cyclonev_lcell_comb \Write_flipflop|flip~0 (
// Equation(s):
// \Write_flipflop|flip~0_combout  = ( \reset~input_o  & ( \wrreq~input_o  ) )

	.dataa(gnd),
	.datab(!\wrreq~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Write_flipflop|flip~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Write_flipflop|flip~0 .extended_lut = "off";
defparam \Write_flipflop|flip~0 .lut_mask = 64'h0000000033333333;
defparam \Write_flipflop|flip~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N31
dffeas \Write_flipflop|flip (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Write_flipflop|flip~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_flipflop|flip~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_flipflop|flip .is_wysiwyg = "true";
defparam \Write_flipflop|flip .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N18
cyclonev_lcell_comb \Write_flipflop|always0~0 (
// Equation(s):
// \Write_flipflop|always0~0_combout  = ( \Write_flipflop|flip~q  & ( !\wrreq~input_o  ) )

	.dataa(gnd),
	.datab(!\wrreq~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Write_flipflop|flip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Write_flipflop|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Write_flipflop|always0~0 .extended_lut = "off";
defparam \Write_flipflop|always0~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Write_flipflop|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N20
dffeas \Write_flipflop|write (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Write_flipflop|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Write_flipflop|write~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Write_flipflop|write .is_wysiwyg = "true";
defparam \Write_flipflop|write .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \rdreq~input (
	.i(rdreq),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rdreq~input_o ));
// synopsys translate_off
defparam \rdreq~input .bus_hold = "false";
defparam \rdreq~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N15
cyclonev_lcell_comb \Read_flipflop|flip~0 (
// Equation(s):
// \Read_flipflop|flip~0_combout  = ( \rdreq~input_o  & ( \reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rdreq~input_o ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Read_flipflop|flip~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Read_flipflop|flip~0 .extended_lut = "off";
defparam \Read_flipflop|flip~0 .lut_mask = 64'h000000000000FFFF;
defparam \Read_flipflop|flip~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N16
dffeas \Read_flipflop|flip (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Read_flipflop|flip~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_flipflop|flip~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_flipflop|flip .is_wysiwyg = "true";
defparam \Read_flipflop|flip .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y4_N39
cyclonev_lcell_comb \Read_flipflop|always0~0 (
// Equation(s):
// \Read_flipflop|always0~0_combout  = ( !\rdreq~input_o  & ( \Read_flipflop|flip~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\rdreq~input_o ),
	.dataf(!\Read_flipflop|flip~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Read_flipflop|always0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Read_flipflop|always0~0 .extended_lut = "off";
defparam \Read_flipflop|always0~0 .lut_mask = 64'h00000000FFFF0000;
defparam \Read_flipflop|always0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N41
dffeas \Read_flipflop|read (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Read_flipflop|always0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Read_flipflop|read~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Read_flipflop|read .is_wysiwyg = "true";
defparam \Read_flipflop|read .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N0
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N19
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N6
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .lut_mask = 64'h00003333000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N9
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .lut_mask = 64'h00003333000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N11
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N39
cyclonev_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = ( \WideOr0~0_combout  & ( (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & 
// !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) )

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~1 .extended_lut = "off";
defparam \WideOr0~1 .lut_mask = 64'h0000000080808080;
defparam \WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N24
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \WideOr0~1_combout  & ( (!\Read_flipflop|read~q ) # 
// ((!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # ((\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\Write_flipflop|write~q ))) ) ) ) # ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( \WideOr0~1_combout  & ( (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\Write_flipflop|write~q ) ) ) ) # ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\WideOr0~1_combout  ) ) # ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\WideOr0~1_combout  & ( 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ) # (\Write_flipflop|write~q ) ) ) )

	.dataa(!\Read_flipflop|read~q ),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datac(!\Write_flipflop|write~q ),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.datae(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.dataf(!\WideOr0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .lut_mask = 64'h0FFFFFFF0FFFEFFF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N25
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N39
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout  = ( \Read_flipflop|read~q  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\Write_flipflop|write~q ) # 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ) ) ) ) # ( !\Read_flipflop|read~q  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & \Write_flipflop|write~q ) ) ) ) # ( \Read_flipflop|read~q  & ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & \Write_flipflop|write~q ) ) ) ) # ( !\Read_flipflop|read~q  & ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( 
// (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  & \Write_flipflop|write~q ) ) ) )

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Write_flipflop|write~q ),
	.datae(!\Read_flipflop|read~q ),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .lut_mask = 64'h00AA00AA00AAFF55;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N2
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N3
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .lut_mask = 64'h00000F0F000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N4
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y9_N7
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y9_N25
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N12
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .lut_mask = 64'h00003333000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N15
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .lut_mask = 64'h00003333000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N17
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N18
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .lut_mask = 64'h00003333000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N20
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N21
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .lut_mask = 64'h00003333000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N22
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N24
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .lut_mask = 64'h00003333000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N26
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N51
cyclonev_lcell_comb \WideNand0~0 (
// Equation(s):
// \WideNand0~0_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) ) )

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNand0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNand0~0 .extended_lut = "off";
defparam \WideNand0~0 .lut_mask = 64'h0000000000010001;
defparam \WideNand0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N36
cyclonev_lcell_comb \WideNand0~1 (
// Equation(s):
// \WideNand0~1_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] & ( (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & (\WideNand0~0_combout  & \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]))) ) )

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\WideNand0~0_combout ),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideNand0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideNand0~1 .extended_lut = "off";
defparam \WideNand0~1 .lut_mask = 64'h0000000000010001;
defparam \WideNand0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N18
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\Read_flipflop|read~q  ) ) ) # 
// ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( (!\Read_flipflop|read~q  & (\WideNand0~1_combout  & \Write_flipflop|write~q )) ) ) ) # ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q  & ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  & ( !\Read_flipflop|read~q  ) ) )

	.dataa(!\Read_flipflop|read~q ),
	.datab(!\WideNand0~1_combout ),
	.datac(!\Write_flipflop|write~q ),
	.datad(gnd),
	.datae(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~q ),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .lut_mask = 64'h0000AAAA0202AAAA;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y8_N20
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N54
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout  = ( \Write_flipflop|write~q  & ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Write_flipflop|write~q ),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_full~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq .lut_mask = 64'h0000FFFF00000000;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N14
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N48
cyclonev_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] & 
// (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q  & (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & 
// !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]))) ) )

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \WideOr0~0 .extended_lut = "off";
defparam \WideOr0~0 .lut_mask = 64'h8000800000000000;
defparam \WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N54
cyclonev_lcell_comb \data_ready~0 (
// Equation(s):
// \data_ready~0_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \WideNand0~0_combout  & ( (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]) # 
// ((!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]) # (!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0])) ) ) ) # ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( \WideNand0~0_combout  & ( (!\WideOr0~0_combout ) # (((\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) # (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) ) ) # ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\WideNand0~0_combout  ) ) # ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] & ( !\WideNand0~0_combout  & ( 
// (!\WideOr0~0_combout ) # (((\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]) # (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) # 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) ) )

	.dataa(!\WideOr0~0_combout ),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.dataf(!\WideNand0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_ready~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_ready~0 .extended_lut = "off";
defparam \data_ready~0 .lut_mask = 64'hBFFFFFFFBFFFFFFC;
defparam \data_ready~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y8_N51
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout  = ( \Read_flipflop|read~q  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Read_flipflop|read~q ),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|b_non_empty~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq .lut_mask = 64'h000000000000FFFF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X12_Y0_N18
cyclonev_io_ibuf \data[0]~input (
	.i(data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[0]~input_o ));
// synopsys translate_off
defparam \data[0]~input .bus_hold = "false";
defparam \data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N1
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N3
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N5
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N6
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N7
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N9
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N11
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N12
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N14
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N15
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N16
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N18
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N20
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N21
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N22
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N24
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8] ) + ( GND ) + ( \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N26
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .lut_mask = 64'h00000000000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N31
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N33
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita0~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N35
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita1~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N37
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N39
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita2~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N41
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N42
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita3~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N43
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N45
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita4~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N46
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N48
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita5~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N49
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N51
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita6~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.cout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N52
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N54
cyclonev_lcell_comb \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 (
// Equation(s):
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8] ) + ( GND ) + ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita7~COUT ),
	.sharein(gnd),
	.combout(),
	.sumout(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .extended_lut = "off";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .lut_mask = 64'h0000FFFF000000FF;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N55
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_comb_bita8~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8]),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X16_Y0_N1
cyclonev_io_ibuf \data[1]~input (
	.i(data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[1]~input_o ));
// synopsys translate_off
defparam \data[1]~input .bus_hold = "false";
defparam \data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \data[2]~input (
	.i(data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[2]~input_o ));
// synopsys translate_off
defparam \data[2]~input .bus_hold = "false";
defparam \data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N52
cyclonev_io_ibuf \data[3]~input (
	.i(data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\data[3]~input_o ));
// synopsys translate_off
defparam \data[3]~input .bus_hold = "false";
defparam \data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: M10K_X58_Y3_N0
cyclonev_ram_block \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 (
	.portawe(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputCLKENA0_outclk ),
	.clk1(\clk~inputCLKENA0_outclk ),
	.ena0(\FIFO|scfifo_component|auto_generated|dpfifo|valid_wreq~combout ),
	.ena1(\FIFO|scfifo_component|auto_generated|dpfifo|valid_rreq~combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\data[3]~input_o ,\data[2]~input_o ,\data[1]~input_o ,\data[0]~input_o }),
	.portaaddr({\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [8],\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [7],\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [6],
\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [5],\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [4],\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [3],
\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [2],\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [1],\FIFO|scfifo_component|auto_generated|dpfifo|wr_ptr|counter_reg_bit [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr({\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [8],\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [7],\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [6],
\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [5],\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [4],\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [3],
\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [2],\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [1],\FIFO|scfifo_component|auto_generated|dpfifo|rd_ptr_count|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .logical_ram_name = "FIFO_block:FIFO|scfifo:scfifo_component|scfifo_7l91:auto_generated|a_dpfifo_er91:dpfifo|altsyncram_sqs1:FIFOram|ALTSYNCRAM";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .operation_mode = "dual_port";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_clear = "none";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_address_width = 9;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clear = "none";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_out_clock = "none";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_data_width = 20;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_address = 0;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_first_bit_number = 0;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_last_address = 511;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_depth = 512;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_logical_ram_width = 4;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clear = "none";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_clock = "clock1";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_address_width = 9;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clear = "none";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_out_clock = "none";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_data_width = 20;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_address = 0;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_first_bit_number = 0;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_last_address = 511;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_depth = 512;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_logical_ram_width = 4;
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|FIFOram|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~14_cout  ))
// \Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N23
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita7~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !VCC ) + ( !VCC ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( 
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( 
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + 
// ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + 
// ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~20 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~20_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~22_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N57
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[18]~23 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[18]~23_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[18]~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~16 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~16_combout  = ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~16 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~16 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~17_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))
// \Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))
// \Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000000000000FFF;
defparam \Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))
// \Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q ),
	.datad(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( (\Mod0|auto_generated|divider|divider|StageOut[18]~23_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[18]~22_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[18]~23_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h00000000000055FF;
defparam \Mod0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[17]~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[17]~21_combout  = ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[16]~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[16]~18_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[16]~16_combout  ) # ( !\Mod0|auto_generated|divider|divider|StageOut[16]~16_combout  & ( 
// \Mod0|auto_generated|divider|divider|StageOut[16]~17_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[16]~17_combout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[16]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[15]~12 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[15]~12_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) ) # ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  ) ) ) # ( 
// !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] & ( !\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datad(gnd),
	.datae(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.dataf(!\Mod0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[15]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~12 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~12 .lut_mask = 64'h0F0F0F0F0000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[15]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y9_N13
dffeas \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_comb_bita4~sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|_~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE .is_wysiwyg = "true";
defparam \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~6  ))
// \Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[15]~12_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~18  ))
// \Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\Mod0|auto_generated|divider|divider|op_5~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|StageOut[15]~12_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000004747;
defparam \Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~22  ))
// \Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~10_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_5~17_sumout )))) # (\Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ))) ) + ( \Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[17]~20_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[17]~21_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000E2C00000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[25]~4 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[25]~4_combout  = ( \Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~4 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~4 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~15_combout  = ( \Mod0|auto_generated|divider|divider|op_5~13_sumout  & ( !\Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[22]~19 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[22]~19_combout  = ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[16]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[16]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[22]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y9_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[21]~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[21]~13_combout  = ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_5~9_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[15]~12_combout  ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_5~9_sumout  ) ) # ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( !\Mod0|auto_generated|divider|divider|op_5~9_sumout  & ( 
// \Mod0|auto_generated|divider|divider|StageOut[15]~12_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[15]~12_combout ),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~13 .lut_mask = 64'h00000F0FFFFF0F0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[21]~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y9_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[20]~8 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[20]~8_combout  = ( \Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_5~5_sumout  ) )

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~8 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~8 .lut_mask = 64'h0F0F0F0F33333333;
defparam \Mod0|auto_generated|divider|divider|StageOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N39
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~18_cout  ))
// \Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000000F0F;
defparam \Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) + ( \Mod0|auto_generated|divider|divider|op_7~6  ))
// \Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) + ( \Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FA5000000000;
defparam \Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~10  ))
// \Mod0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~17_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h00000000000005AF;
defparam \Mod0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~13_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~22  ))
// \Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[21]~13_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~14_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[22]~19_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h0000000000001B5F;
defparam \Mod0|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[31]~5_combout  = ( \Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout ) # (\Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (\Mod0|auto_generated|divider|divider|StageOut[25]~4_combout  & \Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 64'h000F000FFF0FFF0F;
defparam \Mod0|auto_generated|divider|divider|StageOut[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N0
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~11 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~11_combout  = ( !\Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_6~21_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~11 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~11 .lut_mask = 64'h00FF00FF00000000;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[27]~14 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[27]~14_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[21]~13_combout  & ( \Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[21]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[27]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~14 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~14 .lut_mask = 64'h0000000055555555;
defparam \Mod0|auto_generated|divider|divider|StageOut[27]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[26]~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[26]~9_combout  = ( \Mod0|auto_generated|divider|divider|StageOut[20]~8_combout  & ( (\Mod0|auto_generated|divider|divider|op_6~17_sumout ) # (\Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( 
// !\Mod0|auto_generated|divider|divider|StageOut[20]~8_combout  & ( (!\Mod0|auto_generated|divider|divider|op_6~1_sumout  & \Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~9 .lut_mask = 64'h00AA00AA55FF55FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N6
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N9
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~22_cout  ))
// \Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h00000000000000FF;
defparam \Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N12
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))
// \Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) + ( \Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FC0C00000000;
defparam \Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N15
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[25]~4_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))
// \Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[25]~4_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000005AF;
defparam \Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))
// \Mod0|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000005AF;
defparam \Mod0|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( VCC ) + ( (!\Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # (\Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[27]~14_combout )) # (\Mod0|auto_generated|divider|divider|StageOut[27]~11_combout ))) ) + ( \Mod0|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[27]~14_combout ),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N42
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~7_combout  = ( \Mod0|auto_generated|divider|divider|op_7~21_sumout  & ( !\Mod0|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~7 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N54
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[32]~10 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[32]~10_combout  = ( \Mod0|auto_generated|divider|divider|op_7~1_sumout  & ( \Mod0|auto_generated|divider|divider|StageOut[26]~9_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Mod0|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~10 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~10 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[32]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y9_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[30]~2 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[30]~2_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (\Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// (\Mod0|auto_generated|divider|divider|op_7~5_sumout ) ) ) # ( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] & ( (\Mod0|auto_generated|divider|divider|op_7~5_sumout  & 
// !\Mod0|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~2 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~2 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \Mod0|auto_generated|divider|divider|StageOut[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N18
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N21
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~26_cout  ))
// \Mod0|auto_generated|divider|divider|op_9~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h0000000000005555;
defparam \Mod0|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N24
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~6  ))
// \Mod0|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~6  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N27
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~10  ))
// \Mod0|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout )) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h0000000000001D1D;
defparam \Mod0|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N30
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~14  ))
// \Mod0|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout )) ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Mod0|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod0|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N33
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~22_cout  = CARRY(( (!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|op_8~25_sumout )) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod0|auto_generated|divider|divider|StageOut[32]~10_combout ) # (\Mod0|auto_generated|divider|divider|StageOut[32]~7_combout )))) ) + ( VCC ) + ( \Mod0|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Mod0|auto_generated|divider|divider|op_8~25_sumout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(!\Mod0|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod0|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000000000004777;
defparam \Mod0|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N36
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod0|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod0|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N3
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[43]~6 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[43]~6_combout  = ( \Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_9~17_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[43]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~6 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~6 .lut_mask = 64'h001D001DFF1DFF1D;
defparam \Mod0|auto_generated|divider|divider|StageOut[43]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N4
dffeas \Bin_0[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[43]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_0[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_0[3] .is_wysiwyg = "true";
defparam \Bin_0[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N51
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[40]~0 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[40]~0_combout  = ( \Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) ) # ( 
// !\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ( \Mod0|auto_generated|divider|divider|op_9~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod0|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[40]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~0 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~0 .lut_mask = 64'h0F0F0F0F00FF00FF;
defparam \Mod0|auto_generated|divider|divider|StageOut[40]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N52
dffeas \Bin_0[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[40]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_0[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_0[0] .is_wysiwyg = "true";
defparam \Bin_0[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N48
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[41]~1 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[41]~1_combout  = ( \Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_9~9_sumout ))) # 
// (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) ) # ( !\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( 
// (!\Mod0|auto_generated|divider|divider|op_9~1_sumout  & (\Mod0|auto_generated|divider|divider|op_9~9_sumout )) # (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~5_sumout ))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datac(!\Mod0|auto_generated|divider|divider|op_9~9_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[41]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~1 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~1 .lut_mask = 64'h0A5F0A5F1B1B1B1B;
defparam \Mod0|auto_generated|divider|divider|StageOut[41]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N49
dffeas \Bin_0[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[41]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_0[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_0[1] .is_wysiwyg = "true";
defparam \Bin_0[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y9_N45
cyclonev_lcell_comb \Mod0|auto_generated|divider|divider|StageOut[42]~3 (
// Equation(s):
// \Mod0|auto_generated|divider|divider|StageOut[42]~3_combout  = ( \Mod0|auto_generated|divider|divider|op_9~13_sumout  & ( (!\Mod0|auto_generated|divider|divider|op_9~1_sumout ) # ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ))) ) ) # ( !\Mod0|auto_generated|divider|divider|op_9~13_sumout  & ( 
// (\Mod0|auto_generated|divider|divider|op_9~1_sumout  & ((!\Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod0|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout )))) ) )

	.dataa(!\Mod0|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datab(!\Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Mod0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod0|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod0|auto_generated|divider|divider|StageOut[42]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~3 .extended_lut = "off";
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~3 .lut_mask = 64'h00350035FF35FF35;
defparam \Mod0|auto_generated|divider|divider|StageOut[42]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y9_N46
dffeas \Bin_0[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod0|auto_generated|divider|divider|StageOut[42]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_0[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_0[2] .is_wysiwyg = "true";
defparam \Bin_0[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N51
cyclonev_lcell_comb \Seg_0|WideOr6~0 (
// Equation(s):
// \Seg_0|WideOr6~0_combout  = ( Bin_0[1] & ( Bin_0[2] & ( Bin_0[3] ) ) ) # ( !Bin_0[1] & ( Bin_0[2] & ( (!Bin_0[0]) # (Bin_0[3]) ) ) ) # ( Bin_0[1] & ( !Bin_0[2] & ( Bin_0[3] ) ) ) # ( !Bin_0[1] & ( !Bin_0[2] & ( (!Bin_0[3] & Bin_0[0]) ) ) )

	.dataa(!Bin_0[3]),
	.datab(!Bin_0[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!Bin_0[1]),
	.dataf(!Bin_0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_0|WideOr6~0 .extended_lut = "off";
defparam \Seg_0|WideOr6~0 .lut_mask = 64'h22225555DDDD5555;
defparam \Seg_0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N54
cyclonev_lcell_comb \Seg_0|WideOr5~0 (
// Equation(s):
// \Seg_0|WideOr5~0_combout  = ( Bin_0[0] & ( (!Bin_0[1] & ((Bin_0[2]))) # (Bin_0[1] & (Bin_0[3])) ) ) # ( !Bin_0[0] & ( (!Bin_0[3] & (Bin_0[2] & Bin_0[1])) # (Bin_0[3] & ((Bin_0[1]) # (Bin_0[2]))) ) )

	.dataa(!Bin_0[3]),
	.datab(gnd),
	.datac(!Bin_0[2]),
	.datad(!Bin_0[1]),
	.datae(gnd),
	.dataf(!Bin_0[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_0|WideOr5~0 .extended_lut = "off";
defparam \Seg_0|WideOr5~0 .lut_mask = 64'h055F055F0F550F55;
defparam \Seg_0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N3
cyclonev_lcell_comb \Seg_0|WideOr4~0 (
// Equation(s):
// \Seg_0|WideOr4~0_combout  = ( Bin_0[1] & ( Bin_0[2] & ( Bin_0[3] ) ) ) # ( !Bin_0[1] & ( Bin_0[2] & ( Bin_0[3] ) ) ) # ( Bin_0[1] & ( !Bin_0[2] & ( (!Bin_0[0]) # (Bin_0[3]) ) ) )

	.dataa(!Bin_0[3]),
	.datab(!Bin_0[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!Bin_0[1]),
	.dataf(!Bin_0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_0|WideOr4~0 .extended_lut = "off";
defparam \Seg_0|WideOr4~0 .lut_mask = 64'h0000DDDD55555555;
defparam \Seg_0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \Seg_0|WideOr3~0 (
// Equation(s):
// \Seg_0|WideOr3~0_combout  = ( Bin_0[1] & ( Bin_0[0] & ( (Bin_0[2]) # (Bin_0[3]) ) ) ) # ( !Bin_0[1] & ( Bin_0[0] & ( !Bin_0[3] $ (Bin_0[2]) ) ) ) # ( Bin_0[1] & ( !Bin_0[0] & ( Bin_0[3] ) ) ) # ( !Bin_0[1] & ( !Bin_0[0] & ( Bin_0[2] ) ) )

	.dataa(!Bin_0[3]),
	.datab(gnd),
	.datac(!Bin_0[2]),
	.datad(gnd),
	.datae(!Bin_0[1]),
	.dataf(!Bin_0[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_0|WideOr3~0 .extended_lut = "off";
defparam \Seg_0|WideOr3~0 .lut_mask = 64'h0F0F5555A5A55F5F;
defparam \Seg_0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N15
cyclonev_lcell_comb \Seg_0|WideOr2~0 (
// Equation(s):
// \Seg_0|WideOr2~0_combout  = ( Bin_0[0] ) # ( !Bin_0[0] & ( (!Bin_0[1] & (Bin_0[2])) # (Bin_0[1] & ((Bin_0[3]))) ) )

	.dataa(!Bin_0[2]),
	.datab(gnd),
	.datac(!Bin_0[1]),
	.datad(!Bin_0[3]),
	.datae(gnd),
	.dataf(!Bin_0[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_0|WideOr2~0 .extended_lut = "off";
defparam \Seg_0|WideOr2~0 .lut_mask = 64'h505F505FFFFFFFFF;
defparam \Seg_0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N18
cyclonev_lcell_comb \Seg_0|WideOr1~0 (
// Equation(s):
// \Seg_0|WideOr1~0_combout  = ( Bin_0[1] & ( Bin_0[0] ) ) # ( !Bin_0[1] & ( Bin_0[0] & ( !Bin_0[3] $ (Bin_0[2]) ) ) ) # ( Bin_0[1] & ( !Bin_0[0] & ( (!Bin_0[2]) # (Bin_0[3]) ) ) ) # ( !Bin_0[1] & ( !Bin_0[0] & ( (Bin_0[3] & Bin_0[2]) ) ) )

	.dataa(!Bin_0[3]),
	.datab(gnd),
	.datac(!Bin_0[2]),
	.datad(gnd),
	.datae(!Bin_0[1]),
	.dataf(!Bin_0[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_0|WideOr1~0 .extended_lut = "off";
defparam \Seg_0|WideOr1~0 .lut_mask = 64'h0505F5F5A5A5FFFF;
defparam \Seg_0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N27
cyclonev_lcell_comb \Seg_0|WideOr0~0 (
// Equation(s):
// \Seg_0|WideOr0~0_combout  = ( Bin_0[1] & ( Bin_0[2] & ( (!Bin_0[3] & !Bin_0[0]) ) ) ) # ( !Bin_0[1] & ( Bin_0[2] & ( !Bin_0[3] ) ) ) # ( Bin_0[1] & ( !Bin_0[2] & ( !Bin_0[3] ) ) ) # ( !Bin_0[1] & ( !Bin_0[2] & ( Bin_0[3] ) ) )

	.dataa(!Bin_0[3]),
	.datab(!Bin_0[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!Bin_0[1]),
	.dataf(!Bin_0[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_0|WideOr0~0 .extended_lut = "off";
defparam \Seg_0|WideOr0~0 .lut_mask = 64'h5555AAAAAAAA8888;
defparam \Seg_0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( !VCC ) + ( !VCC ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  = SHARE(GND)

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~6 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~7 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .lut_mask = 64'h0000000000005555;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  = SUM(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + 
// ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  = CARRY(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  = SHARE(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~10 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~11 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15  ) + ( 
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14  ))
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~14 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~15 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.shareout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ));
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  = SUM(( VCC ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19  ) + ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~18 ),
	.sharein(\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~19 ),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~17_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[3]~17_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~17 .lut_mask = 64'h3333333300000000;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[18]~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[18]~18_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[18]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~15 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~15_combout  = ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N57
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~16 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~16_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) )

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .lut_mask = 64'h0000000055555555;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \Div0|auto_generated|divider|divider|op_5~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q  ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))
// \Div0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ))) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])) ) + ( \Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FC3000000000;
defparam \Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( (\Div0|auto_generated|divider|divider|StageOut[16]~16_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~15_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))
// \Div0|auto_generated|divider|divider|op_5~14  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[16]~16_combout ) # (\Div0|auto_generated|divider|divider|StageOut[16]~15_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[16]~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[16]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h00000000000055FF;
defparam \Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))
// \Div0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & (\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout )) # 
// (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ((\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]))) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF00005353;
defparam \Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~22_cout  = CARRY(( (\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ) # (\Div0|auto_generated|divider|divider|StageOut[18]~17_combout ) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[18]~17_combout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[18]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_5~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~22 .lut_mask = 64'h0000000000000FFF;
defparam \Div0|auto_generated|divider|divider|op_5~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_5~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_5~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_5~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \Mod1|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000FF00;
defparam \Mod1|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \Mod1|auto_generated|divider|divider|op_5~7  ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~10  = CARRY(( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) + ( \Mod1|auto_generated|divider|divider|op_5~7  ) + ( \Mod1|auto_generated|divider|divider|op_5~6  ))
// \Mod1|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~6 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000FF00;
defparam \Mod1|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~11  ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~11  ) + ( \Mod1|auto_generated|divider|divider|op_5~10  ))
// \Mod1|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~10 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~17_sumout  = SUM(( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~15  ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~18  = CARRY(( GND ) + ( \Mod1|auto_generated|divider|divider|op_5~15  ) + ( \Mod1|auto_generated|divider|divider|op_5~14  ))
// \Mod1|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~14 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.shareout(\Mod1|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000000000000000;
defparam \Mod1|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \Mod1|auto_generated|divider|divider|op_5~19  ) + ( \Mod1|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_5~18 ),
	.sharein(\Mod1|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X79_Y8_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~14_combout  = ( \Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( !\Mod1|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~14 .lut_mask = 64'h0000FFFF00000000;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~15 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~15_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~15 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~15 .lut_mask = 64'h0000FF000000FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~11 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~11_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[2]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~11 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N27
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[17]~12 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[17]~12_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[17]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[17]~12 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[17]~12 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[17]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y9_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[16]~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[16]~9_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout  & ( (\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[1]~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[16]~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[16]~9 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Div0|auto_generated|divider|divider|StageOut[16]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[15]~5 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[15]~5_combout  = ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) ) ) # ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) ) ) # ( \Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout  & ( !\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[0]~5_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[15]~5 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[15]~5 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[15]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \Div0|auto_generated|divider|divider|op_6~22  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))
// \Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~5_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))
// \Div0|auto_generated|divider|divider|op_6~14  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[15]~5_combout )) ) + ( \Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))
// \Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\Div0|auto_generated|divider|divider|op_5~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[16]~9_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\Div0|auto_generated|divider|divider|op_5~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[17]~12_combout )) # (\Div0|auto_generated|divider|divider|StageOut[17]~11_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[17]~11_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[17]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~14_cout  ))
// \Mod1|auto_generated|divider|divider|op_6~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000FF00;
defparam \Mod1|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))
// \Mod1|auto_generated|divider|divider|op_6~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & (\Mod1|auto_generated|divider|divider|op_5~5_sumout )) # (\Mod1|auto_generated|divider|divider|op_5~1_sumout  & 
// ((!\Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00007272;
defparam \Mod1|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (\Mod1|auto_generated|divider|divider|StageOut[21]~15_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[21]~14_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~18  ))
// \Mod1|auto_generated|divider|divider|op_6~22  = CARRY(( (\Mod1|auto_generated|divider|divider|StageOut[21]~15_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[21]~14_combout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~14_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[21]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000000FFF;
defparam \Mod1|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~22  ))
// \Mod1|auto_generated|divider|divider|op_6~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~13_sumout ) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FFFF000000F0;
defparam \Mod1|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~10_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_5~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~17_sumout ) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_6~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~10 .lut_mask = 64'h0000000000000A0A;
defparam \Mod1|auto_generated|divider|divider|op_6~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_6~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_6~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[21]~12 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[21]~12_combout  = ( \Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ) # (!\Mod1|auto_generated|divider|divider|op_5~1_sumout ) ) 
// ) # ( !\Mod1|auto_generated|divider|divider|op_5~9_sumout  & ( (!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout  & \Mod1|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|add_sub_3_result_int[4]~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~12 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~12 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \Mod1|auto_generated|divider|divider|StageOut[21]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N45
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[20]~8 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  = ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) ) # ( 
// !\Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_5~5_sumout  ) ) # ( \Mod1|auto_generated|divider|divider|op_5~1_sumout  & ( !\Mod1|auto_generated|divider|divider|op_5~5_sumout  & ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .lut_mask = 64'h0000FF00FFFFFF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[20]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~8 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~8_combout  = ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_5~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~8 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~8 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[22]~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[22]~10_combout  = ( \Div0|auto_generated|divider|divider|StageOut[16]~9_combout  & ( \Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|StageOut[16]~9_combout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[22]~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[22]~10 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|StageOut[22]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[21]~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[21]~6_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[15]~5_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_5~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[15]~5_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[21]~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[21]~6 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[21]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[20]~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[20]~1_combout  = ( \Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q  ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_5~1_sumout  & ( \Div0|auto_generated|divider|divider|op_5~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[4]~DUPLICATE_q ),
	.datad(!\Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[20]~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[20]~1 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N6
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N9
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \Div0|auto_generated|divider|divider|op_7~22  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))
// \Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])) ) + ( \Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FC0C00000000;
defparam \Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N15
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[20]~1_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))
// \Div0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[20]~1_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h00000000000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N18
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[21]~6_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))
// \Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\Div0|auto_generated|divider|divider|op_6~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[21]~6_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\Div0|auto_generated|divider|divider|op_6~17_sumout )))) # (\Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[22]~10_combout )) # (\Div0|auto_generated|divider|divider|StageOut[22]~8_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[22]~8_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[22]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001B5F;
defparam \Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N24
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N27
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~18_cout  ))
// \Mod1|auto_generated|divider|divider|op_7~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000FF00;
defparam \Mod1|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))
// \Mod1|auto_generated|divider|divider|op_7~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \Mod1|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))
// \Mod1|auto_generated|divider|divider|op_7~22  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~17_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h00000000000005F5;
defparam \Mod1|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N36
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~22  ))
// \Mod1|auto_generated|divider|divider|op_7~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_6~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~14 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~14_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_6~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_6~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_6~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_5~13_sumout  & (!\Mod1|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~14 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~14 .lut_mask = 64'h00000000000010DC;
defparam \Mod1|auto_generated|divider|divider|op_7~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N42
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_7~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_7~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[26]~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  & ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( \Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  & ( 
// !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~17_sumout  ) ) ) # ( !\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout  & ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_6~17_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(!\Mod1|auto_generated|divider|divider|StageOut[20]~8_combout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .lut_mask = 64'h00FF00FF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|StageOut[26]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[25]~4 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[25]~4_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  ) ) # ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|op_6~5_sumout  ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_6~5_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~5_sumout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~4 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~4 .lut_mask = 64'h0F0F0F0FFFFF0000;
defparam \Mod1|auto_generated|divider|divider|StageOut[25]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N30
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~4 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~4_combout  = ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|op_6~13_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~4 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~4 .lut_mask = 64'h00FF00FF00000000;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N33
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[27]~7_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[21]~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[21]~6_combout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h0000000000FF00FF;
defparam \Div0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N3
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[26]~2 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[26]~2_combout  = ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[20]~1_combout  ) ) # ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \Div0|auto_generated|divider|divider|op_6~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[20]~1_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[26]~2 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[26]~2 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[26]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[25]~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[25]~13_combout  = ( \Div0|auto_generated|divider|divider|op_6~21_sumout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) ) ) # ( !\Div0|auto_generated|divider|divider|op_6~21_sumout  & ( \Div0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) ) ) # ( \Div0|auto_generated|divider|divider|op_6~21_sumout  & ( !\Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[25]~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[25]~13 .lut_mask = 64'h0000FFFF33333333;
defparam \Div0|auto_generated|divider|divider|StageOut[25]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~21_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout  ))
// \Div0|auto_generated|divider|divider|op_8~22  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h00000000000000FF;
defparam \Div0|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))
// \Div0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) + ( \Div0|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \Div0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[25]~13_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))
// \Div0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[25]~13_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000000000001B1B;
defparam \Div0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[26]~2_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))
// \Div0|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\Div0|auto_generated|divider|divider|op_7~9_sumout ))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[26]~2_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000005AF;
defparam \Div0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\Div0|auto_generated|divider|divider|op_7~13_sumout )))) # (\Div0|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[27]~7_combout )) # (\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ))) ) + ( \Div0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\Div0|auto_generated|divider|divider|StageOut[27]~4_combout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E4A00000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~22_cout  ))
// \Mod1|auto_generated|divider|divider|op_8~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000FF00;
defparam \Mod1|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))
// \Mod1|auto_generated|divider|divider|op_8~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \Mod1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))
// \Mod1|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000000000001D1D;
defparam \Mod1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~14  ))
// \Mod1|auto_generated|divider|divider|op_8~26  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_7~21_sumout ))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~11 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~11_combout  = ( \Mod1|auto_generated|divider|divider|op_6~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .lut_mask = 64'h00000000F0F0F0F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N39
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[27]~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[27]~13_combout  = ( \Mod1|auto_generated|divider|divider|op_6~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[21]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[21]~12_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[27]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_7~1_sumout  & (((\Mod1|auto_generated|divider|divider|op_7~25_sumout )))) # (\Mod1|auto_generated|divider|divider|op_7~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[27]~13_combout )) # (\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_8~26  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[27]~11_combout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~25_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[27]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000000000001D3F;
defparam \Mod1|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~7 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~7_combout  = ( \Mod1|auto_generated|divider|divider|op_7~21_sumout  & ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .lut_mask = 64'h00000000FF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[32]~10 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[32]~10_combout  = ( \Mod1|auto_generated|divider|divider|StageOut[26]~9_combout  & ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|StageOut[26]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .lut_mask = 64'h0000000000FF00FF;
defparam \Mod1|auto_generated|divider|divider|StageOut[32]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N51
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[31]~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[31]~5_combout  = ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( \Mod1|auto_generated|divider|divider|StageOut[25]~4_combout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_7~9_sumout  ) )

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[25]~4_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .lut_mask = 64'h0F0F0F0F55555555;
defparam \Mod1|auto_generated|divider|divider|StageOut[31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N57
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[30]~2 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[30]~2_combout  = ( \Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_7~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_7~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_7~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~2 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~2 .lut_mask = 64'h00FF00FFF0F0F0F0;
defparam \Mod1|auto_generated|divider|divider|StageOut[30]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~0 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~0_combout  = ( !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~0 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~0 .lut_mask = 64'h00000000FFFF0000;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N21
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[32]~3 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[32]~3_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|StageOut[26]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[26]~2_combout ),
	.datad(gnd),
	.datae(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[32]~3 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[32]~3 .lut_mask = 64'h00000F0F00000F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[32]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N0
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[31]~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[31]~14_combout  = ( \Div0|auto_generated|divider|divider|op_7~17_sumout  & ( (!\Div0|auto_generated|divider|divider|op_7~1_sumout ) # (\Div0|auto_generated|divider|divider|StageOut[25]~13_combout ) ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~17_sumout  & ( (\Div0|auto_generated|divider|divider|StageOut[25]~13_combout  & \Div0|auto_generated|divider|divider|op_7~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[25]~13_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(!\Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[31]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[31]~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[31]~14 .lut_mask = 64'h000FFF0F000FFF0F;
defparam \Div0|auto_generated|divider|divider|StageOut[31]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|StageOut[30]~19 (
// Equation(s):
// \Div0|auto_generated|divider|divider|StageOut[30]~19_combout  = ( \Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) ) # ( 
// !\Div0|auto_generated|divider|divider|op_7~1_sumout  & ( \Div0|auto_generated|divider|divider|op_7~21_sumout  ) )

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|StageOut[30]~19 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|StageOut[30]~19 .lut_mask = 64'h333333330F0F0F0F;
defparam \Div0|auto_generated|divider|divider|StageOut[30]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N36
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h000000000000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N39
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~22_cout  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000000000000F0F;
defparam \Div0|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N42
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~18_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~21_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000FFFF00001D1D;
defparam \Div0|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N45
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~14_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[30]~19_combout )) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[30]~19_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h00000000000003CF;
defparam \Div0|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N48
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~10_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & ((\Div0|auto_generated|divider|divider|op_8~13_sumout ))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div0|auto_generated|divider|divider|StageOut[31]~14_combout )) ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(gnd),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|StageOut[31]~14_combout ),
	.datad(!\Div0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div0|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N51
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~6_cout  = CARRY(( (!\Div0|auto_generated|divider|divider|op_8~1_sumout  & (((\Div0|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div0|auto_generated|divider|divider|StageOut[32]~3_combout )) # (\Div0|auto_generated|divider|divider|StageOut[32]~0_combout ))) ) + ( VCC ) + ( \Div0|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(!\Div0|auto_generated|divider|divider|StageOut[32]~0_combout ),
	.datab(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|StageOut[32]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000000000001D3F;
defparam \Div0|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N54
cyclonev_lcell_comb \Div0|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div0|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div0|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div0|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div0|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div0|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div0|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N6
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h000000000000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N9
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~5 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~5_sumout  = SUM(( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~26_cout  ))
// \Mod1|auto_generated|divider|divider|op_9~6  = CARRY(( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~6 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~5 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~5 .lut_mask = 64'h000000000000FF00;
defparam \Mod1|auto_generated|divider|divider|op_9~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N12
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~9 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~9_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_9~6  ))
// \Mod1|auto_generated|divider|divider|op_9~10  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_9~6  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~10 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~9 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \Mod1|auto_generated|divider|divider|op_9~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N15
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~13 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~13_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~10  ))
// \Mod1|auto_generated|divider|divider|op_9~14  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~9_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[30]~2_combout )) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~10  ))

	.dataa(!\Mod1|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~14 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~13 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~13 .lut_mask = 64'h00000000000005F5;
defparam \Mod1|auto_generated|divider|divider|op_9~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N18
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~17 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~17_sumout  = SUM(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_9~14  ))
// \Mod1|auto_generated|divider|divider|op_9~18  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )) ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_9~14  ))

	.dataa(gnd),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.cout(\Mod1|auto_generated|divider|divider|op_9~18 ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~17 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \Mod1|auto_generated|divider|divider|op_9~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N21
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( (!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\Mod1|auto_generated|divider|divider|op_8~25_sumout )) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ) # (\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout )))) ) + ( VCC ) + ( \Mod1|auto_generated|divider|divider|op_9~18  ))

	.dataa(!\Mod1|auto_generated|divider|divider|op_8~25_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[32]~7_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[32]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000000000004777;
defparam \Mod1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N24
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Mod1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Mod1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Mod1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N30
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[42]~3 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[42]~3_combout  = ( \Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|StageOut[30]~2_combout )))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_9~13_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\Mod1|auto_generated|divider|divider|op_8~9_sumout )) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|StageOut[30]~2_combout ))))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_8~9_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|StageOut[30]~2_combout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[42]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[42]~3 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[42]~3 .lut_mask = 64'h04150415AEBFAEBF;
defparam \Mod1|auto_generated|divider|divider|StageOut[42]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N31
dffeas \Bin_1[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[42]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_1[2] .is_wysiwyg = "true";
defparam \Bin_1[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N3
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[40]~0 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[40]~0_combout  = ( \Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( !\Div0|auto_generated|divider|divider|op_9~1_sumout  ) ) # ( !\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ( 
// \Mod1|auto_generated|divider|divider|op_9~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Mod1|auto_generated|divider|divider|op_9~5_sumout ),
	.datad(!\Div0|auto_generated|divider|divider|op_9~1_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[40]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[40]~0 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[40]~0 .lut_mask = 64'h0F0F0F0FFF00FF00;
defparam \Mod1|auto_generated|divider|divider|StageOut[40]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N4
dffeas \Bin_1[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[40]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_1[0] .is_wysiwyg = "true";
defparam \Bin_1[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N33
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[43]~6 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[43]~6_combout  = ( \Mod1|auto_generated|divider|divider|op_9~17_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & (\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_9~17_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~13_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout )))) ) )

	.dataa(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|StageOut[31]~5_combout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[43]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[43]~6 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[43]~6 .lut_mask = 64'h01450145ABEFABEF;
defparam \Mod1|auto_generated|divider|divider|StageOut[43]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N34
dffeas \Bin_1[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[43]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_1[3] .is_wysiwyg = "true";
defparam \Bin_1[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y8_N0
cyclonev_lcell_comb \Mod1|auto_generated|divider|divider|StageOut[41]~1 (
// Equation(s):
// \Mod1|auto_generated|divider|divider|StageOut[41]~1_combout  = ( \Mod1|auto_generated|divider|divider|op_9~9_sumout  & ( (!\Mod1|auto_generated|divider|divider|op_9~1_sumout ) # ((!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & (!\Div0|auto_generated|divider|divider|op_8~1_sumout ))) ) ) # ( !\Mod1|auto_generated|divider|divider|op_9~9_sumout  & ( 
// (\Mod1|auto_generated|divider|divider|op_9~1_sumout  & ((!\Mod1|auto_generated|divider|divider|op_8~1_sumout  & ((\Mod1|auto_generated|divider|divider|op_8~5_sumout ))) # (\Mod1|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\Div0|auto_generated|divider|divider|op_8~1_sumout )))) ) )

	.dataa(!\Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\Mod1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Mod1|auto_generated|divider|divider|op_9~1_sumout ),
	.datad(!\Mod1|auto_generated|divider|divider|op_8~5_sumout ),
	.datae(gnd),
	.dataf(!\Mod1|auto_generated|divider|divider|op_9~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Mod1|auto_generated|divider|divider|StageOut[41]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Mod1|auto_generated|divider|divider|StageOut[41]~1 .extended_lut = "off";
defparam \Mod1|auto_generated|divider|divider|StageOut[41]~1 .lut_mask = 64'h020E020EF2FEF2FE;
defparam \Mod1|auto_generated|divider|divider|StageOut[41]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y8_N1
dffeas \Bin_1[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Mod1|auto_generated|divider|divider|StageOut[41]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_1[1] .is_wysiwyg = "true";
defparam \Bin_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N6
cyclonev_lcell_comb \Seg_1|WideOr6~0 (
// Equation(s):
// \Seg_1|WideOr6~0_combout  = ( Bin_1[1] & ( Bin_1[3] ) ) # ( !Bin_1[1] & ( !Bin_1[2] $ (((!Bin_1[0]) # (Bin_1[3]))) ) )

	.dataa(!Bin_1[2]),
	.datab(!Bin_1[0]),
	.datac(gnd),
	.datad(!Bin_1[3]),
	.datae(gnd),
	.dataf(!Bin_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_1|WideOr6~0 .extended_lut = "off";
defparam \Seg_1|WideOr6~0 .lut_mask = 64'h6655665500FF00FF;
defparam \Seg_1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N9
cyclonev_lcell_comb \Seg_1|WideOr5~0 (
// Equation(s):
// \Seg_1|WideOr5~0_combout  = ( Bin_1[1] & ( ((Bin_1[2] & !Bin_1[0])) # (Bin_1[3]) ) ) # ( !Bin_1[1] & ( (Bin_1[2] & ((Bin_1[3]) # (Bin_1[0]))) ) )

	.dataa(!Bin_1[2]),
	.datab(!Bin_1[0]),
	.datac(!Bin_1[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Bin_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_1|WideOr5~0 .extended_lut = "off";
defparam \Seg_1|WideOr5~0 .lut_mask = 64'h151515154F4F4F4F;
defparam \Seg_1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \Seg_1|WideOr4~0 (
// Equation(s):
// \Seg_1|WideOr4~0_combout  = ( Bin_1[1] & ( ((!Bin_1[2] & !Bin_1[0])) # (Bin_1[3]) ) ) # ( !Bin_1[1] & ( (Bin_1[2] & Bin_1[3]) ) )

	.dataa(!Bin_1[2]),
	.datab(!Bin_1[0]),
	.datac(!Bin_1[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Bin_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_1|WideOr4~0 .extended_lut = "off";
defparam \Seg_1|WideOr4~0 .lut_mask = 64'h050505058F8F8F8F;
defparam \Seg_1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N30
cyclonev_lcell_comb \Seg_1|WideOr3~0 (
// Equation(s):
// \Seg_1|WideOr3~0_combout  = ( Bin_1[1] & ( ((Bin_1[2] & Bin_1[0])) # (Bin_1[3]) ) ) # ( !Bin_1[1] & ( !Bin_1[2] $ (((!Bin_1[0]) # (Bin_1[3]))) ) )

	.dataa(!Bin_1[2]),
	.datab(!Bin_1[0]),
	.datac(gnd),
	.datad(!Bin_1[3]),
	.datae(gnd),
	.dataf(!Bin_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_1|WideOr3~0 .extended_lut = "off";
defparam \Seg_1|WideOr3~0 .lut_mask = 64'h6655665511FF11FF;
defparam \Seg_1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N33
cyclonev_lcell_comb \Seg_1|WideOr2~0 (
// Equation(s):
// \Seg_1|WideOr2~0_combout  = ( Bin_1[1] & ( (Bin_1[3]) # (Bin_1[0]) ) ) # ( !Bin_1[1] & ( (Bin_1[0]) # (Bin_1[2]) ) )

	.dataa(!Bin_1[2]),
	.datab(!Bin_1[0]),
	.datac(!Bin_1[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!Bin_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_1|WideOr2~0 .extended_lut = "off";
defparam \Seg_1|WideOr2~0 .lut_mask = 64'h777777773F3F3F3F;
defparam \Seg_1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N12
cyclonev_lcell_comb \Seg_1|WideOr1~0 (
// Equation(s):
// \Seg_1|WideOr1~0_combout  = ( Bin_1[1] & ( ((!Bin_1[2]) # (Bin_1[3])) # (Bin_1[0]) ) ) # ( !Bin_1[1] & ( (!Bin_1[2] & (Bin_1[0] & !Bin_1[3])) # (Bin_1[2] & ((Bin_1[3]))) ) )

	.dataa(gnd),
	.datab(!Bin_1[0]),
	.datac(!Bin_1[2]),
	.datad(!Bin_1[3]),
	.datae(gnd),
	.dataf(!Bin_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_1|WideOr1~0 .extended_lut = "off";
defparam \Seg_1|WideOr1~0 .lut_mask = 64'h300F300FF3FFF3FF;
defparam \Seg_1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \Seg_1|WideOr0~0 (
// Equation(s):
// \Seg_1|WideOr0~0_combout  = ( Bin_1[1] & ( (!Bin_1[3] & ((!Bin_1[2]) # (!Bin_1[0]))) ) ) # ( !Bin_1[1] & ( !Bin_1[2] $ (!Bin_1[3]) ) )

	.dataa(!Bin_1[2]),
	.datab(!Bin_1[0]),
	.datac(gnd),
	.datad(!Bin_1[3]),
	.datae(gnd),
	.dataf(!Bin_1[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_1|WideOr0~0 .extended_lut = "off";
defparam \Seg_1|WideOr0~0 .lut_mask = 64'h55AA55AAEE00EE00;
defparam \Seg_1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) + ( !VCC ) + ( !VCC ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31  = SHARE(VCC)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  = SUM(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26  = CARRY(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27  = SHARE(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~30 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~31 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~26 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~27 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  = SUM(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18  = CARRY(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19  = SHARE(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5])

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~22 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~23 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .lut_mask = 64'h000055550000AAAA;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  = SUM(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14  = CARRY(( !\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15  = SHARE(\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~18 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~19 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .lut_mask = 64'h000000FF0000FF00;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~14 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~15 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .lut_mask = 64'h00000000000000FF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11  ) + ( 
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10  ))
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7  = SHARE(GND)

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~10 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~11 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.cout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.shareout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ));
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .lut_mask = 64'h0000000000003333;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  = SUM(( VCC ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7  ) + ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~6 ),
	.sharein(\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~7 ),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~1_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[5]~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~1 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[53]~0 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[53]~0_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7] & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [7]),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[53]~0 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[53]~0 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[53]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~4 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~4_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[3]~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~4 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~5 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~5_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~5 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~5 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~9_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[1]~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~9 .lut_mask = 64'h0F0F0F0F00000000;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~10_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N33
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~33 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~33_sumout  = SUM(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~38_cout  ))
// \Div1|auto_generated|divider|divider|op_8~34  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~38_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~34 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~33 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~33 .lut_mask = 64'h0000000000000F0F;
defparam \Div1|auto_generated|divider|divider|op_8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N36
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~29 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~29_sumout  = SUM(( VCC ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) + ( \Div1|auto_generated|divider|divider|op_8~34  ))
// \Div1|auto_generated|divider|divider|op_8~30  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2])) ) + ( \Div1|auto_generated|divider|divider|op_8~34  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~30 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~29 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~29 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N39
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~25 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~25_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~9_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~30  ))
// \Div1|auto_generated|divider|divider|op_8~26  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ) # (\Div1|auto_generated|divider|divider|StageOut[49]~9_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~26 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~25 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~25 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div1|auto_generated|divider|divider|op_8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~21 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~21_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26  ))
// \Div1|auto_generated|divider|divider|op_8~22  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4])) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~26  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~22 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~21 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~21 .lut_mask = 64'h00000000000003F3;
defparam \Div1|auto_generated|divider|divider|op_8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[51]~5_combout ) # (\Div1|auto_generated|divider|divider|StageOut[51]~4_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~22  ))
// \Div1|auto_generated|divider|divider|op_8~18  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[51]~5_combout ) # (\Div1|auto_generated|divider|divider|StageOut[51]~4_combout ) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_8~22  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[51]~4_combout ),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[51]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000000000005F5F;
defparam \Div1|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N48
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))
// \Div1|auto_generated|divider|divider|op_8~14  = CARRY(( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6])) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FFFF000005F5;
defparam \Div1|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N51
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~9_sumout  = SUM(( (\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))
// \Div1|auto_generated|divider|divider|op_8~10  = CARRY(( (\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ) # (\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\Div1|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FFFF00000FFF;
defparam \Div1|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N54
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ((\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ))) # 
// (\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q )) ) + ( \Div1|auto_generated|divider|divider|op_8~10  ))

	.dataa(gnd),
	.datab(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit[8]~DUPLICATE_q ),
	.datac(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[6]~5_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000FC0C0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~2 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~2_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[4]~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~2 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~2 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[52]~3 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[52]~3_combout  = ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6] & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [6]),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[52]~3 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[52]~3 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[52]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N30
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[51]~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[51]~6_combout  = ( \Div1|auto_generated|divider|divider|StageOut[51]~5_combout  ) # ( !\Div1|auto_generated|divider|divider|StageOut[51]~5_combout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[51]~4_combout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[51]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[51]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .lut_mask = 64'h33333333FFFFFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[51]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y10_N42
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~7 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~7_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[2]~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~7 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~7 .lut_mask = 64'h00000000CCCCCCCC;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[50]~8 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[50]~8_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4] ) )

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .lut_mask = 64'h0000000055555555;
defparam \Div1|auto_generated|divider|divider|StageOut[50]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N45
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[49]~11 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[49]~11_combout  = ( \Div1|auto_generated|divider|divider|StageOut[49]~9_combout  ) # ( !\Div1|auto_generated|divider|divider|StageOut[49]~9_combout  & ( 
// \Div1|auto_generated|divider|divider|StageOut[49]~10_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[49]~10_combout ),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[49]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \Div1|auto_generated|divider|divider|StageOut[49]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N57
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|StageOut[48]~12 (
// Equation(s):
// \Div1|auto_generated|divider|divider|StageOut[48]~12_combout  = ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) ) ) # ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  & ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  & ( 
// \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2] ) ) ) # ( \Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout  & ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [2]),
	.datad(gnd),
	.datae(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[0]~29_sumout ),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Div1|auto_generated|divider|divider|StageOut[48]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|StageOut[48]~12 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|StageOut[48]~12 .lut_mask = 64'h0000FFFF0F0F0F0F;
defparam \Div1|auto_generated|divider|divider|StageOut[48]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N0
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~38 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~38_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~38_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~38 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~38 .lut_mask = 64'h000000000000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~38 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N3
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~34 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~34_cout  = CARRY(( \FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0] ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~38_cout  ))

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~38_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~34_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~34 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~34 .lut_mask = 64'h0000000000005555;
defparam \Div1|auto_generated|divider|divider|op_9~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N6
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~30 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~30_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~33_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1])) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~34_cout  ))

	.dataa(!\FIFO|scfifo_component|auto_generated|dpfifo|fifo_state|count_usedw|counter_reg_bit [1]),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~34_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~30_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~30 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~30 .lut_mask = 64'h0000000000001D1D;
defparam \Div1|auto_generated|divider|divider|op_9~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N9
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~26 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~26_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~29_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[48]~12_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~30_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[48]~12_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~30_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~26_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~26 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~26 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N12
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~22 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~22_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~25_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[49]~11_combout )) ) + ( \Div1|auto_generated|divider|divider|op_9~26_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[49]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~25_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~22_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~22 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~22 .lut_mask = 64'h0000FC300000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N15
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~18 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~18_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~21_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[50]~8_combout )) # (\Div1|auto_generated|divider|divider|StageOut[50]~7_combout ))) ) + ( VCC ) + ( \Div1|auto_generated|divider|divider|op_9~22_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[50]~7_combout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~21_sumout ),
	.datad(!\Div1|auto_generated|divider|divider|StageOut[50]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~18_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~18 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~18 .lut_mask = 64'h0000000000001D3F;
defparam \Div1|auto_generated|divider|divider|op_9~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N18
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~14 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~14_cout  = CARRY(( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & ((\Div1|auto_generated|divider|divider|op_8~17_sumout ))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (\Div1|auto_generated|divider|divider|StageOut[51]~6_combout )) ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~18_cout  ))

	.dataa(gnd),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[51]~6_combout ),
	.datad(!\Div1|auto_generated|divider|divider|op_8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~14_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~14 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~14 .lut_mask = 64'h0000FFFF000003CF;
defparam \Div1|auto_generated|divider|divider|op_9~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N21
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~10 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~10_cout  = CARRY(( GND ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (\Div1|auto_generated|divider|divider|op_8~13_sumout )) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[52]~3_combout ) # (\Div1|auto_generated|divider|divider|StageOut[52]~2_combout )))) ) + ( \Div1|auto_generated|divider|divider|op_9~14_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|op_8~13_sumout ),
	.datab(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\Div1|auto_generated|divider|divider|StageOut[52]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|StageOut[52]~3_combout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~10_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~10 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~10 .lut_mask = 64'h0000B88800000000;
defparam \Div1|auto_generated|divider|divider|op_9~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N24
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~6 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~6_cout  = CARRY(( VCC ) + ( (!\Div1|auto_generated|divider|divider|op_8~1_sumout  & (((\Div1|auto_generated|divider|divider|op_8~9_sumout )))) # (\Div1|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\Div1|auto_generated|divider|divider|StageOut[53]~0_combout )) # (\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ))) ) + ( \Div1|auto_generated|divider|divider|op_9~10_cout  ))

	.dataa(!\Div1|auto_generated|divider|divider|StageOut[53]~1_combout ),
	.datab(!\Div1|auto_generated|divider|divider|StageOut[53]~0_combout ),
	.datac(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~9_sumout ),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Div1|auto_generated|divider|divider|op_9~6_cout ),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~6 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~6 .lut_mask = 64'h0000F8080000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y10_N27
cyclonev_lcell_comb \Div1|auto_generated|divider|divider|op_9~1 (
// Equation(s):
// \Div1|auto_generated|divider|divider|op_9~1_sumout  = SUM(( VCC ) + ( GND ) + ( \Div1|auto_generated|divider|divider|op_9~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Div1|auto_generated|divider|divider|op_9~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Div1|auto_generated|divider|divider|op_9~1 .extended_lut = "off";
defparam \Div1|auto_generated|divider|divider|op_9~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Div1|auto_generated|divider|divider|op_9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \Bin_2[0]~1 (
// Equation(s):
// \Bin_2[0]~1_combout  = ( !\Div1|auto_generated|divider|divider|op_9~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_9~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Bin_2[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Bin_2[0]~1 .extended_lut = "off";
defparam \Bin_2[0]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Bin_2[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N37
dffeas \Bin_2[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Bin_2[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_2[0] .is_wysiwyg = "true";
defparam \Bin_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N33
cyclonev_lcell_comb \Bin_2[2]~2 (
// Equation(s):
// \Bin_2[2]~2_combout  = ( !\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|add_sub_6_result_int[7]~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Bin_2[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Bin_2[2]~2 .extended_lut = "off";
defparam \Bin_2[2]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Bin_2[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N34
dffeas \Bin_2[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Bin_2[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_2[2] .is_wysiwyg = "true";
defparam \Bin_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N15
cyclonev_lcell_comb \Bin_2[1]~0 (
// Equation(s):
// \Bin_2[1]~0_combout  = ( !\Div1|auto_generated|divider|divider|op_8~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Div1|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Bin_2[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Bin_2[1]~0 .extended_lut = "off";
defparam \Bin_2[1]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \Bin_2[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y21_N17
dffeas \Bin_2[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Bin_2[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(Bin_2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bin_2[1] .is_wysiwyg = "true";
defparam \Bin_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N30
cyclonev_lcell_comb \Seg_2|WideOr6~0 (
// Equation(s):
// \Seg_2|WideOr6~0_combout  = ( Bin_2[2] & ( !Bin_2[1] & ( !Bin_2[0] ) ) ) # ( !Bin_2[2] & ( !Bin_2[1] & ( Bin_2[0] ) ) )

	.dataa(!Bin_2[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!Bin_2[2]),
	.dataf(!Bin_2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_2|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_2|WideOr6~0 .extended_lut = "off";
defparam \Seg_2|WideOr6~0 .lut_mask = 64'h5555AAAA00000000;
defparam \Seg_2|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N27
cyclonev_lcell_comb \Seg_2|WideOr5~0 (
// Equation(s):
// \Seg_2|WideOr5~0_combout  = ( Bin_2[2] & ( Bin_2[0] & ( !Bin_2[1] ) ) ) # ( Bin_2[2] & ( !Bin_2[0] & ( Bin_2[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!Bin_2[1]),
	.datad(gnd),
	.datae(!Bin_2[2]),
	.dataf(!Bin_2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_2|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_2|WideOr5~0 .extended_lut = "off";
defparam \Seg_2|WideOr5~0 .lut_mask = 64'h00000F0F0000F0F0;
defparam \Seg_2|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N54
cyclonev_lcell_comb \Seg_2|WideOr4~0 (
// Equation(s):
// \Seg_2|WideOr4~0_combout  = ( !Bin_2[2] & ( Bin_2[1] & ( !Bin_2[0] ) ) )

	.dataa(!Bin_2[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!Bin_2[2]),
	.dataf(!Bin_2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_2|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_2|WideOr4~0 .extended_lut = "off";
defparam \Seg_2|WideOr4~0 .lut_mask = 64'h00000000AAAA0000;
defparam \Seg_2|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N39
cyclonev_lcell_comb \Seg_2|WideOr3~0 (
// Equation(s):
// \Seg_2|WideOr3~0_combout  = ( Bin_2[2] & ( Bin_2[0] & ( Bin_2[1] ) ) ) # ( !Bin_2[2] & ( Bin_2[0] & ( !Bin_2[1] ) ) ) # ( Bin_2[2] & ( !Bin_2[0] & ( !Bin_2[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!Bin_2[1]),
	.datad(gnd),
	.datae(!Bin_2[2]),
	.dataf(!Bin_2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_2|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_2|WideOr3~0 .extended_lut = "off";
defparam \Seg_2|WideOr3~0 .lut_mask = 64'h0000F0F0F0F00F0F;
defparam \Seg_2|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N18
cyclonev_lcell_comb \Seg_2|WideOr2~0 (
// Equation(s):
// \Seg_2|WideOr2~0_combout  = ( Bin_2[2] & ( Bin_2[1] & ( Bin_2[0] ) ) ) # ( !Bin_2[2] & ( Bin_2[1] & ( Bin_2[0] ) ) ) # ( Bin_2[2] & ( !Bin_2[1] ) ) # ( !Bin_2[2] & ( !Bin_2[1] & ( Bin_2[0] ) ) )

	.dataa(!Bin_2[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!Bin_2[2]),
	.dataf(!Bin_2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_2|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_2|WideOr2~0 .extended_lut = "off";
defparam \Seg_2|WideOr2~0 .lut_mask = 64'h5555FFFF55555555;
defparam \Seg_2|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N48
cyclonev_lcell_comb \Seg_2|WideOr1~0 (
// Equation(s):
// \Seg_2|WideOr1~0_combout  = ( Bin_2[2] & ( Bin_2[1] & ( Bin_2[0] ) ) ) # ( !Bin_2[2] & ( Bin_2[1] ) ) # ( !Bin_2[2] & ( !Bin_2[1] & ( Bin_2[0] ) ) )

	.dataa(!Bin_2[0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!Bin_2[2]),
	.dataf(!Bin_2[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_2|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_2|WideOr1~0 .extended_lut = "off";
defparam \Seg_2|WideOr1~0 .lut_mask = 64'h55550000FFFF5555;
defparam \Seg_2|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y21_N45
cyclonev_lcell_comb \Seg_2|WideOr0~0 (
// Equation(s):
// \Seg_2|WideOr0~0_combout  = ( Bin_2[2] & ( Bin_2[0] & ( !Bin_2[1] ) ) ) # ( !Bin_2[2] & ( Bin_2[0] & ( Bin_2[1] ) ) ) # ( Bin_2[2] & ( !Bin_2[0] ) ) # ( !Bin_2[2] & ( !Bin_2[0] & ( Bin_2[1] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!Bin_2[1]),
	.datad(gnd),
	.datae(!Bin_2[2]),
	.dataf(!Bin_2[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Seg_2|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Seg_2|WideOr0~0 .extended_lut = "off";
defparam \Seg_2|WideOr0~0 .lut_mask = 64'h0F0FFFFF0F0FF0F0;
defparam \Seg_2|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X13_Y50_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
