v 4
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_wishbone_bridge.vhd" "42ef78e689a33a55a6b7e59c0eec2cd085b2b90b" "20251215224428.958":
  entity rggen_wishbone_bridge at 1( 0) + 0 on 595;
  architecture rtl of rggen_wishbone_bridge at 39( 1398) + 0 on 596;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_avalon_bridge.vhd" "91c01fd7695a35682eedf372fcae461aa8b2236f" "20251215224428.808":
  entity rggen_avalon_bridge at 1( 0) + 0 on 591;
  architecture rtl of rggen_avalon_bridge at 34( 1275) + 0 on 592;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_axi4lite_bridge.vhd" "d89c2ecc0bf1e9c2fa9bc95029395f378e963dd8" "20251215224428.661":
  entity rggen_axi4lite_bridge at 1( 0) + 0 on 587;
  architecture rtl of rggen_axi4lite_bridge at 51( 2131) + 0 on 588;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_axi4lite_skid_buffer.vhd" "27002552099b0bd9efeda5f63ed3adcc306d6981" "20251215224428.382":
  entity rggen_axi4lite_skid_buffer at 1( 0) + 0 on 583;
  architecture rtl of rggen_axi4lite_skid_buffer at 66( 2661) + 0 on 584;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_apb_adapter.vhd" "e8adc4c9cd12e77b8bb936811e4572fcdf0a159f" "20251215224428.266":
  entity rggen_apb_adaper at 1( 0) + 0 on 579;
  architecture rtl of rggen_apb_adaper at 44( 1894) + 0 on 580;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_external_register.vhd" "f39968166e57680ee52bfd03e5c669e07cdb878e" "20251215224428.022":
  entity rggen_external_register at 1( 0) + 0 on 575;
  architecture rtl of rggen_external_register at 40( 1622) + 0 on 576;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_default_register.vhd" "16d6fe1a8344477b8b570d2ebdcd64c8f37e9a54" "20251215224427.931":
  entity rggen_default_register at 1( 0) + 0 on 571;
  architecture rtl of rggen_default_register at 39( 1573) + 0 on 572;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_address_decoder.vhd" "afe8c6098f5418464dff2bf6cf6c31423591503f" "20251215224427.792":
  entity rggen_address_decoder at 1( 0) + 0 on 567;
  architecture rtl of rggen_address_decoder at 26( 729) + 0 on 568;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_bit_field.vhd" "0004885776a875ee9be6e5d59944284b0211b7c2" "20251215224427.601":
  entity rggen_bit_field at 1( 0) + 0 on 563;
  architecture rtl of rggen_bit_field at 52( 2453) + 0 on 564;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_or_reducer.vhd" "81bd0e10e83951ada5390f5f3f899508aeb9146d" "20251215224427.510":
  entity rggen_or_reducer at 1( 0) + 0 on 559;
  architecture rtl of rggen_or_reducer at 16( 321) + 0 on 560;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_rtl.vhd" "0a558405cfda989a8e7d363a3f0d0c2eba96e79a" "20251215224427.419":
  package rggen_rtl at 1( 0) + 0 on 557 body;
  package body rggen_rtl at 76( 1794) + 0 on 558;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_mux.vhd" "ffab6d443b412b062b50787e0d6d00dbbd87d604" "20251215224427.556":
  entity rggen_mux at 1( 0) + 0 on 561;
  architecture rtl of rggen_mux at 17( 375) + 0 on 562;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_bit_field_w01trg.vhd" "0d6cf54280bf205bcde76628de4fd0bdb362c2a1" "20251215224427.742":
  entity rggen_bit_field_w01trg at 1( 0) + 0 on 565;
  architecture rtl of rggen_bit_field_w01trg at 28( 903) + 0 on 566;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_register_common.vhd" "2fc55e8a096e9f829ba73807fccde7b5eb9b9c42" "20251215224427.831":
  entity rggen_register_common at 1( 0) + 0 on 569;
  architecture rtl of rggen_register_common at 41( 1698) + 0 on 570;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_indirect_register.vhd" "997a5b2d16f5cdeb47c1d1fb06699c78db15858f" "20251215224427.975":
  entity rggen_indirect_register at 1( 0) + 0 on 573;
  architecture rtl of rggen_indirect_register at 41( 1740) + 0 on 574;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_adapter_common.vhd" "4e9816e4267e6916d5d2fb45eada33a587fccd8b" "20251215224428.103":
  entity rggen_adapter_common at 1( 0) + 0 on 577;
  architecture rtl of rggen_adapter_common at 45( 1946) + 0 on 578;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_apb_bridge.vhd" "c0b196c21636f1512ac64998ba774f756ae2eb94" "20251215224428.340":
  entity rggen_apb_bridge at 1( 0) + 0 on 581;
  architecture rtl of rggen_apb_bridge at 37( 1384) + 0 on 582;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_axi4lite_adapter.vhd" "edcc1ddb2f570aa34fe9a7af71465027fd9b3e70" "20251215224428.500":
  entity rggen_axi4lite_adapter at 1( 0) + 0 on 585;
  architecture rtl of rggen_axi4lite_adapter at 60( 2848) + 0 on 586;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_avalon_adapter.vhd" "4d5d49bad74a084d38500be533059f6a6c99531f" "20251215224428.733":
  entity rggen_avalon_adapter at 1( 0) + 0 on 589;
  architecture rtl of rggen_avalon_adapter at 45( 1926) + 0 on 590;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_wishbone_adapter.vhd" "660e16c1eeddaf23836cf4c30e324f63e928fa85" "20251215224428.848":
  entity rggen_wishbone_adapter at 1( 0) + 0 on 593;
  architecture rtl of rggen_wishbone_adapter at 47( 1999) + 0 on 594;
file / "/Users/james/Workspace/fpga_template/deps/ghdl-rggen-vhdl-rtl/rggen_native_adapter.vhd" "f4b62bafb8e2ec9ad19ed39120c710d805bc37ab" "20251215224429.002":
  entity rggen_native_adapter at 1( 0) + 0 on 597;
  architecture rtl of rggen_native_adapter at 45( 1945) + 0 on 598;
