INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/pc/Desktop/DGIST/2 - Sophomore/2nd semester/Digital Logic Design/[SE273_TeamProject] 25_[201911013_곽현우]_[201911058_박병현]/Digital_Logic_Design_TP/Final.srcs/sources_1/new/calculator_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'calculator_top'
