{
 "Device" : "GW5AT-60B",
 "Files" : [
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/tangconsole.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/pll_init.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/sscpll/sscpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/cz80/cz80.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/cz80/cz80_alu.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/cz80/cz80_inst.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/cz80/cz80_mcode.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/cz80/cz80_reg.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/gpio/ip_gpio.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/ram/ip_ram.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/src/rom/ip_led_count_rom.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/github/HRA_product/TangCartMSX/RTL/tangconsole_step3/impl/temp/rtl_parser.result",
 "Top" : "tangconsole_step3",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}