
followingCar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e63c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000640  0800e7f0  0800e7f0  0001e7f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ee30  0800ee30  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800ee30  0800ee30  0001ee30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ee38  0800ee38  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ee38  0800ee38  0001ee38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ee3c  0800ee3c  0001ee3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800ee40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e0  2**0
                  CONTENTS
 10 .bss          000004c4  200001e0  200001e0  000201e0  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200006a4  200006a4  000201e0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00017b71  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000383b  00000000  00000000  00037d81  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001418  00000000  00000000  0003b5c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001288  00000000  00000000  0003c9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027f3d  00000000  00000000  0003dc60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001afef  00000000  00000000  00065b9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e62fc  00000000  00000000  00080b8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00166e88  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006b5c  00000000  00000000  00166ed8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e0 	.word	0x200001e0
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800e7d4 	.word	0x0800e7d4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e4 	.word	0x200001e4
 80001ec:	0800e7d4 	.word	0x0800e7d4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <HMC5883L_readNormalize>:

    return v;
}

Vector HMC5883L_readNormalize(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b088      	sub	sp, #32
 800101c:	af00      	add	r7, sp, #0
    v.XAxis = ((float)HMC5883L_readRegister16(HMC5883L_REG_OUT_X_M) - xOffset) * mgPerDigit;
 800101e:	2003      	movs	r0, #3
 8001020:	f000 f960 	bl	80012e4 <HMC5883L_readRegister16>
 8001024:	4603      	mov	r3, r0
 8001026:	ee07 3a90 	vmov	s15, r3
 800102a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800102e:	4b28      	ldr	r3, [pc, #160]	; (80010d0 <HMC5883L_readNormalize+0xb8>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	ee07 3a90 	vmov	s15, r3
 8001036:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800103a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800103e:	4b25      	ldr	r3, [pc, #148]	; (80010d4 <HMC5883L_readNormalize+0xbc>)
 8001040:	edd3 7a00 	vldr	s15, [r3]
 8001044:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001048:	4b23      	ldr	r3, [pc, #140]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 800104a:	edc3 7a00 	vstr	s15, [r3]
    v.YAxis = ((float)HMC5883L_readRegister16(HMC5883L_REG_OUT_Y_M) - yOffset) * mgPerDigit;
 800104e:	2007      	movs	r0, #7
 8001050:	f000 f948 	bl	80012e4 <HMC5883L_readRegister16>
 8001054:	4603      	mov	r3, r0
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105e:	4b1f      	ldr	r3, [pc, #124]	; (80010dc <HMC5883L_readNormalize+0xc4>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	ee07 3a90 	vmov	s15, r3
 8001066:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800106a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800106e:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <HMC5883L_readNormalize+0xbc>)
 8001070:	edd3 7a00 	vldr	s15, [r3]
 8001074:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001078:	4b17      	ldr	r3, [pc, #92]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 800107a:	edc3 7a01 	vstr	s15, [r3, #4]
    v.ZAxis = (float)HMC5883L_readRegister16(HMC5883L_REG_OUT_Z_M) * mgPerDigit;
 800107e:	2005      	movs	r0, #5
 8001080:	f000 f930 	bl	80012e4 <HMC5883L_readRegister16>
 8001084:	4603      	mov	r3, r0
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800108e:	4b11      	ldr	r3, [pc, #68]	; (80010d4 <HMC5883L_readNormalize+0xbc>)
 8001090:	edd3 7a00 	vldr	s15, [r3]
 8001094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001098:	4b0f      	ldr	r3, [pc, #60]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 800109a:	edc3 7a02 	vstr	s15, [r3, #8]

    return v;
 800109e:	4a0e      	ldr	r2, [pc, #56]	; (80010d8 <HMC5883L_readNormalize+0xc0>)
 80010a0:	f107 0314 	add.w	r3, r7, #20
 80010a4:	ca07      	ldmia	r2, {r0, r1, r2}
 80010a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80010aa:	6979      	ldr	r1, [r7, #20]
 80010ac:	69ba      	ldr	r2, [r7, #24]
 80010ae:	69fb      	ldr	r3, [r7, #28]
 80010b0:	ee06 1a90 	vmov	s13, r1
 80010b4:	ee07 2a10 	vmov	s14, r2
 80010b8:	ee07 3a90 	vmov	s15, r3
}
 80010bc:	eeb0 0a66 	vmov.f32	s0, s13
 80010c0:	eef0 0a47 	vmov.f32	s1, s14
 80010c4:	eeb0 1a67 	vmov.f32	s2, s15
 80010c8:	3720      	adds	r7, #32
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	2000020c 	.word	0x2000020c
 80010d4:	200001fc 	.word	0x200001fc
 80010d8:	20000200 	.word	0x20000200
 80010dc:	20000210 	.word	0x20000210

080010e0 <HMC5883L_setOffset>:

void HMC5883L_setOffset(int xo, int yo)
{
 80010e0:	b480      	push	{r7}
 80010e2:	b083      	sub	sp, #12
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
    xOffset = xo;
 80010ea:	4a06      	ldr	r2, [pc, #24]	; (8001104 <HMC5883L_setOffset+0x24>)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	6013      	str	r3, [r2, #0]
    yOffset = yo;
 80010f0:	4a05      	ldr	r2, [pc, #20]	; (8001108 <HMC5883L_setOffset+0x28>)
 80010f2:	683b      	ldr	r3, [r7, #0]
 80010f4:	6013      	str	r3, [r2, #0]
}
 80010f6:	bf00      	nop
 80010f8:	370c      	adds	r7, #12
 80010fa:	46bd      	mov	sp, r7
 80010fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001100:	4770      	bx	lr
 8001102:	bf00      	nop
 8001104:	2000020c 	.word	0x2000020c
 8001108:	20000210 	.word	0x20000210

0800110c <HMC5883L_setRange>:

void HMC5883L_setRange(hmc5883l_range_t range)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
 8001112:	4603      	mov	r3, r0
 8001114:	71fb      	strb	r3, [r7, #7]
    switch(range)
 8001116:	79fb      	ldrb	r3, [r7, #7]
 8001118:	2b07      	cmp	r3, #7
 800111a:	d833      	bhi.n	8001184 <HMC5883L_setRange+0x78>
 800111c:	a201      	add	r2, pc, #4	; (adr r2, 8001124 <HMC5883L_setRange+0x18>)
 800111e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001122:	bf00      	nop
 8001124:	08001145 	.word	0x08001145
 8001128:	0800114d 	.word	0x0800114d
 800112c:	08001155 	.word	0x08001155
 8001130:	0800115d 	.word	0x0800115d
 8001134:	08001165 	.word	0x08001165
 8001138:	0800116d 	.word	0x0800116d
 800113c:	08001175 	.word	0x08001175
 8001140:	0800117d 	.word	0x0800117d
    {
	case HMC5883L_RANGE_0_88GA:
	    mgPerDigit = 0.73f;
 8001144:	4b15      	ldr	r3, [pc, #84]	; (800119c <HMC5883L_setRange+0x90>)
 8001146:	4a16      	ldr	r2, [pc, #88]	; (80011a0 <HMC5883L_setRange+0x94>)
 8001148:	601a      	str	r2, [r3, #0]
	    break;
 800114a:	e01c      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_1_3GA:
	    mgPerDigit = 0.92f;
 800114c:	4b13      	ldr	r3, [pc, #76]	; (800119c <HMC5883L_setRange+0x90>)
 800114e:	4a15      	ldr	r2, [pc, #84]	; (80011a4 <HMC5883L_setRange+0x98>)
 8001150:	601a      	str	r2, [r3, #0]
	    break;
 8001152:	e018      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_1_9GA:
	    mgPerDigit = 1.22f;
 8001154:	4b11      	ldr	r3, [pc, #68]	; (800119c <HMC5883L_setRange+0x90>)
 8001156:	4a14      	ldr	r2, [pc, #80]	; (80011a8 <HMC5883L_setRange+0x9c>)
 8001158:	601a      	str	r2, [r3, #0]
	    break;
 800115a:	e014      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_2_5GA:
	    mgPerDigit = 1.52f;
 800115c:	4b0f      	ldr	r3, [pc, #60]	; (800119c <HMC5883L_setRange+0x90>)
 800115e:	4a13      	ldr	r2, [pc, #76]	; (80011ac <HMC5883L_setRange+0xa0>)
 8001160:	601a      	str	r2, [r3, #0]
	    break;
 8001162:	e010      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_4GA:
	    mgPerDigit = 2.27f;
 8001164:	4b0d      	ldr	r3, [pc, #52]	; (800119c <HMC5883L_setRange+0x90>)
 8001166:	4a12      	ldr	r2, [pc, #72]	; (80011b0 <HMC5883L_setRange+0xa4>)
 8001168:	601a      	str	r2, [r3, #0]
	    break;
 800116a:	e00c      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_4_7GA:
	    mgPerDigit = 2.56f;
 800116c:	4b0b      	ldr	r3, [pc, #44]	; (800119c <HMC5883L_setRange+0x90>)
 800116e:	4a11      	ldr	r2, [pc, #68]	; (80011b4 <HMC5883L_setRange+0xa8>)
 8001170:	601a      	str	r2, [r3, #0]
	    break;
 8001172:	e008      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_5_6GA:
	    mgPerDigit = 3.03f;
 8001174:	4b09      	ldr	r3, [pc, #36]	; (800119c <HMC5883L_setRange+0x90>)
 8001176:	4a10      	ldr	r2, [pc, #64]	; (80011b8 <HMC5883L_setRange+0xac>)
 8001178:	601a      	str	r2, [r3, #0]
	    break;
 800117a:	e004      	b.n	8001186 <HMC5883L_setRange+0x7a>

	case HMC5883L_RANGE_8_1GA:
	    mgPerDigit = 4.35f;
 800117c:	4b07      	ldr	r3, [pc, #28]	; (800119c <HMC5883L_setRange+0x90>)
 800117e:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <HMC5883L_setRange+0xb0>)
 8001180:	601a      	str	r2, [r3, #0]
	    break;
 8001182:	e000      	b.n	8001186 <HMC5883L_setRange+0x7a>

	default:
	    break;
 8001184:	bf00      	nop
    }

    HMC5883L_writeRegister8(HMC5883L_REG_CONFIG_B, range << 5);
 8001186:	79fb      	ldrb	r3, [r7, #7]
 8001188:	015b      	lsls	r3, r3, #5
 800118a:	b2db      	uxtb	r3, r3
 800118c:	4619      	mov	r1, r3
 800118e:	2001      	movs	r0, #1
 8001190:	f000 f870 	bl	8001274 <HMC5883L_writeRegister8>
}
 8001194:	bf00      	nop
 8001196:	3708      	adds	r7, #8
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	200001fc 	.word	0x200001fc
 80011a0:	3f3ae148 	.word	0x3f3ae148
 80011a4:	3f6b851f 	.word	0x3f6b851f
 80011a8:	3f9c28f6 	.word	0x3f9c28f6
 80011ac:	3fc28f5c 	.word	0x3fc28f5c
 80011b0:	401147ae 	.word	0x401147ae
 80011b4:	4023d70a 	.word	0x4023d70a
 80011b8:	4041eb85 	.word	0x4041eb85
 80011bc:	408b3333 	.word	0x408b3333

080011c0 <HMC5883L_setMeasurementMode>:
{
    return (hmc5883l_range_t)((HMC5883L_readRegister8(HMC5883L_REG_CONFIG_B) >> 5));
}

void HMC5883L_setMeasurementMode(hmc5883l_mode_t mode)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	71fb      	strb	r3, [r7, #7]
    uint8_t value;

    value = HMC5883L_readRegister8(HMC5883L_REG_MODE);
 80011ca:	2002      	movs	r0, #2
 80011cc:	f000 f86e 	bl	80012ac <HMC5883L_readRegister8>
 80011d0:	4603      	mov	r3, r0
 80011d2:	73fb      	strb	r3, [r7, #15]
    value &= 0xFC;
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	f023 0303 	bic.w	r3, r3, #3
 80011da:	73fb      	strb	r3, [r7, #15]
    value |= mode;
 80011dc:	7bfa      	ldrb	r2, [r7, #15]
 80011de:	79fb      	ldrb	r3, [r7, #7]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	73fb      	strb	r3, [r7, #15]

    HMC5883L_writeRegister8(HMC5883L_REG_MODE, value);
 80011e4:	7bfb      	ldrb	r3, [r7, #15]
 80011e6:	4619      	mov	r1, r3
 80011e8:	2002      	movs	r0, #2
 80011ea:	f000 f843 	bl	8001274 <HMC5883L_writeRegister8>
}
 80011ee:	bf00      	nop
 80011f0:	3710      	adds	r7, #16
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <HMC5883L_setDataRate>:

    return (hmc5883l_mode_t)value;
}

void HMC5883L_setDataRate(hmc5883l_dataRate_t dataRate)
{
 80011f6:	b580      	push	{r7, lr}
 80011f8:	b084      	sub	sp, #16
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	4603      	mov	r3, r0
 80011fe:	71fb      	strb	r3, [r7, #7]
    uint8_t value;

    value = HMC5883L_readRegister8(HMC5883L_REG_CONFIG_A);
 8001200:	2000      	movs	r0, #0
 8001202:	f000 f853 	bl	80012ac <HMC5883L_readRegister8>
 8001206:	4603      	mov	r3, r0
 8001208:	73fb      	strb	r3, [r7, #15]
    value &= 0xE3;
 800120a:	7bfb      	ldrb	r3, [r7, #15]
 800120c:	f023 031c 	bic.w	r3, r3, #28
 8001210:	73fb      	strb	r3, [r7, #15]
    value |= (dataRate << 2);
 8001212:	79fb      	ldrb	r3, [r7, #7]
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	b25a      	sxtb	r2, r3
 8001218:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800121c:	4313      	orrs	r3, r2
 800121e:	b25b      	sxtb	r3, r3
 8001220:	73fb      	strb	r3, [r7, #15]

    HMC5883L_writeRegister8(HMC5883L_REG_CONFIG_A, value);
 8001222:	7bfb      	ldrb	r3, [r7, #15]
 8001224:	4619      	mov	r1, r3
 8001226:	2000      	movs	r0, #0
 8001228:	f000 f824 	bl	8001274 <HMC5883L_writeRegister8>
}
 800122c:	bf00      	nop
 800122e:	3710      	adds	r7, #16
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}

08001234 <HMC5883L_setSamples>:

    return (hmc5883l_dataRate_t)value;
}

void HMC5883L_setSamples(hmc5883l_samples_t samples)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;

    value = HMC5883L_readRegister8(HMC5883L_REG_CONFIG_A);
 800123e:	2000      	movs	r0, #0
 8001240:	f000 f834 	bl	80012ac <HMC5883L_readRegister8>
 8001244:	4603      	mov	r3, r0
 8001246:	73fb      	strb	r3, [r7, #15]
    value &= 0x9F;
 8001248:	7bfb      	ldrb	r3, [r7, #15]
 800124a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
 800124e:	73fb      	strb	r3, [r7, #15]
    value |= (samples << 5);
 8001250:	79fb      	ldrb	r3, [r7, #7]
 8001252:	015b      	lsls	r3, r3, #5
 8001254:	b25a      	sxtb	r2, r3
 8001256:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800125a:	4313      	orrs	r3, r2
 800125c:	b25b      	sxtb	r3, r3
 800125e:	73fb      	strb	r3, [r7, #15]

    HMC5883L_writeRegister8(HMC5883L_REG_CONFIG_A, value);
 8001260:	7bfb      	ldrb	r3, [r7, #15]
 8001262:	4619      	mov	r1, r3
 8001264:	2000      	movs	r0, #0
 8001266:	f000 f805 	bl	8001274 <HMC5883L_writeRegister8>
}
 800126a:	bf00      	nop
 800126c:	3710      	adds	r7, #16
 800126e:	46bd      	mov	sp, r7
 8001270:	bd80      	pop	{r7, pc}
	...

08001274 <HMC5883L_writeRegister8>:
    return (hmc5883l_samples_t)value;
}

// Write byte to register
void HMC5883L_writeRegister8(uint8_t reg, uint8_t value)
{
 8001274:	b580      	push	{r7, lr}
 8001276:	b086      	sub	sp, #24
 8001278:	af04      	add	r7, sp, #16
 800127a:	4603      	mov	r3, r0
 800127c:	460a      	mov	r2, r1
 800127e:	71fb      	strb	r3, [r7, #7]
 8001280:	4613      	mov	r3, r2
 8001282:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&I2C, HMC5883L_DEFAULT_ADDRESS, reg, 1 , &value,1,500);
 8001284:	79fb      	ldrb	r3, [r7, #7]
 8001286:	b29a      	uxth	r2, r3
 8001288:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 800128c:	9302      	str	r3, [sp, #8]
 800128e:	2301      	movs	r3, #1
 8001290:	9301      	str	r3, [sp, #4]
 8001292:	1dbb      	adds	r3, r7, #6
 8001294:	9300      	str	r3, [sp, #0]
 8001296:	2301      	movs	r3, #1
 8001298:	213c      	movs	r1, #60	; 0x3c
 800129a:	4803      	ldr	r0, [pc, #12]	; (80012a8 <HMC5883L_writeRegister8+0x34>)
 800129c:	f003 f940 	bl	8004520 <HAL_I2C_Mem_Write>
}
 80012a0:	bf00      	nop
 80012a2:	3708      	adds	r7, #8
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	20000338 	.word	0x20000338

080012ac <HMC5883L_readRegister8>:
    return value;
}

// Read byte from register
uint8_t HMC5883L_readRegister8(uint8_t reg)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af04      	add	r7, sp, #16
 80012b2:	4603      	mov	r3, r0
 80012b4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    HAL_I2C_Mem_Read(&I2C, HMC5883L_DEFAULT_ADDRESS , reg, 1, &value, 1, 500);
 80012b6:	79fb      	ldrb	r3, [r7, #7]
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012be:	9302      	str	r3, [sp, #8]
 80012c0:	2301      	movs	r3, #1
 80012c2:	9301      	str	r3, [sp, #4]
 80012c4:	f107 030f 	add.w	r3, r7, #15
 80012c8:	9300      	str	r3, [sp, #0]
 80012ca:	2301      	movs	r3, #1
 80012cc:	213c      	movs	r1, #60	; 0x3c
 80012ce:	4804      	ldr	r0, [pc, #16]	; (80012e0 <HMC5883L_readRegister8+0x34>)
 80012d0:	f003 fa20 	bl	8004714 <HAL_I2C_Mem_Read>
    return value;
 80012d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80012d6:	4618      	mov	r0, r3
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000338 	.word	0x20000338

080012e4 <HMC5883L_readRegister16>:

// Read word from register
int16_t HMC5883L_readRegister16(uint8_t reg)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af04      	add	r7, sp, #16
 80012ea:	4603      	mov	r3, r0
 80012ec:	71fb      	strb	r3, [r7, #7]
    int16_t value;
	  
	  uint8_t vha[2];
	
    HAL_I2C_Mem_Read(&I2C,  HMC5883L_DEFAULT_ADDRESS, reg, 1, vha, 2, 500);
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	b29a      	uxth	r2, r3
 80012f2:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80012f6:	9302      	str	r3, [sp, #8]
 80012f8:	2302      	movs	r3, #2
 80012fa:	9301      	str	r3, [sp, #4]
 80012fc:	f107 030c 	add.w	r3, r7, #12
 8001300:	9300      	str	r3, [sp, #0]
 8001302:	2301      	movs	r3, #1
 8001304:	213c      	movs	r1, #60	; 0x3c
 8001306:	4808      	ldr	r0, [pc, #32]	; (8001328 <HMC5883L_readRegister16+0x44>)
 8001308:	f003 fa04 	bl	8004714 <HAL_I2C_Mem_Read>
	  
	  value = vha[0] <<8 | vha[1];
 800130c:	7b3b      	ldrb	r3, [r7, #12]
 800130e:	021b      	lsls	r3, r3, #8
 8001310:	b21a      	sxth	r2, r3
 8001312:	7b7b      	ldrb	r3, [r7, #13]
 8001314:	b21b      	sxth	r3, r3
 8001316:	4313      	orrs	r3, r2
 8001318:	81fb      	strh	r3, [r7, #14]
    return value;
 800131a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 800131e:	4618      	mov	r0, r3
 8001320:	3710      	adds	r7, #16
 8001322:	46bd      	mov	sp, r7
 8001324:	bd80      	pop	{r7, pc}
 8001326:	bf00      	nop
 8001328:	20000338 	.word	0x20000338

0800132c <Compass_Init>:

void Compass_Init(){
 800132c:	b580      	push	{r7, lr}
 800132e:	af00      	add	r7, sp, #0
	HMC5883L_setRange (HMC5883L_RANGE_1_3GA);
 8001330:	2001      	movs	r0, #1
 8001332:	f7ff feeb 	bl	800110c <HMC5883L_setRange>
	HMC5883L_setMeasurementMode (HMC5883L_CONTINOUS);
 8001336:	2000      	movs	r0, #0
 8001338:	f7ff ff42 	bl	80011c0 <HMC5883L_setMeasurementMode>
	HMC5883L_setDataRate (HMC5883L_DATARATE_15HZ);
 800133c:	2004      	movs	r0, #4
 800133e:	f7ff ff5a 	bl	80011f6 <HMC5883L_setDataRate>
	HMC5883L_setSamples (HMC5883L_SAMPLES_1);
 8001342:	2000      	movs	r0, #0
 8001344:	f7ff ff76 	bl	8001234 <HMC5883L_setSamples>
	HMC5883L_setOffset (40, -200);
 8001348:	f06f 01c7 	mvn.w	r1, #199	; 0xc7
 800134c:	2028      	movs	r0, #40	; 0x28
 800134e:	f7ff fec7 	bl	80010e0 <HMC5883L_setOffset>
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <calculateHeading>:

void calculateHeading(void){
 8001358:	b5b0      	push	{r4, r5, r7, lr}
 800135a:	af00      	add	r7, sp, #0
	  mag = HMC5883L_readNormalize ();
 800135c:	f7ff fe5c 	bl	8001018 <HMC5883L_readNormalize>
 8001360:	eef0 6a40 	vmov.f32	s13, s0
 8001364:	eeb0 7a60 	vmov.f32	s14, s1
 8001368:	eef0 7a41 	vmov.f32	s15, s2
 800136c:	4b40      	ldr	r3, [pc, #256]	; (8001470 <calculateHeading+0x118>)
 800136e:	edc3 6a00 	vstr	s13, [r3]
 8001372:	ed83 7a01 	vstr	s14, [r3, #4]
 8001376:	edc3 7a02 	vstr	s15, [r3, #8]
//	  printf ("XAxis %0.2f, YAxis %0.2f, ZAxis %0.2f \r\n", mag.XAxis, mag.YAxis, mag.ZAxis);

	  // Calculate heading
	  heading = atan2(mag.YAxis, mag.XAxis);
 800137a:	4b3d      	ldr	r3, [pc, #244]	; (8001470 <calculateHeading+0x118>)
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	4618      	mov	r0, r3
 8001380:	f7ff f8f2 	bl	8000568 <__aeabi_f2d>
 8001384:	4604      	mov	r4, r0
 8001386:	460d      	mov	r5, r1
 8001388:	4b39      	ldr	r3, [pc, #228]	; (8001470 <calculateHeading+0x118>)
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff f8eb 	bl	8000568 <__aeabi_f2d>
 8001392:	4602      	mov	r2, r0
 8001394:	460b      	mov	r3, r1
 8001396:	ec43 2b11 	vmov	d1, r2, r3
 800139a:	ec45 4b10 	vmov	d0, r4, r5
 800139e:	f00c fc65 	bl	800dc6c <atan2>
 80013a2:	ec53 2b10 	vmov	r2, r3, d0
 80013a6:	4610      	mov	r0, r2
 80013a8:	4619      	mov	r1, r3
 80013aa:	f7ff fc2d 	bl	8000c08 <__aeabi_d2f>
 80013ae:	4603      	mov	r3, r0
 80013b0:	4a30      	ldr	r2, [pc, #192]	; (8001474 <calculateHeading+0x11c>)
 80013b2:	6013      	str	r3, [r2, #0]
	  // Formula: (deg + (min / 60.0)) / (180 / M_PI);
	  //declinationAngle = (40.0 + 8.0 + (50.0 / 60.0)) / (180 / M_PI);
	  //declinationAngle = (10.0) / (180 / M_PI);
	  //heading += declinationAngle;
	  // Correct for heading < 0deg and heading > 360deg
	  if (heading < 0)
 80013b4:	4b2f      	ldr	r3, [pc, #188]	; (8001474 <calculateHeading+0x11c>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c2:	d512      	bpl.n	80013ea <calculateHeading+0x92>
	  {
	  heading += 2 * M_PI;
 80013c4:	4b2b      	ldr	r3, [pc, #172]	; (8001474 <calculateHeading+0x11c>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f7ff f8cd 	bl	8000568 <__aeabi_f2d>
 80013ce:	a324      	add	r3, pc, #144	; (adr r3, 8001460 <calculateHeading+0x108>)
 80013d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d4:	f7fe ff6a 	bl	80002ac <__adddf3>
 80013d8:	4602      	mov	r2, r0
 80013da:	460b      	mov	r3, r1
 80013dc:	4610      	mov	r0, r2
 80013de:	4619      	mov	r1, r3
 80013e0:	f7ff fc12 	bl	8000c08 <__aeabi_d2f>
 80013e4:	4603      	mov	r3, r0
 80013e6:	4a23      	ldr	r2, [pc, #140]	; (8001474 <calculateHeading+0x11c>)
 80013e8:	6013      	str	r3, [r2, #0]
	  }
	  if (heading > 2 * M_PI)
 80013ea:	4b22      	ldr	r3, [pc, #136]	; (8001474 <calculateHeading+0x11c>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff f8ba 	bl	8000568 <__aeabi_f2d>
 80013f4:	a31a      	add	r3, pc, #104	; (adr r3, 8001460 <calculateHeading+0x108>)
 80013f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013fa:	f7ff fb9d 	bl	8000b38 <__aeabi_dcmpgt>
 80013fe:	4603      	mov	r3, r0
 8001400:	2b00      	cmp	r3, #0
 8001402:	d012      	beq.n	800142a <calculateHeading+0xd2>
	  {
	  heading -= 2 * M_PI;
 8001404:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <calculateHeading+0x11c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	4618      	mov	r0, r3
 800140a:	f7ff f8ad 	bl	8000568 <__aeabi_f2d>
 800140e:	a314      	add	r3, pc, #80	; (adr r3, 8001460 <calculateHeading+0x108>)
 8001410:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001414:	f7fe ff48 	bl	80002a8 <__aeabi_dsub>
 8001418:	4602      	mov	r2, r0
 800141a:	460b      	mov	r3, r1
 800141c:	4610      	mov	r0, r2
 800141e:	4619      	mov	r1, r3
 8001420:	f7ff fbf2 	bl	8000c08 <__aeabi_d2f>
 8001424:	4603      	mov	r3, r0
 8001426:	4a13      	ldr	r2, [pc, #76]	; (8001474 <calculateHeading+0x11c>)
 8001428:	6013      	str	r3, [r2, #0]
	  }
	  // Convert to degrees
	  headingDegrees = heading * 180/M_PI; // Fix HMC5883L issue with angles
 800142a:	4b12      	ldr	r3, [pc, #72]	; (8001474 <calculateHeading+0x11c>)
 800142c:	edd3 7a00 	vldr	s15, [r3]
 8001430:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001478 <calculateHeading+0x120>
 8001434:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001438:	ee17 0a90 	vmov	r0, s15
 800143c:	f7ff f894 	bl	8000568 <__aeabi_f2d>
 8001440:	a309      	add	r3, pc, #36	; (adr r3, 8001468 <calculateHeading+0x110>)
 8001442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001446:	f7ff fa11 	bl	800086c <__aeabi_ddiv>
 800144a:	4602      	mov	r2, r0
 800144c:	460b      	mov	r3, r1
 800144e:	4610      	mov	r0, r2
 8001450:	4619      	mov	r1, r3
 8001452:	f7ff fbd9 	bl	8000c08 <__aeabi_d2f>
 8001456:	4603      	mov	r3, r0
 8001458:	4a08      	ldr	r2, [pc, #32]	; (800147c <calculateHeading+0x124>)
 800145a:	6013      	str	r3, [r2, #0]
//	  printf ("headingDegrees : %.0f\r\n", headingDegrees);
//	  printf ("headingDegrees : %.0f\r\n", fixedHeadingDegrees);
//	  printf ("headingDegrees : %.0f\r\n", smoothHeadingDegrees);

	  // We need delay ~28ms for allow data rate 30Hz (~33ms)
}
 800145c:	bf00      	nop
 800145e:	bdb0      	pop	{r4, r5, r7, pc}
 8001460:	54442d18 	.word	0x54442d18
 8001464:	401921fb 	.word	0x401921fb
 8001468:	54442d18 	.word	0x54442d18
 800146c:	400921fb 	.word	0x400921fb
 8001470:	20000214 	.word	0x20000214
 8001474:	20000220 	.word	0x20000220
 8001478:	43340000 	.word	0x43340000
 800147c:	20000224 	.word	0x20000224

08001480 <BT_Init>:

extern float headingDegrees;
extern GPS_t GPS;

void BT_Init()
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart7, &rx7_data, sizeof(rx7_data));
 8001484:	2201      	movs	r2, #1
 8001486:	4903      	ldr	r1, [pc, #12]	; (8001494 <BT_Init+0x14>)
 8001488:	4803      	ldr	r0, [pc, #12]	; (8001498 <BT_Init+0x18>)
 800148a:	f006 fb46 	bl	8007b1a <HAL_UART_Receive_IT>
}
 800148e:	bf00      	nop
 8001490:	bd80      	pop	{r7, pc}
 8001492:	bf00      	nop
 8001494:	20000238 	.word	0x20000238
 8001498:	200005c4 	.word	0x200005c4

0800149c <Phone_UART_CallBack>:

void Phone_UART_CallBack(){
 800149c:	b580      	push	{r7, lr}
 800149e:	af00      	add	r7, sp, #0


	// AUTO_MODE_SIGNAL == 'A'
	if((Mode_Flag == CONTROL_MODE || Mode_Flag == WAYPOINT_MODE) && rx7_data==AUTO_MODE_SIGNAL){
 80014a0:	4b78      	ldr	r3, [pc, #480]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014a2:	781b      	ldrb	r3, [r3, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d003      	beq.n	80014b0 <Phone_UART_CallBack+0x14>
 80014a8:	4b76      	ldr	r3, [pc, #472]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014aa:	781b      	ldrb	r3, [r3, #0]
 80014ac:	2b01      	cmp	r3, #1
 80014ae:	d10c      	bne.n	80014ca <Phone_UART_CallBack+0x2e>
 80014b0:	4b75      	ldr	r3, [pc, #468]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	2b41      	cmp	r3, #65	; 0x41
 80014b6:	d108      	bne.n	80014ca <Phone_UART_CallBack+0x2e>
		memset(rx7_buffer, 0, sizeof(rx7_buffer));
 80014b8:	2214      	movs	r2, #20
 80014ba:	2100      	movs	r1, #0
 80014bc:	4873      	ldr	r0, [pc, #460]	; (800168c <Phone_UART_CallBack+0x1f0>)
 80014be:	f007 faef 	bl	8008aa0 <memset>
		Mode_Flag=AUTO_MODE;
 80014c2:	4b70      	ldr	r3, [pc, #448]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014c4:	2202      	movs	r2, #2
 80014c6:	701a      	strb	r2, [r3, #0]
 80014c8:	e028      	b.n	800151c <Phone_UART_CallBack+0x80>

	// WAYPOINT_MODE_SIGNAL == 'W'
	}else if((Mode_Flag == AUTO_MODE || Mode_Flag == CONTROL_MODE) && rx7_data==WAYPOINT_MODE_SIGNAL){
 80014ca:	4b6e      	ldr	r3, [pc, #440]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014cc:	781b      	ldrb	r3, [r3, #0]
 80014ce:	2b02      	cmp	r3, #2
 80014d0:	d003      	beq.n	80014da <Phone_UART_CallBack+0x3e>
 80014d2:	4b6c      	ldr	r3, [pc, #432]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014d4:	781b      	ldrb	r3, [r3, #0]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d10c      	bne.n	80014f4 <Phone_UART_CallBack+0x58>
 80014da:	4b6b      	ldr	r3, [pc, #428]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b57      	cmp	r3, #87	; 0x57
 80014e0:	d108      	bne.n	80014f4 <Phone_UART_CallBack+0x58>
		memset(rx7_buffer, 0, sizeof(rx7_buffer));
 80014e2:	2214      	movs	r2, #20
 80014e4:	2100      	movs	r1, #0
 80014e6:	4869      	ldr	r0, [pc, #420]	; (800168c <Phone_UART_CallBack+0x1f0>)
 80014e8:	f007 fada 	bl	8008aa0 <memset>
		Mode_Flag=WAYPOINT_MODE;
 80014ec:	4b65      	ldr	r3, [pc, #404]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014ee:	2201      	movs	r2, #1
 80014f0:	701a      	strb	r2, [r3, #0]
 80014f2:	e013      	b.n	800151c <Phone_UART_CallBack+0x80>

	// CONTROL_MODE_SIGNAL == 'C'
	}else if((Mode_Flag == AUTO_MODE || Mode_Flag == WAYPOINT_MODE) && rx7_data==CONTROL_MODE_SIGNAL){
 80014f4:	4b63      	ldr	r3, [pc, #396]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	2b02      	cmp	r3, #2
 80014fa:	d003      	beq.n	8001504 <Phone_UART_CallBack+0x68>
 80014fc:	4b61      	ldr	r3, [pc, #388]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b01      	cmp	r3, #1
 8001502:	d10b      	bne.n	800151c <Phone_UART_CallBack+0x80>
 8001504:	4b60      	ldr	r3, [pc, #384]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001506:	781b      	ldrb	r3, [r3, #0]
 8001508:	2b43      	cmp	r3, #67	; 0x43
 800150a:	d107      	bne.n	800151c <Phone_UART_CallBack+0x80>
		memset(rx7_buffer, 0, sizeof(rx7_buffer));
 800150c:	2214      	movs	r2, #20
 800150e:	2100      	movs	r1, #0
 8001510:	485e      	ldr	r0, [pc, #376]	; (800168c <Phone_UART_CallBack+0x1f0>)
 8001512:	f007 fac5 	bl	8008aa0 <memset>
		Mode_Flag=CONTROL_MODE;
 8001516:	4b5b      	ldr	r3, [pc, #364]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 8001518:	2200      	movs	r2, #0
 800151a:	701a      	strb	r2, [r3, #0]
	}


	if(Mode_Flag==CONTROL_MODE){
 800151c:	4b59      	ldr	r3, [pc, #356]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 800151e:	781b      	ldrb	r3, [r3, #0]
 8001520:	2b00      	cmp	r3, #0
 8001522:	d123      	bne.n	800156c <Phone_UART_CallBack+0xd0>
		if (rx7_data != '\n' && rx7_index < sizeof(rx7_buffer)) {
 8001524:	4b58      	ldr	r3, [pc, #352]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001526:	781b      	ldrb	r3, [r3, #0]
 8001528:	2b0a      	cmp	r3, #10
 800152a:	d00f      	beq.n	800154c <Phone_UART_CallBack+0xb0>
 800152c:	4b58      	ldr	r3, [pc, #352]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800152e:	781b      	ldrb	r3, [r3, #0]
 8001530:	2b13      	cmp	r3, #19
 8001532:	d80b      	bhi.n	800154c <Phone_UART_CallBack+0xb0>
			rx7_buffer[rx7_index++] = rx7_data;
 8001534:	4b56      	ldr	r3, [pc, #344]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	1c5a      	adds	r2, r3, #1
 800153a:	b2d1      	uxtb	r1, r2
 800153c:	4a54      	ldr	r2, [pc, #336]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800153e:	7011      	strb	r1, [r2, #0]
 8001540:	461a      	mov	r2, r3
 8001542:	4b51      	ldr	r3, [pc, #324]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001544:	7819      	ldrb	r1, [r3, #0]
 8001546:	4b51      	ldr	r3, [pc, #324]	; (800168c <Phone_UART_CallBack+0x1f0>)
 8001548:	5499      	strb	r1, [r3, r2]
 800154a:	e08e      	b.n	800166a <Phone_UART_CallBack+0x1ce>
		} else {
			rx7_buffer[rx7_index]=0;
 800154c:	4b50      	ldr	r3, [pc, #320]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800154e:	781b      	ldrb	r3, [r3, #0]
 8001550:	461a      	mov	r2, r3
 8001552:	4b4e      	ldr	r3, [pc, #312]	; (800168c <Phone_UART_CallBack+0x1f0>)
 8001554:	2100      	movs	r1, #0
 8001556:	5499      	strb	r1, [r3, r2]
			rx7_index = 0;
 8001558:	4b4d      	ldr	r3, [pc, #308]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800155a:	2200      	movs	r2, #0
 800155c:	701a      	strb	r2, [r3, #0]
			sscanf((const char*)(rx7_buffer+2), "%d", &controlCMD);
 800155e:	4b4d      	ldr	r3, [pc, #308]	; (8001694 <Phone_UART_CallBack+0x1f8>)
 8001560:	4a4d      	ldr	r2, [pc, #308]	; (8001698 <Phone_UART_CallBack+0x1fc>)
 8001562:	494e      	ldr	r1, [pc, #312]	; (800169c <Phone_UART_CallBack+0x200>)
 8001564:	4618      	mov	r0, r3
 8001566:	f008 f943 	bl	80097f0 <siscanf>
 800156a:	e07e      	b.n	800166a <Phone_UART_CallBack+0x1ce>
		}

	}else if(Mode_Flag==WAYPOINT_MODE){
 800156c:	4b45      	ldr	r3, [pc, #276]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	2b01      	cmp	r3, #1
 8001572:	d153      	bne.n	800161c <Phone_UART_CallBack+0x180>
		if (rx7_data != '\n' && rx7_index < sizeof(rx7_buffer)) {
 8001574:	4b44      	ldr	r3, [pc, #272]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001576:	781b      	ldrb	r3, [r3, #0]
 8001578:	2b0a      	cmp	r3, #10
 800157a:	d00f      	beq.n	800159c <Phone_UART_CallBack+0x100>
 800157c:	4b44      	ldr	r3, [pc, #272]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800157e:	781b      	ldrb	r3, [r3, #0]
 8001580:	2b13      	cmp	r3, #19
 8001582:	d80b      	bhi.n	800159c <Phone_UART_CallBack+0x100>
			rx7_buffer[rx7_index++] = rx7_data;
 8001584:	4b42      	ldr	r3, [pc, #264]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	1c5a      	adds	r2, r3, #1
 800158a:	b2d1      	uxtb	r1, r2
 800158c:	4a40      	ldr	r2, [pc, #256]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800158e:	7011      	strb	r1, [r2, #0]
 8001590:	461a      	mov	r2, r3
 8001592:	4b3d      	ldr	r3, [pc, #244]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001594:	7819      	ldrb	r1, [r3, #0]
 8001596:	4b3d      	ldr	r3, [pc, #244]	; (800168c <Phone_UART_CallBack+0x1f0>)
 8001598:	5499      	strb	r1, [r3, r2]
 800159a:	e066      	b.n	800166a <Phone_UART_CallBack+0x1ce>
		} else {
			rx7_buffer[rx7_index]=0;
 800159c:	4b3c      	ldr	r3, [pc, #240]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b3a      	ldr	r3, [pc, #232]	; (800168c <Phone_UART_CallBack+0x1f0>)
 80015a4:	2100      	movs	r1, #0
 80015a6:	5499      	strb	r1, [r3, r2]
			rx7_index = 0;
 80015a8:	4b39      	ldr	r3, [pc, #228]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 80015aa:	2200      	movs	r2, #0
 80015ac:	701a      	strb	r2, [r3, #0]
			sscanf((const char*)(rx7_buffer+1), "%f,%f", &phoneGPS.latitude, &phoneGPS.longitude);
 80015ae:	483c      	ldr	r0, [pc, #240]	; (80016a0 <Phone_UART_CallBack+0x204>)
 80015b0:	4b3c      	ldr	r3, [pc, #240]	; (80016a4 <Phone_UART_CallBack+0x208>)
 80015b2:	4a3d      	ldr	r2, [pc, #244]	; (80016a8 <Phone_UART_CallBack+0x20c>)
 80015b4:	493d      	ldr	r1, [pc, #244]	; (80016ac <Phone_UART_CallBack+0x210>)
 80015b6:	f008 f91b 	bl	80097f0 <siscanf>
			if(phoneGPS.latitude > 34 && phoneGPS.latitude< 38 && phoneGPS.longitude > 126 && phoneGPS.longitude < 130){
 80015ba:	4b3a      	ldr	r3, [pc, #232]	; (80016a4 <Phone_UART_CallBack+0x208>)
 80015bc:	edd3 7a01 	vldr	s15, [r3, #4]
 80015c0:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 80016b0 <Phone_UART_CallBack+0x214>
 80015c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015cc:	dd4d      	ble.n	800166a <Phone_UART_CallBack+0x1ce>
 80015ce:	4b35      	ldr	r3, [pc, #212]	; (80016a4 <Phone_UART_CallBack+0x208>)
 80015d0:	edd3 7a01 	vldr	s15, [r3, #4]
 80015d4:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80016b4 <Phone_UART_CallBack+0x218>
 80015d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015e0:	d543      	bpl.n	800166a <Phone_UART_CallBack+0x1ce>
 80015e2:	4b30      	ldr	r3, [pc, #192]	; (80016a4 <Phone_UART_CallBack+0x208>)
 80015e4:	edd3 7a00 	vldr	s15, [r3]
 80015e8:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80016b8 <Phone_UART_CallBack+0x21c>
 80015ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015f4:	dd39      	ble.n	800166a <Phone_UART_CallBack+0x1ce>
 80015f6:	4b2b      	ldr	r3, [pc, #172]	; (80016a4 <Phone_UART_CallBack+0x208>)
 80015f8:	edd3 7a00 	vldr	s15, [r3]
 80015fc:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80016bc <Phone_UART_CallBack+0x220>
 8001600:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001604:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001608:	d52f      	bpl.n	800166a <Phone_UART_CallBack+0x1ce>
				waypointGPS.latitude=phoneGPS.latitude;
 800160a:	4b26      	ldr	r3, [pc, #152]	; (80016a4 <Phone_UART_CallBack+0x208>)
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	4a2c      	ldr	r2, [pc, #176]	; (80016c0 <Phone_UART_CallBack+0x224>)
 8001610:	6053      	str	r3, [r2, #4]
				waypointGPS.longitude=phoneGPS.longitude;
 8001612:	4b24      	ldr	r3, [pc, #144]	; (80016a4 <Phone_UART_CallBack+0x208>)
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	4a2a      	ldr	r2, [pc, #168]	; (80016c0 <Phone_UART_CallBack+0x224>)
 8001618:	6013      	str	r3, [r2, #0]
 800161a:	e026      	b.n	800166a <Phone_UART_CallBack+0x1ce>
			}
		}

	}else if(Mode_Flag==AUTO_MODE){
 800161c:	4b19      	ldr	r3, [pc, #100]	; (8001684 <Phone_UART_CallBack+0x1e8>)
 800161e:	781b      	ldrb	r3, [r3, #0]
 8001620:	2b02      	cmp	r3, #2
 8001622:	d122      	bne.n	800166a <Phone_UART_CallBack+0x1ce>
		if (rx7_data != '\n' && rx7_index < sizeof(rx7_buffer)) {
 8001624:	4b18      	ldr	r3, [pc, #96]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b0a      	cmp	r3, #10
 800162a:	d00f      	beq.n	800164c <Phone_UART_CallBack+0x1b0>
 800162c:	4b18      	ldr	r3, [pc, #96]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	2b13      	cmp	r3, #19
 8001632:	d80b      	bhi.n	800164c <Phone_UART_CallBack+0x1b0>
			rx7_buffer[rx7_index++] = rx7_data;
 8001634:	4b16      	ldr	r3, [pc, #88]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 8001636:	781b      	ldrb	r3, [r3, #0]
 8001638:	1c5a      	adds	r2, r3, #1
 800163a:	b2d1      	uxtb	r1, r2
 800163c:	4a14      	ldr	r2, [pc, #80]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800163e:	7011      	strb	r1, [r2, #0]
 8001640:	461a      	mov	r2, r3
 8001642:	4b11      	ldr	r3, [pc, #68]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001644:	7819      	ldrb	r1, [r3, #0]
 8001646:	4b11      	ldr	r3, [pc, #68]	; (800168c <Phone_UART_CallBack+0x1f0>)
 8001648:	5499      	strb	r1, [r3, r2]
 800164a:	e00e      	b.n	800166a <Phone_UART_CallBack+0x1ce>
		} else {
			rx7_buffer[rx7_index]=0;
 800164c:	4b10      	ldr	r3, [pc, #64]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800164e:	781b      	ldrb	r3, [r3, #0]
 8001650:	461a      	mov	r2, r3
 8001652:	4b0e      	ldr	r3, [pc, #56]	; (800168c <Phone_UART_CallBack+0x1f0>)
 8001654:	2100      	movs	r1, #0
 8001656:	5499      	strb	r1, [r3, r2]
			rx7_index = 0;
 8001658:	4b0d      	ldr	r3, [pc, #52]	; (8001690 <Phone_UART_CallBack+0x1f4>)
 800165a:	2200      	movs	r2, #0
 800165c:	701a      	strb	r2, [r3, #0]
			sscanf((const char*)(rx7_buffer+1), "%f,%f", &phoneGPS.latitude, &phoneGPS.longitude);
 800165e:	4810      	ldr	r0, [pc, #64]	; (80016a0 <Phone_UART_CallBack+0x204>)
 8001660:	4b10      	ldr	r3, [pc, #64]	; (80016a4 <Phone_UART_CallBack+0x208>)
 8001662:	4a11      	ldr	r2, [pc, #68]	; (80016a8 <Phone_UART_CallBack+0x20c>)
 8001664:	4911      	ldr	r1, [pc, #68]	; (80016ac <Phone_UART_CallBack+0x210>)
 8001666:	f008 f8c3 	bl	80097f0 <siscanf>
		}
	}



	HAL_UART_Transmit(&huart3, &rx7_data, sizeof(rx7_data), 10);
 800166a:	230a      	movs	r3, #10
 800166c:	2201      	movs	r2, #1
 800166e:	4906      	ldr	r1, [pc, #24]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 8001670:	4814      	ldr	r0, [pc, #80]	; (80016c4 <Phone_UART_CallBack+0x228>)
 8001672:	f006 f9c0 	bl	80079f6 <HAL_UART_Transmit>
	HAL_UART_Receive_IT(&huart7, &rx7_data, sizeof(rx7_data));
 8001676:	2201      	movs	r2, #1
 8001678:	4903      	ldr	r1, [pc, #12]	; (8001688 <Phone_UART_CallBack+0x1ec>)
 800167a:	4813      	ldr	r0, [pc, #76]	; (80016c8 <Phone_UART_CallBack+0x22c>)
 800167c:	f006 fa4d 	bl	8007b1a <HAL_UART_Receive_IT>
}
 8001680:	bf00      	nop
 8001682:	bd80      	pop	{r7, pc}
 8001684:	20000251 	.word	0x20000251
 8001688:	20000238 	.word	0x20000238
 800168c:	2000023c 	.word	0x2000023c
 8001690:	20000250 	.word	0x20000250
 8001694:	2000023e 	.word	0x2000023e
 8001698:	20000254 	.word	0x20000254
 800169c:	0800e7f0 	.word	0x0800e7f0
 80016a0:	2000023d 	.word	0x2000023d
 80016a4:	20000228 	.word	0x20000228
 80016a8:	2000022c 	.word	0x2000022c
 80016ac:	0800e7f4 	.word	0x0800e7f4
 80016b0:	42080000 	.word	0x42080000
 80016b4:	42180000 	.word	0x42180000
 80016b8:	42fc0000 	.word	0x42fc0000
 80016bc:	43020000 	.word	0x43020000
 80016c0:	20000230 	.word	0x20000230
 80016c4:	2000064c 	.word	0x2000064c
 80016c8:	200005c4 	.word	0x200005c4

080016cc <transmit_To_Phone>:

void transmit_To_Phone(){
 80016cc:	b580      	push	{r7, lr}
 80016ce:	b0a0      	sub	sp, #128	; 0x80
 80016d0:	af00      	add	r7, sp, #0
	char buf[GPSBUFSIZE] = {0,};
 80016d2:	2300      	movs	r3, #0
 80016d4:	603b      	str	r3, [r7, #0]
 80016d6:	1d3b      	adds	r3, r7, #4
 80016d8:	227c      	movs	r2, #124	; 0x7c
 80016da:	2100      	movs	r1, #0
 80016dc:	4618      	mov	r0, r3
 80016de:	f007 f9df 	bl	8008aa0 <memset>
	sprintf(buf, "A,%.13f\n\r", GPS.dec_latitude);
 80016e2:	4b23      	ldr	r3, [pc, #140]	; (8001770 <transmit_To_Phone+0xa4>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7fe ff3e 	bl	8000568 <__aeabi_f2d>
 80016ec:	4602      	mov	r2, r0
 80016ee:	460b      	mov	r3, r1
 80016f0:	4638      	mov	r0, r7
 80016f2:	4920      	ldr	r1, [pc, #128]	; (8001774 <transmit_To_Phone+0xa8>)
 80016f4:	f008 f85c 	bl	80097b0 <siprintf>
	//HAL_UART_Transmit(&huart3, (unsigned char *)buf, strlen(buf), 10);
	HAL_UART_Transmit(&huart7, (unsigned char *)buf, strlen(buf), 10);
 80016f8:	463b      	mov	r3, r7
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7fe fd78 	bl	80001f0 <strlen>
 8001700:	4603      	mov	r3, r0
 8001702:	b29a      	uxth	r2, r3
 8001704:	4639      	mov	r1, r7
 8001706:	230a      	movs	r3, #10
 8001708:	481b      	ldr	r0, [pc, #108]	; (8001778 <transmit_To_Phone+0xac>)
 800170a:	f006 f974 	bl	80079f6 <HAL_UART_Transmit>
	sprintf(buf, "O,%.13f\n\r", GPS.dec_longitude);
 800170e:	4b18      	ldr	r3, [pc, #96]	; (8001770 <transmit_To_Phone+0xa4>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff28 	bl	8000568 <__aeabi_f2d>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	4638      	mov	r0, r7
 800171e:	4917      	ldr	r1, [pc, #92]	; (800177c <transmit_To_Phone+0xb0>)
 8001720:	f008 f846 	bl	80097b0 <siprintf>
	//HAL_UART_Transmit(&huart3, (unsigned char *)buf, strlen(buf), 10);
	HAL_UART_Transmit(&huart7, (unsigned char *)buf, strlen(buf), 10);
 8001724:	463b      	mov	r3, r7
 8001726:	4618      	mov	r0, r3
 8001728:	f7fe fd62 	bl	80001f0 <strlen>
 800172c:	4603      	mov	r3, r0
 800172e:	b29a      	uxth	r2, r3
 8001730:	4639      	mov	r1, r7
 8001732:	230a      	movs	r3, #10
 8001734:	4810      	ldr	r0, [pc, #64]	; (8001778 <transmit_To_Phone+0xac>)
 8001736:	f006 f95e 	bl	80079f6 <HAL_UART_Transmit>
	sprintf(buf, "C,%.13f\n\r", headingDegrees);
 800173a:	4b11      	ldr	r3, [pc, #68]	; (8001780 <transmit_To_Phone+0xb4>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	4618      	mov	r0, r3
 8001740:	f7fe ff12 	bl	8000568 <__aeabi_f2d>
 8001744:	4602      	mov	r2, r0
 8001746:	460b      	mov	r3, r1
 8001748:	4638      	mov	r0, r7
 800174a:	490e      	ldr	r1, [pc, #56]	; (8001784 <transmit_To_Phone+0xb8>)
 800174c:	f008 f830 	bl	80097b0 <siprintf>
	// transmit data to bluetooth module
	//HAL_UART_Transmit(&huart3, (unsigned char *)buf, strlen(buf), 10);
	HAL_UART_Transmit(&huart7, (unsigned char *)buf, strlen(buf), 10);
 8001750:	463b      	mov	r3, r7
 8001752:	4618      	mov	r0, r3
 8001754:	f7fe fd4c 	bl	80001f0 <strlen>
 8001758:	4603      	mov	r3, r0
 800175a:	b29a      	uxth	r2, r3
 800175c:	4639      	mov	r1, r7
 800175e:	230a      	movs	r3, #10
 8001760:	4805      	ldr	r0, [pc, #20]	; (8001778 <transmit_To_Phone+0xac>)
 8001762:	f006 f948 	bl	80079f6 <HAL_UART_Transmit>

}
 8001766:	bf00      	nop
 8001768:	3780      	adds	r7, #128	; 0x80
 800176a:	46bd      	mov	sp, r7
 800176c:	bd80      	pop	{r7, pc}
 800176e:	bf00      	nop
 8001770:	200002e0 	.word	0x200002e0
 8001774:	0800e7fc 	.word	0x0800e7fc
 8001778:	200005c4 	.word	0x200005c4
 800177c:	0800e808 	.word	0x0800e808
 8001780:	20000224 	.word	0x20000224
 8001784:	0800e814 	.word	0x0800e814

08001788 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b08c      	sub	sp, #48	; 0x30
 800178c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800178e:	f107 031c 	add.w	r3, r7, #28
 8001792:	2200      	movs	r2, #0
 8001794:	601a      	str	r2, [r3, #0]
 8001796:	605a      	str	r2, [r3, #4]
 8001798:	609a      	str	r2, [r3, #8]
 800179a:	60da      	str	r2, [r3, #12]
 800179c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800179e:	2300      	movs	r3, #0
 80017a0:	61bb      	str	r3, [r7, #24]
 80017a2:	4b5b      	ldr	r3, [pc, #364]	; (8001910 <MX_GPIO_Init+0x188>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a6:	4a5a      	ldr	r2, [pc, #360]	; (8001910 <MX_GPIO_Init+0x188>)
 80017a8:	f043 0304 	orr.w	r3, r3, #4
 80017ac:	6313      	str	r3, [r2, #48]	; 0x30
 80017ae:	4b58      	ldr	r3, [pc, #352]	; (8001910 <MX_GPIO_Init+0x188>)
 80017b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017b2:	f003 0304 	and.w	r3, r3, #4
 80017b6:	61bb      	str	r3, [r7, #24]
 80017b8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017ba:	2300      	movs	r3, #0
 80017bc:	617b      	str	r3, [r7, #20]
 80017be:	4b54      	ldr	r3, [pc, #336]	; (8001910 <MX_GPIO_Init+0x188>)
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017c2:	4a53      	ldr	r2, [pc, #332]	; (8001910 <MX_GPIO_Init+0x188>)
 80017c4:	f043 0320 	orr.w	r3, r3, #32
 80017c8:	6313      	str	r3, [r2, #48]	; 0x30
 80017ca:	4b51      	ldr	r3, [pc, #324]	; (8001910 <MX_GPIO_Init+0x188>)
 80017cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ce:	f003 0320 	and.w	r3, r3, #32
 80017d2:	617b      	str	r3, [r7, #20]
 80017d4:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017d6:	2300      	movs	r3, #0
 80017d8:	613b      	str	r3, [r7, #16]
 80017da:	4b4d      	ldr	r3, [pc, #308]	; (8001910 <MX_GPIO_Init+0x188>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	4a4c      	ldr	r2, [pc, #304]	; (8001910 <MX_GPIO_Init+0x188>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6313      	str	r3, [r2, #48]	; 0x30
 80017e6:	4b4a      	ldr	r3, [pc, #296]	; (8001910 <MX_GPIO_Init+0x188>)
 80017e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ea:	f003 0301 	and.w	r3, r3, #1
 80017ee:	613b      	str	r3, [r7, #16]
 80017f0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f2:	2300      	movs	r3, #0
 80017f4:	60fb      	str	r3, [r7, #12]
 80017f6:	4b46      	ldr	r3, [pc, #280]	; (8001910 <MX_GPIO_Init+0x188>)
 80017f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017fa:	4a45      	ldr	r2, [pc, #276]	; (8001910 <MX_GPIO_Init+0x188>)
 80017fc:	f043 0302 	orr.w	r3, r3, #2
 8001800:	6313      	str	r3, [r2, #48]	; 0x30
 8001802:	4b43      	ldr	r3, [pc, #268]	; (8001910 <MX_GPIO_Init+0x188>)
 8001804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001806:	f003 0302 	and.w	r3, r3, #2
 800180a:	60fb      	str	r3, [r7, #12]
 800180c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800180e:	2300      	movs	r3, #0
 8001810:	60bb      	str	r3, [r7, #8]
 8001812:	4b3f      	ldr	r3, [pc, #252]	; (8001910 <MX_GPIO_Init+0x188>)
 8001814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001816:	4a3e      	ldr	r2, [pc, #248]	; (8001910 <MX_GPIO_Init+0x188>)
 8001818:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800181c:	6313      	str	r3, [r2, #48]	; 0x30
 800181e:	4b3c      	ldr	r3, [pc, #240]	; (8001910 <MX_GPIO_Init+0x188>)
 8001820:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001822:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001826:	60bb      	str	r3, [r7, #8]
 8001828:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800182a:	2300      	movs	r3, #0
 800182c:	607b      	str	r3, [r7, #4]
 800182e:	4b38      	ldr	r3, [pc, #224]	; (8001910 <MX_GPIO_Init+0x188>)
 8001830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001832:	4a37      	ldr	r2, [pc, #220]	; (8001910 <MX_GPIO_Init+0x188>)
 8001834:	f043 0310 	orr.w	r3, r3, #16
 8001838:	6313      	str	r3, [r2, #48]	; 0x30
 800183a:	4b35      	ldr	r3, [pc, #212]	; (8001910 <MX_GPIO_Init+0x188>)
 800183c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183e:	f003 0310 	and.w	r3, r3, #16
 8001842:	607b      	str	r3, [r7, #4]
 8001844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001846:	2300      	movs	r3, #0
 8001848:	603b      	str	r3, [r7, #0]
 800184a:	4b31      	ldr	r3, [pc, #196]	; (8001910 <MX_GPIO_Init+0x188>)
 800184c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800184e:	4a30      	ldr	r2, [pc, #192]	; (8001910 <MX_GPIO_Init+0x188>)
 8001850:	f043 0308 	orr.w	r3, r3, #8
 8001854:	6313      	str	r3, [r2, #48]	; 0x30
 8001856:	4b2e      	ldr	r3, [pc, #184]	; (8001910 <MX_GPIO_Init+0x188>)
 8001858:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800185a:	f003 0308 	and.w	r3, r3, #8
 800185e:	603b      	str	r3, [r7, #0]
 8001860:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12, GPIO_PIN_RESET);
 8001862:	2200      	movs	r2, #0
 8001864:	f44f 519c 	mov.w	r1, #4992	; 0x1380
 8001868:	482a      	ldr	r0, [pc, #168]	; (8001914 <MX_GPIO_Init+0x18c>)
 800186a:	f002 fcfb 	bl	8004264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800186e:	2200      	movs	r2, #0
 8001870:	f244 0181 	movw	r1, #16513	; 0x4081
 8001874:	4828      	ldr	r0, [pc, #160]	; (8001918 <MX_GPIO_Init+0x190>)
 8001876:	f002 fcf5 	bl	8004264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 800187a:	2200      	movs	r2, #0
 800187c:	2103      	movs	r1, #3
 800187e:	4827      	ldr	r0, [pc, #156]	; (800191c <MX_GPIO_Init+0x194>)
 8001880:	f002 fcf0 	bl	8004264 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);
 8001884:	2200      	movs	r2, #0
 8001886:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 800188a:	4825      	ldr	r0, [pc, #148]	; (8001920 <MX_GPIO_Init+0x198>)
 800188c:	f002 fcea 	bl	8004264 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PF7 PF8 PF9 PF12 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_12;
 8001890:	f44f 539c 	mov.w	r3, #4992	; 0x1380
 8001894:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001896:	2301      	movs	r3, #1
 8001898:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800189a:	2300      	movs	r3, #0
 800189c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800189e:	2300      	movs	r3, #0
 80018a0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80018a2:	f107 031c 	add.w	r3, r7, #28
 80018a6:	4619      	mov	r1, r3
 80018a8:	481a      	ldr	r0, [pc, #104]	; (8001914 <MX_GPIO_Init+0x18c>)
 80018aa:	f002 fb2f 	bl	8003f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB14 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_14|GPIO_PIN_7;
 80018ae:	f244 0381 	movw	r3, #16513	; 0x4081
 80018b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018b4:	2301      	movs	r3, #1
 80018b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018b8:	2300      	movs	r3, #0
 80018ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018c0:	f107 031c 	add.w	r3, r7, #28
 80018c4:	4619      	mov	r1, r3
 80018c6:	4814      	ldr	r0, [pc, #80]	; (8001918 <MX_GPIO_Init+0x190>)
 80018c8:	f002 fb20 	bl	8003f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG0 PG1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018cc:	2303      	movs	r3, #3
 80018ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018d0:	2301      	movs	r3, #1
 80018d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018d4:	2300      	movs	r3, #0
 80018d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018d8:	2300      	movs	r3, #0
 80018da:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80018dc:	f107 031c 	add.w	r3, r7, #28
 80018e0:	4619      	mov	r1, r3
 80018e2:	480e      	ldr	r0, [pc, #56]	; (800191c <MX_GPIO_Init+0x194>)
 80018e4:	f002 fb12 	bl	8003f0c <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80018e8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80018ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80018ee:	2301      	movs	r3, #1
 80018f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	2300      	movs	r3, #0
 80018f8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018fa:	f107 031c 	add.w	r3, r7, #28
 80018fe:	4619      	mov	r1, r3
 8001900:	4807      	ldr	r0, [pc, #28]	; (8001920 <MX_GPIO_Init+0x198>)
 8001902:	f002 fb03 	bl	8003f0c <HAL_GPIO_Init>

}
 8001906:	bf00      	nop
 8001908:	3730      	adds	r7, #48	; 0x30
 800190a:	46bd      	mov	sp, r7
 800190c:	bd80      	pop	{r7, pc}
 800190e:	bf00      	nop
 8001910:	40023800 	.word	0x40023800
 8001914:	40021400 	.word	0x40021400
 8001918:	40020400 	.word	0x40020400
 800191c:	40021800 	.word	0x40021800
 8001920:	40020c00 	.word	0x40020c00

08001924 <GPS_Init>:
/*	CDC_Transmit_FS((unsigned char *) buf, (uint16_t) strlen(buf));*/
}
#endif

void GPS_Init()
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001928:	2201      	movs	r2, #1
 800192a:	4903      	ldr	r1, [pc, #12]	; (8001938 <GPS_Init+0x14>)
 800192c:	4803      	ldr	r0, [pc, #12]	; (800193c <GPS_Init+0x18>)
 800192e:	f006 f8f4 	bl	8007b1a <HAL_UART_Receive_IT>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}
 8001936:	bf00      	nop
 8001938:	20000258 	.word	0x20000258
 800193c:	20000608 	.word	0x20000608

08001940 <GPS_UART_CallBack>:


void GPS_UART_CallBack(){
 8001940:	b580      	push	{r7, lr}
 8001942:	af00      	add	r7, sp, #0
	if (rx_data != '\n' && rx_index < sizeof(rx_buffer)) {
 8001944:	4b16      	ldr	r3, [pc, #88]	; (80019a0 <GPS_UART_CallBack+0x60>)
 8001946:	781b      	ldrb	r3, [r3, #0]
 8001948:	2b0a      	cmp	r3, #10
 800194a:	d010      	beq.n	800196e <GPS_UART_CallBack+0x2e>
 800194c:	4b15      	ldr	r3, [pc, #84]	; (80019a4 <GPS_UART_CallBack+0x64>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	b25b      	sxtb	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	db0b      	blt.n	800196e <GPS_UART_CallBack+0x2e>
		rx_buffer[rx_index++] = rx_data;
 8001956:	4b13      	ldr	r3, [pc, #76]	; (80019a4 <GPS_UART_CallBack+0x64>)
 8001958:	781b      	ldrb	r3, [r3, #0]
 800195a:	1c5a      	adds	r2, r3, #1
 800195c:	b2d1      	uxtb	r1, r2
 800195e:	4a11      	ldr	r2, [pc, #68]	; (80019a4 <GPS_UART_CallBack+0x64>)
 8001960:	7011      	strb	r1, [r2, #0]
 8001962:	461a      	mov	r2, r3
 8001964:	4b0e      	ldr	r3, [pc, #56]	; (80019a0 <GPS_UART_CallBack+0x60>)
 8001966:	7819      	ldrb	r1, [r3, #0]
 8001968:	4b0f      	ldr	r3, [pc, #60]	; (80019a8 <GPS_UART_CallBack+0x68>)
 800196a:	5499      	strb	r1, [r3, r2]
 800196c:	e010      	b.n	8001990 <GPS_UART_CallBack+0x50>

/*		#if (GPS_DEBUG == 1)*/

/*		#endif*/

		if(GPS_validate((char*) rx_buffer)){
 800196e:	480e      	ldr	r0, [pc, #56]	; (80019a8 <GPS_UART_CallBack+0x68>)
 8001970:	f000 f81e 	bl	80019b0 <GPS_validate>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d002      	beq.n	8001980 <GPS_UART_CallBack+0x40>

//			GPS_print((char*)rx_buffer);

			GPS_parse((char*) rx_buffer);
 800197a:	480b      	ldr	r0, [pc, #44]	; (80019a8 <GPS_UART_CallBack+0x68>)
 800197c:	f000 f87a 	bl	8001a74 <GPS_parse>
		}
		rx_index = 0;
 8001980:	4b08      	ldr	r3, [pc, #32]	; (80019a4 <GPS_UART_CallBack+0x64>)
 8001982:	2200      	movs	r2, #0
 8001984:	701a      	strb	r2, [r3, #0]
		memset(rx_buffer, 0, sizeof(rx_buffer));
 8001986:	2280      	movs	r2, #128	; 0x80
 8001988:	2100      	movs	r1, #0
 800198a:	4807      	ldr	r0, [pc, #28]	; (80019a8 <GPS_UART_CallBack+0x68>)
 800198c:	f007 f888 	bl	8008aa0 <memset>
	}
	HAL_UART_Receive_IT(GPS_USART, &rx_data, 1);
 8001990:	2201      	movs	r2, #1
 8001992:	4903      	ldr	r1, [pc, #12]	; (80019a0 <GPS_UART_CallBack+0x60>)
 8001994:	4805      	ldr	r0, [pc, #20]	; (80019ac <GPS_UART_CallBack+0x6c>)
 8001996:	f006 f8c0 	bl	8007b1a <HAL_UART_Receive_IT>
}
 800199a:	bf00      	nop
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	20000258 	.word	0x20000258
 80019a4:	200002dc 	.word	0x200002dc
 80019a8:	2000025c 	.word	0x2000025c
 80019ac:	20000608 	.word	0x20000608

080019b0 <GPS_validate>:


int GPS_validate(char *nmeastr){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80019bc:	2300      	movs	r3, #0
 80019be:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80019c0:	697b      	ldr	r3, [r7, #20]
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	4413      	add	r3, r2
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	2b24      	cmp	r3, #36	; 0x24
 80019ca:	d103      	bne.n	80019d4 <GPS_validate+0x24>
        i++;
 80019cc:	697b      	ldr	r3, [r7, #20]
 80019ce:	3301      	adds	r3, #1
 80019d0:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80019d2:	e00c      	b.n	80019ee <GPS_validate+0x3e>
        return 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	e047      	b.n	8001a68 <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80019d8:	697b      	ldr	r3, [r7, #20]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	4413      	add	r3, r2
 80019de:	781b      	ldrb	r3, [r3, #0]
 80019e0:	461a      	mov	r2, r3
 80019e2:	693b      	ldr	r3, [r7, #16]
 80019e4:	4053      	eors	r3, r2
 80019e6:	613b      	str	r3, [r7, #16]
        i++;
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	3301      	adds	r3, #1
 80019ec:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80019ee:	697b      	ldr	r3, [r7, #20]
 80019f0:	687a      	ldr	r2, [r7, #4]
 80019f2:	4413      	add	r3, r2
 80019f4:	781b      	ldrb	r3, [r3, #0]
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d008      	beq.n	8001a0c <GPS_validate+0x5c>
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	687a      	ldr	r2, [r7, #4]
 80019fe:	4413      	add	r3, r2
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b2a      	cmp	r3, #42	; 0x2a
 8001a04:	d002      	beq.n	8001a0c <GPS_validate+0x5c>
 8001a06:	697b      	ldr	r3, [r7, #20]
 8001a08:	2b4a      	cmp	r3, #74	; 0x4a
 8001a0a:	dde5      	ble.n	80019d8 <GPS_validate+0x28>
    }

    if(i >= 75){
 8001a0c:	697b      	ldr	r3, [r7, #20]
 8001a0e:	2b4a      	cmp	r3, #74	; 0x4a
 8001a10:	dd01      	ble.n	8001a16 <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8001a12:	2300      	movs	r3, #0
 8001a14:	e028      	b.n	8001a68 <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8001a16:	697b      	ldr	r3, [r7, #20]
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	781b      	ldrb	r3, [r3, #0]
 8001a1e:	2b2a      	cmp	r3, #42	; 0x2a
 8001a20:	d119      	bne.n	8001a56 <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8001a22:	697b      	ldr	r3, [r7, #20]
 8001a24:	3301      	adds	r3, #1
 8001a26:	687a      	ldr	r2, [r7, #4]
 8001a28:	4413      	add	r3, r2
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8001a2e:	697b      	ldr	r3, [r7, #20]
 8001a30:	3302      	adds	r3, #2
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	4413      	add	r3, r2
 8001a36:	781b      	ldrb	r3, [r3, #0]
 8001a38:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8001a3e:	f107 0308 	add.w	r3, r7, #8
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	490a      	ldr	r1, [pc, #40]	; (8001a70 <GPS_validate+0xc0>)
 8001a46:	4618      	mov	r0, r3
 8001a48:	f007 feb2 	bl	80097b0 <siprintf>
    return((checkcalcstr[0] == check[0])
 8001a4c:	7a3a      	ldrb	r2, [r7, #8]
 8001a4e:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d108      	bne.n	8001a66 <GPS_validate+0xb6>
 8001a54:	e001      	b.n	8001a5a <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8001a56:	2300      	movs	r3, #0
 8001a58:	e006      	b.n	8001a68 <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8001a5a:	7a7a      	ldrb	r2, [r7, #9]
 8001a5c:	7b7b      	ldrb	r3, [r7, #13]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d101      	bne.n	8001a66 <GPS_validate+0xb6>
 8001a62:	2301      	movs	r3, #1
 8001a64:	e000      	b.n	8001a68 <GPS_validate+0xb8>
 8001a66:	2300      	movs	r3, #0
}
 8001a68:	4618      	mov	r0, r3
 8001a6a:	3718      	adds	r7, #24
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bd80      	pop	{r7, pc}
 8001a70:	0800e838 	.word	0x0800e838

08001a74 <GPS_parse>:

void GPS_parse(char *GPSstrParse){
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b08a      	sub	sp, #40	; 0x28
 8001a78:	af08      	add	r7, sp, #32
 8001a7a:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GPGGA", 6)){
 8001a7c:	2206      	movs	r2, #6
 8001a7e:	494b      	ldr	r1, [pc, #300]	; (8001bac <GPS_parse+0x138>)
 8001a80:	6878      	ldr	r0, [r7, #4]
 8001a82:	f007 ff26 	bl	80098d2 <strncmp>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d139      	bne.n	8001b00 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GPGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8001a8c:	4b48      	ldr	r3, [pc, #288]	; (8001bb0 <GPS_parse+0x13c>)
 8001a8e:	9307      	str	r3, [sp, #28]
 8001a90:	4b48      	ldr	r3, [pc, #288]	; (8001bb4 <GPS_parse+0x140>)
 8001a92:	9306      	str	r3, [sp, #24]
 8001a94:	4b48      	ldr	r3, [pc, #288]	; (8001bb8 <GPS_parse+0x144>)
 8001a96:	9305      	str	r3, [sp, #20]
 8001a98:	4b48      	ldr	r3, [pc, #288]	; (8001bbc <GPS_parse+0x148>)
 8001a9a:	9304      	str	r3, [sp, #16]
 8001a9c:	4b48      	ldr	r3, [pc, #288]	; (8001bc0 <GPS_parse+0x14c>)
 8001a9e:	9303      	str	r3, [sp, #12]
 8001aa0:	4b48      	ldr	r3, [pc, #288]	; (8001bc4 <GPS_parse+0x150>)
 8001aa2:	9302      	str	r3, [sp, #8]
 8001aa4:	4b48      	ldr	r3, [pc, #288]	; (8001bc8 <GPS_parse+0x154>)
 8001aa6:	9301      	str	r3, [sp, #4]
 8001aa8:	4b48      	ldr	r3, [pc, #288]	; (8001bcc <GPS_parse+0x158>)
 8001aaa:	9300      	str	r3, [sp, #0]
 8001aac:	4b48      	ldr	r3, [pc, #288]	; (8001bd0 <GPS_parse+0x15c>)
 8001aae:	4a49      	ldr	r2, [pc, #292]	; (8001bd4 <GPS_parse+0x160>)
 8001ab0:	4949      	ldr	r1, [pc, #292]	; (8001bd8 <GPS_parse+0x164>)
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f007 fe9c 	bl	80097f0 <siscanf>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	dd72      	ble.n	8001ba4 <GPS_parse+0x130>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8001abe:	4b47      	ldr	r3, [pc, #284]	; (8001bdc <GPS_parse+0x168>)
 8001ac0:	edd3 7a04 	vldr	s15, [r3, #16]
 8001ac4:	4b45      	ldr	r3, [pc, #276]	; (8001bdc <GPS_parse+0x168>)
 8001ac6:	7e1b      	ldrb	r3, [r3, #24]
 8001ac8:	4618      	mov	r0, r3
 8001aca:	eeb0 0a67 	vmov.f32	s0, s15
 8001ace:	f000 f8a9 	bl	8001c24 <GPS_nmea_to_dec>
 8001ad2:	eef0 7a40 	vmov.f32	s15, s0
 8001ad6:	4b41      	ldr	r3, [pc, #260]	; (8001bdc <GPS_parse+0x168>)
 8001ad8:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8001adc:	4b3f      	ldr	r3, [pc, #252]	; (8001bdc <GPS_parse+0x168>)
 8001ade:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ae2:	4b3e      	ldr	r3, [pc, #248]	; (8001bdc <GPS_parse+0x168>)
 8001ae4:	7e5b      	ldrb	r3, [r3, #25]
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	eeb0 0a67 	vmov.f32	s0, s15
 8001aec:	f000 f89a 	bl	8001c24 <GPS_nmea_to_dec>
 8001af0:	eef0 7a40 	vmov.f32	s15, s0
 8001af4:	4b39      	ldr	r3, [pc, #228]	; (8001bdc <GPS_parse+0x168>)
 8001af6:	edc3 7a00 	vstr	s15, [r3]

    		transmit_To_Phone();
 8001afa:	f7ff fde7 	bl	80016cc <transmit_To_Phone>

			// transmit data to huart3 for check
/*			HAL_UART_Transmit(&huart3, (unsigned char *)buf, strlen(buf), 10);*/
    		return;
 8001afe:	e051      	b.n	8001ba4 <GPS_parse+0x130>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GPRMC", 6)){
 8001b00:	2206      	movs	r2, #6
 8001b02:	4937      	ldr	r1, [pc, #220]	; (8001be0 <GPS_parse+0x16c>)
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f007 fee4 	bl	80098d2 <strncmp>
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d114      	bne.n	8001b3a <GPS_parse+0xc6>
    	if(sscanf(GPSstrParse, "$GPRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1)
 8001b10:	4b34      	ldr	r3, [pc, #208]	; (8001be4 <GPS_parse+0x170>)
 8001b12:	9305      	str	r3, [sp, #20]
 8001b14:	4b34      	ldr	r3, [pc, #208]	; (8001be8 <GPS_parse+0x174>)
 8001b16:	9304      	str	r3, [sp, #16]
 8001b18:	4b34      	ldr	r3, [pc, #208]	; (8001bec <GPS_parse+0x178>)
 8001b1a:	9303      	str	r3, [sp, #12]
 8001b1c:	4b29      	ldr	r3, [pc, #164]	; (8001bc4 <GPS_parse+0x150>)
 8001b1e:	9302      	str	r3, [sp, #8]
 8001b20:	4b29      	ldr	r3, [pc, #164]	; (8001bc8 <GPS_parse+0x154>)
 8001b22:	9301      	str	r3, [sp, #4]
 8001b24:	4b29      	ldr	r3, [pc, #164]	; (8001bcc <GPS_parse+0x158>)
 8001b26:	9300      	str	r3, [sp, #0]
 8001b28:	4b29      	ldr	r3, [pc, #164]	; (8001bd0 <GPS_parse+0x15c>)
 8001b2a:	4a2a      	ldr	r2, [pc, #168]	; (8001bd4 <GPS_parse+0x160>)
 8001b2c:	4930      	ldr	r1, [pc, #192]	; (8001bf0 <GPS_parse+0x17c>)
 8001b2e:	6878      	ldr	r0, [r7, #4]
 8001b30:	f007 fe5e 	bl	80097f0 <siscanf>
 8001b34:	4603      	mov	r3, r0
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	e034      	b.n	8001ba4 <GPS_parse+0x130>
    		return;

    }
    else if (!strncmp(GPSstrParse, "$GPGLL", 6)){
 8001b3a:	2206      	movs	r2, #6
 8001b3c:	492d      	ldr	r1, [pc, #180]	; (8001bf4 <GPS_parse+0x180>)
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f007 fec7 	bl	80098d2 <strncmp>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d110      	bne.n	8001b6c <GPS_parse+0xf8>
        if(sscanf(GPSstrParse, "$GPGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1)
 8001b4a:	4b2b      	ldr	r3, [pc, #172]	; (8001bf8 <GPS_parse+0x184>)
 8001b4c:	9303      	str	r3, [sp, #12]
 8001b4e:	4b21      	ldr	r3, [pc, #132]	; (8001bd4 <GPS_parse+0x160>)
 8001b50:	9302      	str	r3, [sp, #8]
 8001b52:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <GPS_parse+0x150>)
 8001b54:	9301      	str	r3, [sp, #4]
 8001b56:	4b1c      	ldr	r3, [pc, #112]	; (8001bc8 <GPS_parse+0x154>)
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	4b1c      	ldr	r3, [pc, #112]	; (8001bcc <GPS_parse+0x158>)
 8001b5c:	4a1c      	ldr	r2, [pc, #112]	; (8001bd0 <GPS_parse+0x15c>)
 8001b5e:	4927      	ldr	r1, [pc, #156]	; (8001bfc <GPS_parse+0x188>)
 8001b60:	6878      	ldr	r0, [r7, #4]
 8001b62:	f007 fe45 	bl	80097f0 <siscanf>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	e01b      	b.n	8001ba4 <GPS_parse+0x130>
            return;
    }
    else if (!strncmp(GPSstrParse, "$GPVTG", 6)){
 8001b6c:	2206      	movs	r2, #6
 8001b6e:	4924      	ldr	r1, [pc, #144]	; (8001c00 <GPS_parse+0x18c>)
 8001b70:	6878      	ldr	r0, [r7, #4]
 8001b72:	f007 feae 	bl	80098d2 <strncmp>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d113      	bne.n	8001ba4 <GPS_parse+0x130>
        if(sscanf(GPSstrParse, "$GPVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8001b7c:	4b21      	ldr	r3, [pc, #132]	; (8001c04 <GPS_parse+0x190>)
 8001b7e:	9305      	str	r3, [sp, #20]
 8001b80:	4b21      	ldr	r3, [pc, #132]	; (8001c08 <GPS_parse+0x194>)
 8001b82:	9304      	str	r3, [sp, #16]
 8001b84:	4b21      	ldr	r3, [pc, #132]	; (8001c0c <GPS_parse+0x198>)
 8001b86:	9303      	str	r3, [sp, #12]
 8001b88:	4b18      	ldr	r3, [pc, #96]	; (8001bec <GPS_parse+0x178>)
 8001b8a:	9302      	str	r3, [sp, #8]
 8001b8c:	4b20      	ldr	r3, [pc, #128]	; (8001c10 <GPS_parse+0x19c>)
 8001b8e:	9301      	str	r3, [sp, #4]
 8001b90:	4b20      	ldr	r3, [pc, #128]	; (8001c14 <GPS_parse+0x1a0>)
 8001b92:	9300      	str	r3, [sp, #0]
 8001b94:	4b20      	ldr	r3, [pc, #128]	; (8001c18 <GPS_parse+0x1a4>)
 8001b96:	4a21      	ldr	r2, [pc, #132]	; (8001c1c <GPS_parse+0x1a8>)
 8001b98:	4921      	ldr	r1, [pc, #132]	; (8001c20 <GPS_parse+0x1ac>)
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	f007 fe28 	bl	80097f0 <siscanf>
 8001ba0:	4603      	mov	r3, r0
 8001ba2:	2b00      	cmp	r3, #0
            return;
    }
}
 8001ba4:	3708      	adds	r7, #8
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	0800e840 	.word	0x0800e840
 8001bb0:	2000030c 	.word	0x2000030c
 8001bb4:	20000308 	.word	0x20000308
 8001bb8:	20000304 	.word	0x20000304
 8001bbc:	20000300 	.word	0x20000300
 8001bc0:	200002fc 	.word	0x200002fc
 8001bc4:	200002f9 	.word	0x200002f9
 8001bc8:	200002ec 	.word	0x200002ec
 8001bcc:	200002f8 	.word	0x200002f8
 8001bd0:	200002f0 	.word	0x200002f0
 8001bd4:	200002f4 	.word	0x200002f4
 8001bd8:	0800e848 	.word	0x0800e848
 8001bdc:	200002e0 	.word	0x200002e0
 8001be0:	0800e828 	.word	0x0800e828
 8001be4:	20000318 	.word	0x20000318
 8001be8:	20000314 	.word	0x20000314
 8001bec:	20000310 	.word	0x20000310
 8001bf0:	0800e870 	.word	0x0800e870
 8001bf4:	0800e890 	.word	0x0800e890
 8001bf8:	2000031c 	.word	0x2000031c
 8001bfc:	0800e898 	.word	0x0800e898
 8001c00:	0800e8b4 	.word	0x0800e8b4
 8001c04:	20000334 	.word	0x20000334
 8001c08:	20000330 	.word	0x20000330
 8001c0c:	2000032d 	.word	0x2000032d
 8001c10:	2000032c 	.word	0x2000032c
 8001c14:	20000328 	.word	0x20000328
 8001c18:	20000324 	.word	0x20000324
 8001c1c:	20000320 	.word	0x20000320
 8001c20:	0800e8bc 	.word	0x0800e8bc

08001c24 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8001c24:	b480      	push	{r7}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001c2e:	4603      	mov	r3, r0
 8001c30:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8001c32:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c36:	eddf 6a20 	vldr	s13, [pc, #128]	; 8001cb8 <GPS_nmea_to_dec+0x94>
 8001c3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c3e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001c42:	ee17 3a90 	vmov	r3, s15
 8001c46:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8001c48:	693b      	ldr	r3, [r7, #16]
 8001c4a:	2264      	movs	r2, #100	; 0x64
 8001c4c:	fb02 f303 	mul.w	r3, r2, r3
 8001c50:	ee07 3a90 	vmov	s15, r3
 8001c54:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c58:	ed97 7a01 	vldr	s14, [r7, #4]
 8001c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001c60:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8001c64:	ed97 7a03 	vldr	s14, [r7, #12]
 8001c68:	eddf 6a14 	vldr	s13, [pc, #80]	; 8001cbc <GPS_nmea_to_dec+0x98>
 8001c6c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c70:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8001c74:	693b      	ldr	r3, [r7, #16]
 8001c76:	ee07 3a90 	vmov	s15, r3
 8001c7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c7e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c86:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8001c8a:	78fb      	ldrb	r3, [r7, #3]
 8001c8c:	2b53      	cmp	r3, #83	; 0x53
 8001c8e:	d002      	beq.n	8001c96 <GPS_nmea_to_dec+0x72>
 8001c90:	78fb      	ldrb	r3, [r7, #3]
 8001c92:	2b57      	cmp	r3, #87	; 0x57
 8001c94:	d105      	bne.n	8001ca2 <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8001c96:	edd7 7a05 	vldr	s15, [r7, #20]
 8001c9a:	eef1 7a67 	vneg.f32	s15, s15
 8001c9e:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	ee07 3a90 	vmov	s15, r3
}
 8001ca8:	eeb0 0a67 	vmov.f32	s0, s15
 8001cac:	371c      	adds	r7, #28
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb4:	4770      	bx	lr
 8001cb6:	bf00      	nop
 8001cb8:	42c80000 	.word	0x42c80000
 8001cbc:	42700000 	.word	0x42700000

08001cc0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cc6:	4a1c      	ldr	r2, [pc, #112]	; (8001d38 <MX_I2C1_Init+0x78>)
 8001cc8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001cca:	4b1a      	ldr	r3, [pc, #104]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001ccc:	4a1b      	ldr	r2, [pc, #108]	; (8001d3c <MX_I2C1_Init+0x7c>)
 8001cce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cd0:	4b18      	ldr	r3, [pc, #96]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001cd6:	4b17      	ldr	r3, [pc, #92]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cdc:	4b15      	ldr	r3, [pc, #84]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cde:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001ce2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ce4:	4b13      	ldr	r3, [pc, #76]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001cea:	4b12      	ldr	r3, [pc, #72]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cec:	2200      	movs	r2, #0
 8001cee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001cf0:	4b10      	ldr	r3, [pc, #64]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cf6:	4b0f      	ldr	r3, [pc, #60]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cf8:	2200      	movs	r2, #0
 8001cfa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001cfc:	480d      	ldr	r0, [pc, #52]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001cfe:	f002 facb 	bl	8004298 <HAL_I2C_Init>
 8001d02:	4603      	mov	r3, r0
 8001d04:	2b00      	cmp	r3, #0
 8001d06:	d001      	beq.n	8001d0c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001d08:	f000 fcc4 	bl	8002694 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d0c:	2100      	movs	r1, #0
 8001d0e:	4809      	ldr	r0, [pc, #36]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001d10:	f003 fa81 	bl	8005216 <HAL_I2CEx_ConfigAnalogFilter>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001d1a:	f000 fcbb 	bl	8002694 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001d1e:	2100      	movs	r1, #0
 8001d20:	4804      	ldr	r0, [pc, #16]	; (8001d34 <MX_I2C1_Init+0x74>)
 8001d22:	f003 fab4 	bl	800528e <HAL_I2CEx_ConfigDigitalFilter>
 8001d26:	4603      	mov	r3, r0
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d001      	beq.n	8001d30 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001d2c:	f000 fcb2 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001d30:	bf00      	nop
 8001d32:	bd80      	pop	{r7, pc}
 8001d34:	20000338 	.word	0x20000338
 8001d38:	40005400 	.word	0x40005400
 8001d3c:	000186a0 	.word	0x000186a0

08001d40 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	b08a      	sub	sp, #40	; 0x28
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d48:	f107 0314 	add.w	r3, r7, #20
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	601a      	str	r2, [r3, #0]
 8001d50:	605a      	str	r2, [r3, #4]
 8001d52:	609a      	str	r2, [r3, #8]
 8001d54:	60da      	str	r2, [r3, #12]
 8001d56:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	4a19      	ldr	r2, [pc, #100]	; (8001dc4 <HAL_I2C_MspInit+0x84>)
 8001d5e:	4293      	cmp	r3, r2
 8001d60:	d12c      	bne.n	8001dbc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d62:	2300      	movs	r3, #0
 8001d64:	613b      	str	r3, [r7, #16]
 8001d66:	4b18      	ldr	r3, [pc, #96]	; (8001dc8 <HAL_I2C_MspInit+0x88>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d6a:	4a17      	ldr	r2, [pc, #92]	; (8001dc8 <HAL_I2C_MspInit+0x88>)
 8001d6c:	f043 0302 	orr.w	r3, r3, #2
 8001d70:	6313      	str	r3, [r2, #48]	; 0x30
 8001d72:	4b15      	ldr	r3, [pc, #84]	; (8001dc8 <HAL_I2C_MspInit+0x88>)
 8001d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d76:	f003 0302 	and.w	r3, r3, #2
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d7e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001d82:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001d84:	2312      	movs	r3, #18
 8001d86:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d88:	2301      	movs	r3, #1
 8001d8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001d90:	2304      	movs	r3, #4
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d94:	f107 0314 	add.w	r3, r7, #20
 8001d98:	4619      	mov	r1, r3
 8001d9a:	480c      	ldr	r0, [pc, #48]	; (8001dcc <HAL_I2C_MspInit+0x8c>)
 8001d9c:	f002 f8b6 	bl	8003f0c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001da0:	2300      	movs	r3, #0
 8001da2:	60fb      	str	r3, [r7, #12]
 8001da4:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <HAL_I2C_MspInit+0x88>)
 8001da6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001da8:	4a07      	ldr	r2, [pc, #28]	; (8001dc8 <HAL_I2C_MspInit+0x88>)
 8001daa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001dae:	6413      	str	r3, [r2, #64]	; 0x40
 8001db0:	4b05      	ldr	r3, [pc, #20]	; (8001dc8 <HAL_I2C_MspInit+0x88>)
 8001db2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001db4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001db8:	60fb      	str	r3, [r7, #12]
 8001dba:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	3728      	adds	r7, #40	; 0x28
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	40005400 	.word	0x40005400
 8001dc8:	40023800 	.word	0x40023800
 8001dcc:	40020400 	.word	0x40020400

08001dd0 <__io_putchar>:
  #define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
  #define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
PUTCHAR_PROTOTYPE
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b082      	sub	sp, #8
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the EVAL_COM1 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001dd8:	1d39      	adds	r1, r7, #4
 8001dda:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dde:	2201      	movs	r2, #1
 8001de0:	4803      	ldr	r0, [pc, #12]	; (8001df0 <__io_putchar+0x20>)
 8001de2:	f005 fe08 	bl	80079f6 <HAL_UART_Transmit>

  return ch;
 8001de6:	687b      	ldr	r3, [r7, #4]
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	2000064c 	.word	0x2000064c

08001df4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b084      	sub	sp, #16
 8001df8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dfa:	f001 fe4d 	bl	8003a98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dfe:	f000 f8a3 	bl	8001f48 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e02:	f7ff fcc1 	bl	8001788 <MX_GPIO_Init>
  MX_RTC_Init();
 8001e06:	f000 fe45 	bl	8002a94 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8001e0a:	f001 fcdb 	bl	80037c4 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 8001e0e:	f001 fd03 	bl	8003818 <MX_USART3_UART_Init>
  MX_UART7_Init();
 8001e12:	f001 fcad 	bl	8003770 <MX_UART7_Init>
  MX_I2C1_Init();
 8001e16:	f7ff ff53 	bl	8001cc0 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001e1a:	f001 f9f9 	bl	8003210 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001e1e:	f001 fa8d 	bl	800333c <MX_TIM3_Init>
  MX_TIM1_Init();
 8001e22:	f001 f981 	bl	8003128 <MX_TIM1_Init>
  MX_TIM4_Init();
 8001e26:	f001 faf9 	bl	800341c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */


  GPS_Init();
 8001e2a:	f7ff fd7b 	bl	8001924 <GPS_Init>
  BT_Init();
 8001e2e:	f7ff fb27 	bl	8001480 <BT_Init>
  Compass_Init();
 8001e32:	f7ff fa7b 	bl	800132c <Compass_Init>
  Motor_Init();
 8001e36:	f000 fe11 	bl	8002a5c <Motor_Init>

  uint32_t start_tick = HAL_GetTick();
 8001e3a:	f001 fe93 	bl	8003b64 <HAL_GetTick>
 8001e3e:	60f8      	str	r0, [r7, #12]
  uint32_t current_tick;

  HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1);
 8001e40:	2100      	movs	r1, #0
 8001e42:	4839      	ldr	r0, [pc, #228]	; (8001f28 <main+0x134>)
 8001e44:	f004 fbfe 	bl	8006644 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim4, TIM_CHANNEL_1);
 8001e48:	2100      	movs	r1, #0
 8001e4a:	4838      	ldr	r0, [pc, #224]	; (8001f2c <main+0x138>)
 8001e4c:	f004 fbfa 	bl	8006644 <HAL_TIM_IC_Start_IT>
  HAL_TIM_IC_Start_IT(&htim1, TIM_CHANNEL_1);
 8001e50:	2100      	movs	r1, #0
 8001e52:	4837      	ldr	r0, [pc, #220]	; (8001f30 <main+0x13c>)
 8001e54:	f004 fbf6 	bl	8006644 <HAL_TIM_IC_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  current_tick = HAL_GetTick();
 8001e58:	f001 fe84 	bl	8003b64 <HAL_GetTick>
 8001e5c:	6078      	str	r0, [r7, #4]
	  if(current_tick - start_tick >= 70){
 8001e5e:	687a      	ldr	r2, [r7, #4]
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	1ad3      	subs	r3, r2, r3
 8001e64:	2b45      	cmp	r3, #69	; 0x45
 8001e66:	d90b      	bls.n	8001e80 <main+0x8c>
		  calculateHeading();
 8001e68:	f7ff fa76 	bl	8001358 <calculateHeading>

		  HCSR04_Read_1();
 8001e6c:	f000 fa6e 	bl	800234c <HCSR04_Read_1>
		  HCSR04_Read_2();
 8001e70:	f000 fa8c 	bl	800238c <HCSR04_Read_2>
		  HCSR04_Read_3();
 8001e74:	f000 faaa 	bl	80023cc <HCSR04_Read_3>
		  Average_Difference();
 8001e78:	f000 fb16 	bl	80024a8 <Average_Difference>

		  start_tick = current_tick;
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	60fb      	str	r3, [r7, #12]
	  }


	  if(Mode_Flag==CONTROL_MODE){
 8001e80:	4b2c      	ldr	r3, [pc, #176]	; (8001f34 <main+0x140>)
 8001e82:	781b      	ldrb	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d138      	bne.n	8001efa <main+0x106>
		  Move(controlCMD);
 8001e88:	4b2b      	ldr	r3, [pc, #172]	; (8001f38 <main+0x144>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f000 fc07 	bl	80026a0 <Move>

		  if(Distance[0] < 30){
 8001e92:	4b2a      	ldr	r3, [pc, #168]	; (8001f3c <main+0x148>)
 8001e94:	881b      	ldrh	r3, [r3, #0]
 8001e96:	2b1d      	cmp	r3, #29
 8001e98:	d810      	bhi.n	8001ebc <main+0xc8>
			  emergency=1;
 8001e9a:	2301      	movs	r3, #1
 8001e9c:	817b      	strh	r3, [r7, #10]
			  turn = Distance[1] > Distance[2]? RIGHT : LEFT;
 8001e9e:	4b27      	ldr	r3, [pc, #156]	; (8001f3c <main+0x148>)
 8001ea0:	885a      	ldrh	r2, [r3, #2]
 8001ea2:	4b26      	ldr	r3, [pc, #152]	; (8001f3c <main+0x148>)
 8001ea4:	889b      	ldrh	r3, [r3, #4]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d901      	bls.n	8001eae <main+0xba>
 8001eaa:	2302      	movs	r3, #2
 8001eac:	e000      	b.n	8001eb0 <main+0xbc>
 8001eae:	2304      	movs	r3, #4
 8001eb0:	727b      	strb	r3, [r7, #9]
			  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, 1);
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	2101      	movs	r1, #1
 8001eb6:	4822      	ldr	r0, [pc, #136]	; (8001f40 <main+0x14c>)
 8001eb8:	f002 f9d4 	bl	8004264 <HAL_GPIO_WritePin>
		  }

		  if(emergency==1){
 8001ebc:	897b      	ldrh	r3, [r7, #10]
 8001ebe:	2b01      	cmp	r3, #1
 8001ec0:	d1ca      	bne.n	8001e58 <main+0x64>
			  if(Distance[0] < 30){
 8001ec2:	4b1e      	ldr	r3, [pc, #120]	; (8001f3c <main+0x148>)
 8001ec4:	881b      	ldrh	r3, [r3, #0]
 8001ec6:	2b1d      	cmp	r3, #29
 8001ec8:	d807      	bhi.n	8001eda <main+0xe6>
				  Move(turn);
 8001eca:	7a7b      	ldrb	r3, [r7, #9]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f000 fbe7 	bl	80026a0 <Move>
				  HAL_Delay(100);
 8001ed2:	2064      	movs	r0, #100	; 0x64
 8001ed4:	f001 fe52 	bl	8003b7c <HAL_Delay>
 8001ed8:	e7be      	b.n	8001e58 <main+0x64>

			  }else {
				  Move(turn);
 8001eda:	7a7b      	ldrb	r3, [r7, #9]
 8001edc:	4618      	mov	r0, r3
 8001ede:	f000 fbdf 	bl	80026a0 <Move>
				  HAL_Delay(700);
 8001ee2:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8001ee6:	f001 fe49 	bl	8003b7c <HAL_Delay>
				  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_0, 0);
 8001eea:	2200      	movs	r2, #0
 8001eec:	2101      	movs	r1, #1
 8001eee:	4814      	ldr	r0, [pc, #80]	; (8001f40 <main+0x14c>)
 8001ef0:	f002 f9b8 	bl	8004264 <HAL_GPIO_WritePin>
				  emergency=0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	817b      	strh	r3, [r7, #10]
 8001ef8:	e7ae      	b.n	8001e58 <main+0x64>
			  }
		  }



	  }else if(Mode_Flag==WAYPOINT_MODE){
 8001efa:	4b0e      	ldr	r3, [pc, #56]	; (8001f34 <main+0x140>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	2b01      	cmp	r3, #1
 8001f00:	d1aa      	bne.n	8001e58 <main+0x64>
		  if(waypointGPS.latitude!=0 && waypointGPS.latitude!=0){
 8001f02:	4b10      	ldr	r3, [pc, #64]	; (8001f44 <main+0x150>)
 8001f04:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f08:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f10:	d0a2      	beq.n	8001e58 <main+0x64>
 8001f12:	4b0c      	ldr	r3, [pc, #48]	; (8001f44 <main+0x150>)
 8001f14:	edd3 7a01 	vldr	s15, [r3, #4]
 8001f18:	eef5 7a40 	vcmp.f32	s15, #0.0
 8001f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f20:	d09a      	beq.n	8001e58 <main+0x64>
			  SelfDriving();
 8001f22:	f000 fe09 	bl	8002b38 <SelfDriving>
	  current_tick = HAL_GetTick();
 8001f26:	e797      	b.n	8001e58 <main+0x64>
 8001f28:	20000534 	.word	0x20000534
 8001f2c:	2000057c 	.word	0x2000057c
 8001f30:	200004a4 	.word	0x200004a4
 8001f34:	20000251 	.word	0x20000251
 8001f38:	20000254 	.word	0x20000254
 8001f3c:	200003b4 	.word	0x200003b4
 8001f40:	40021800 	.word	0x40021800
 8001f44:	20000230 	.word	0x20000230

08001f48 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f48:	b580      	push	{r7, lr}
 8001f4a:	b094      	sub	sp, #80	; 0x50
 8001f4c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f4e:	f107 0320 	add.w	r3, r7, #32
 8001f52:	2230      	movs	r2, #48	; 0x30
 8001f54:	2100      	movs	r1, #0
 8001f56:	4618      	mov	r0, r3
 8001f58:	f006 fda2 	bl	8008aa0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f5c:	f107 030c 	add.w	r3, r7, #12
 8001f60:	2200      	movs	r2, #0
 8001f62:	601a      	str	r2, [r3, #0]
 8001f64:	605a      	str	r2, [r3, #4]
 8001f66:	609a      	str	r2, [r3, #8]
 8001f68:	60da      	str	r2, [r3, #12]
 8001f6a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	60bb      	str	r3, [r7, #8]
 8001f70:	4b2c      	ldr	r3, [pc, #176]	; (8002024 <SystemClock_Config+0xdc>)
 8001f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f74:	4a2b      	ldr	r2, [pc, #172]	; (8002024 <SystemClock_Config+0xdc>)
 8001f76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f7a:	6413      	str	r3, [r2, #64]	; 0x40
 8001f7c:	4b29      	ldr	r3, [pc, #164]	; (8002024 <SystemClock_Config+0xdc>)
 8001f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f84:	60bb      	str	r3, [r7, #8]
 8001f86:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f88:	2300      	movs	r3, #0
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	4b26      	ldr	r3, [pc, #152]	; (8002028 <SystemClock_Config+0xe0>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a25      	ldr	r2, [pc, #148]	; (8002028 <SystemClock_Config+0xe0>)
 8001f92:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001f96:	6013      	str	r3, [r2, #0]
 8001f98:	4b23      	ldr	r3, [pc, #140]	; (8002028 <SystemClock_Config+0xe0>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001fa0:	607b      	str	r3, [r7, #4]
 8001fa2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8001fa4:	2306      	movs	r3, #6
 8001fa6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001fa8:	2301      	movs	r3, #1
 8001faa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001fac:	2301      	movs	r3, #1
 8001fae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001fb0:	2310      	movs	r3, #16
 8001fb2:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001fb4:	2302      	movs	r3, #2
 8001fb6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001fbc:	2308      	movs	r3, #8
 8001fbe:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001fc0:	23b4      	movs	r3, #180	; 0xb4
 8001fc2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fc8:	2304      	movs	r3, #4
 8001fca:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fcc:	f107 0320 	add.w	r3, r7, #32
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f003 f9eb 	bl	80053ac <HAL_RCC_OscConfig>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d001      	beq.n	8001fe0 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001fdc:	f000 fb5a 	bl	8002694 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001fe0:	f003 f994 	bl	800530c <HAL_PWREx_EnableOverDrive>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001fea:	f000 fb53 	bl	8002694 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fee:	230f      	movs	r3, #15
 8001ff0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001ffa:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001ffe:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002000:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002004:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002006:	f107 030c 	add.w	r3, r7, #12
 800200a:	2105      	movs	r1, #5
 800200c:	4618      	mov	r0, r3
 800200e:	f003 fc45 	bl	800589c <HAL_RCC_ClockConfig>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d001      	beq.n	800201c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8002018:	f000 fb3c 	bl	8002694 <Error_Handler>
  }
}
 800201c:	bf00      	nop
 800201e:	3750      	adds	r7, #80	; 0x50
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40023800 	.word	0x40023800
 8002028:	40007000 	.word	0x40007000

0800202c <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b082      	sub	sp, #8
 8002030:	af00      	add	r7, sp, #0
 8002032:	6078      	str	r0, [r7, #4]
	if(huart == &huart2) GPS_UART_CallBack();
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a08      	ldr	r2, [pc, #32]	; (8002058 <HAL_UART_RxCpltCallback+0x2c>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d101      	bne.n	8002040 <HAL_UART_RxCpltCallback+0x14>
 800203c:	f7ff fc80 	bl	8001940 <GPS_UART_CallBack>
	if(huart->Instance == UART7) Phone_UART_CallBack();
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a05      	ldr	r2, [pc, #20]	; (800205c <HAL_UART_RxCpltCallback+0x30>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d101      	bne.n	800204e <HAL_UART_RxCpltCallback+0x22>
 800204a:	f7ff fa27 	bl	800149c <Phone_UART_CallBack>

}
 800204e:	bf00      	nop
 8002050:	3708      	adds	r7, #8
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	bf00      	nop
 8002058:	20000608 	.word	0x20000608
 800205c:	40007800 	.word	0x40007800

08002060 <HAL_TIM_IC_CaptureCallback>:

void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b082      	sub	sp, #8
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM3 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4a82      	ldr	r2, [pc, #520]	; (8002278 <HAL_TIM_IC_CaptureCallback+0x218>)
 800206e:	4293      	cmp	r3, r2
 8002070:	d16a      	bne.n	8002148 <HAL_TIM_IC_CaptureCallback+0xe8>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	7f1b      	ldrb	r3, [r3, #28]
 8002076:	2b01      	cmp	r3, #1
 8002078:	d166      	bne.n	8002148 <HAL_TIM_IC_CaptureCallback+0xe8>
	{
		if (Is_First_Captured[0]==0) // if the first value is not captured
 800207a:	4b80      	ldr	r3, [pc, #512]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d11a      	bne.n	80020b8 <HAL_TIM_IC_CaptureCallback+0x58>
		{
			IC_Val1[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8002082:	2100      	movs	r1, #0
 8002084:	6878      	ldr	r0, [r7, #4]
 8002086:	f004 ff33 	bl	8006ef0 <HAL_TIM_ReadCapturedValue>
 800208a:	4603      	mov	r3, r0
 800208c:	4a7c      	ldr	r2, [pc, #496]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 800208e:	6013      	str	r3, [r2, #0]
			Is_First_Captured[0] = 1;  // set the first captured as true
 8002090:	4b7a      	ldr	r3, [pc, #488]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8002092:	2201      	movs	r2, #1
 8002094:	701a      	strb	r2, [r3, #0]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	6a1a      	ldr	r2, [r3, #32]
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	f022 020a 	bic.w	r2, r2, #10
 80020a4:	621a      	str	r2, [r3, #32]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	6a1a      	ldr	r2, [r3, #32]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f042 0202 	orr.w	r2, r2, #2
 80020b4:	621a      	str	r2, [r3, #32]
		if (Is_First_Captured[0]==0) // if the first value is not captured
 80020b6:	e138      	b.n	800232a <HAL_TIM_IC_CaptureCallback+0x2ca>
		}

		else if (Is_First_Captured[0]==1)   // if the first is already captured
 80020b8:	4b70      	ldr	r3, [pc, #448]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	2b01      	cmp	r3, #1
 80020be:	f040 8134 	bne.w	800232a <HAL_TIM_IC_CaptureCallback+0x2ca>
		{
			IC_Val2[0] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80020c2:	2100      	movs	r1, #0
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f004 ff13 	bl	8006ef0 <HAL_TIM_ReadCapturedValue>
 80020ca:	4603      	mov	r3, r0
 80020cc:	4a6d      	ldr	r2, [pc, #436]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80020ce:	6013      	str	r3, [r2, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	2200      	movs	r2, #0
 80020d6:	625a      	str	r2, [r3, #36]	; 0x24

			if (IC_Val2[0] > IC_Val1[0])
 80020d8:	4b6a      	ldr	r3, [pc, #424]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b68      	ldr	r3, [pc, #416]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	429a      	cmp	r2, r3
 80020e2:	d907      	bls.n	80020f4 <HAL_TIM_IC_CaptureCallback+0x94>
			{
				Difference[0] = IC_Val2[0]-IC_Val1[0];
 80020e4:	4b67      	ldr	r3, [pc, #412]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	4b65      	ldr	r3, [pc, #404]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	1ad3      	subs	r3, r2, r3
 80020ee:	4a66      	ldr	r2, [pc, #408]	; (8002288 <HAL_TIM_IC_CaptureCallback+0x228>)
 80020f0:	6013      	str	r3, [r2, #0]
 80020f2:	e00f      	b.n	8002114 <HAL_TIM_IC_CaptureCallback+0xb4>
			}

			else if (IC_Val1[0] > IC_Val2[0])
 80020f4:	4b62      	ldr	r3, [pc, #392]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 80020f6:	681a      	ldr	r2, [r3, #0]
 80020f8:	4b62      	ldr	r3, [pc, #392]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d909      	bls.n	8002114 <HAL_TIM_IC_CaptureCallback+0xb4>
			{
				Difference[0] = (0xffff - IC_Val1[0]) + IC_Val2[0];
 8002100:	4b60      	ldr	r3, [pc, #384]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 8002102:	681a      	ldr	r2, [r3, #0]
 8002104:	4b5e      	ldr	r3, [pc, #376]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 8002106:	681b      	ldr	r3, [r3, #0]
 8002108:	1ad3      	subs	r3, r2, r3
 800210a:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 800210e:	33ff      	adds	r3, #255	; 0xff
 8002110:	4a5d      	ldr	r2, [pc, #372]	; (8002288 <HAL_TIM_IC_CaptureCallback+0x228>)
 8002112:	6013      	str	r3, [r2, #0]
			}

			//Distance[0] = Difference[0] * .034/2;
			Is_First_Captured[0] = 0; // set it back to false
 8002114:	4b59      	ldr	r3, [pc, #356]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8002116:	2200      	movs	r2, #0
 8002118:	701a      	strb	r2, [r3, #0]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	6a1a      	ldr	r2, [r3, #32]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f022 020a 	bic.w	r2, r2, #10
 8002128:	621a      	str	r2, [r3, #32]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	6a12      	ldr	r2, [r2, #32]
 8002134:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim3, TIM_IT_CC1);
 8002136:	4b55      	ldr	r3, [pc, #340]	; (800228c <HAL_TIM_IC_CaptureCallback+0x22c>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	68da      	ldr	r2, [r3, #12]
 800213c:	4b53      	ldr	r3, [pc, #332]	; (800228c <HAL_TIM_IC_CaptureCallback+0x22c>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 0202 	bic.w	r2, r2, #2
 8002144:	60da      	str	r2, [r3, #12]
		if (Is_First_Captured[0]==0) // if the first value is not captured
 8002146:	e0f0      	b.n	800232a <HAL_TIM_IC_CaptureCallback+0x2ca>
		}
	}

	else if (htim->Instance == TIM4 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	4a50      	ldr	r2, [pc, #320]	; (8002290 <HAL_TIM_IC_CaptureCallback+0x230>)
 800214e:	4293      	cmp	r3, r2
 8002150:	d16a      	bne.n	8002228 <HAL_TIM_IC_CaptureCallback+0x1c8>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	7f1b      	ldrb	r3, [r3, #28]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d166      	bne.n	8002228 <HAL_TIM_IC_CaptureCallback+0x1c8>
	{
		if (Is_First_Captured[1]==0) // if the first value is not captured
 800215a:	4b48      	ldr	r3, [pc, #288]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 800215c:	785b      	ldrb	r3, [r3, #1]
 800215e:	2b00      	cmp	r3, #0
 8002160:	d11a      	bne.n	8002198 <HAL_TIM_IC_CaptureCallback+0x138>
		{
			IC_Val1[1] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8002162:	2100      	movs	r1, #0
 8002164:	6878      	ldr	r0, [r7, #4]
 8002166:	f004 fec3 	bl	8006ef0 <HAL_TIM_ReadCapturedValue>
 800216a:	4603      	mov	r3, r0
 800216c:	4a44      	ldr	r2, [pc, #272]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 800216e:	6053      	str	r3, [r2, #4]
			Is_First_Captured[1] = 1;  // set the first captured as true
 8002170:	4b42      	ldr	r3, [pc, #264]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8002172:	2201      	movs	r2, #1
 8002174:	705a      	strb	r2, [r3, #1]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6a1a      	ldr	r2, [r3, #32]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f022 020a 	bic.w	r2, r2, #10
 8002184:	621a      	str	r2, [r3, #32]
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	6a1a      	ldr	r2, [r3, #32]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	f042 0202 	orr.w	r2, r2, #2
 8002194:	621a      	str	r2, [r3, #32]
		if (Is_First_Captured[1]==0) // if the first value is not captured
 8002196:	e0ca      	b.n	800232e <HAL_TIM_IC_CaptureCallback+0x2ce>
		}

		else if (Is_First_Captured[1]==1)   // if the first is already captured
 8002198:	4b38      	ldr	r3, [pc, #224]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 800219a:	785b      	ldrb	r3, [r3, #1]
 800219c:	2b01      	cmp	r3, #1
 800219e:	f040 80c6 	bne.w	800232e <HAL_TIM_IC_CaptureCallback+0x2ce>
		{
			IC_Val2[1] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80021a2:	2100      	movs	r1, #0
 80021a4:	6878      	ldr	r0, [r7, #4]
 80021a6:	f004 fea3 	bl	8006ef0 <HAL_TIM_ReadCapturedValue>
 80021aa:	4603      	mov	r3, r0
 80021ac:	4a35      	ldr	r2, [pc, #212]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80021ae:	6053      	str	r3, [r2, #4]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	2200      	movs	r2, #0
 80021b6:	625a      	str	r2, [r3, #36]	; 0x24

			if (IC_Val2[1] > IC_Val1[1])
 80021b8:	4b32      	ldr	r3, [pc, #200]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80021ba:	685a      	ldr	r2, [r3, #4]
 80021bc:	4b30      	ldr	r3, [pc, #192]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	429a      	cmp	r2, r3
 80021c2:	d907      	bls.n	80021d4 <HAL_TIM_IC_CaptureCallback+0x174>
			{
				Difference[1] = IC_Val2[1]-IC_Val1[1];
 80021c4:	4b2f      	ldr	r3, [pc, #188]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80021c6:	685a      	ldr	r2, [r3, #4]
 80021c8:	4b2d      	ldr	r3, [pc, #180]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	1ad3      	subs	r3, r2, r3
 80021ce:	4a2e      	ldr	r2, [pc, #184]	; (8002288 <HAL_TIM_IC_CaptureCallback+0x228>)
 80021d0:	6053      	str	r3, [r2, #4]
 80021d2:	e00f      	b.n	80021f4 <HAL_TIM_IC_CaptureCallback+0x194>
			}

			else if (IC_Val1[1] > IC_Val2[1])
 80021d4:	4b2a      	ldr	r3, [pc, #168]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 80021d6:	685a      	ldr	r2, [r3, #4]
 80021d8:	4b2a      	ldr	r3, [pc, #168]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	429a      	cmp	r2, r3
 80021de:	d909      	bls.n	80021f4 <HAL_TIM_IC_CaptureCallback+0x194>
			{
				Difference[1] = (0xffff - IC_Val1[1]) + IC_Val2[1];
 80021e0:	4b28      	ldr	r3, [pc, #160]	; (8002284 <HAL_TIM_IC_CaptureCallback+0x224>)
 80021e2:	685a      	ldr	r2, [r3, #4]
 80021e4:	4b26      	ldr	r3, [pc, #152]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	1ad3      	subs	r3, r2, r3
 80021ea:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80021ee:	33ff      	adds	r3, #255	; 0xff
 80021f0:	4a25      	ldr	r2, [pc, #148]	; (8002288 <HAL_TIM_IC_CaptureCallback+0x228>)
 80021f2:	6053      	str	r3, [r2, #4]
			}

			//Distance[1] = Difference[1] * .034/2;
			Is_First_Captured[1] = 0; // set it back to false
 80021f4:	4b21      	ldr	r3, [pc, #132]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	705a      	strb	r2, [r3, #1]

			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	6a1a      	ldr	r2, [r3, #32]
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	f022 020a 	bic.w	r2, r2, #10
 8002208:	621a      	str	r2, [r3, #32]
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	6a12      	ldr	r2, [r2, #32]
 8002214:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim4, TIM_IT_CC1);
 8002216:	4b1f      	ldr	r3, [pc, #124]	; (8002294 <HAL_TIM_IC_CaptureCallback+0x234>)
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68da      	ldr	r2, [r3, #12]
 800221c:	4b1d      	ldr	r3, [pc, #116]	; (8002294 <HAL_TIM_IC_CaptureCallback+0x234>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f022 0202 	bic.w	r2, r2, #2
 8002224:	60da      	str	r2, [r3, #12]
		if (Is_First_Captured[1]==0) // if the first value is not captured
 8002226:	e082      	b.n	800232e <HAL_TIM_IC_CaptureCallback+0x2ce>
		}
	}

	else if (htim->Instance == TIM1 && htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a1a      	ldr	r2, [pc, #104]	; (8002298 <HAL_TIM_IC_CaptureCallback+0x238>)
 800222e:	4293      	cmp	r3, r2
 8002230:	d17e      	bne.n	8002330 <HAL_TIM_IC_CaptureCallback+0x2d0>
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	7f1b      	ldrb	r3, [r3, #28]
 8002236:	2b01      	cmp	r3, #1
 8002238:	d17a      	bne.n	8002330 <HAL_TIM_IC_CaptureCallback+0x2d0>
	{
		if (Is_First_Captured[2]==0) // if the first value is not captured
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 800223c:	789b      	ldrb	r3, [r3, #2]
 800223e:	2b00      	cmp	r3, #0
 8002240:	d12c      	bne.n	800229c <HAL_TIM_IC_CaptureCallback+0x23c>
		{
			IC_Val1[2] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 8002242:	2100      	movs	r1, #0
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f004 fe53 	bl	8006ef0 <HAL_TIM_ReadCapturedValue>
 800224a:	4603      	mov	r3, r0
 800224c:	4a0c      	ldr	r2, [pc, #48]	; (8002280 <HAL_TIM_IC_CaptureCallback+0x220>)
 800224e:	6093      	str	r3, [r2, #8]
			Is_First_Captured[2] = 1;  // set the first captured as true
 8002250:	4b0a      	ldr	r3, [pc, #40]	; (800227c <HAL_TIM_IC_CaptureCallback+0x21c>)
 8002252:	2201      	movs	r2, #1
 8002254:	709a      	strb	r2, [r3, #2]
			// Now change the polarity to falling edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_FALLING);
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	6a1a      	ldr	r2, [r3, #32]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f022 020a 	bic.w	r2, r2, #10
 8002264:	621a      	str	r2, [r3, #32]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	6a1a      	ldr	r2, [r3, #32]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f042 0202 	orr.w	r2, r2, #2
 8002274:	621a      	str	r2, [r3, #32]
			// set polarity to rising edge
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
		}
	}
}
 8002276:	e05b      	b.n	8002330 <HAL_TIM_IC_CaptureCallback+0x2d0>
 8002278:	40000400 	.word	0x40000400
 800227c:	200003b0 	.word	0x200003b0
 8002280:	2000038c 	.word	0x2000038c
 8002284:	20000398 	.word	0x20000398
 8002288:	200003a4 	.word	0x200003a4
 800228c:	20000534 	.word	0x20000534
 8002290:	40000800 	.word	0x40000800
 8002294:	2000057c 	.word	0x2000057c
 8002298:	40010000 	.word	0x40010000
		else if (Is_First_Captured[2]==1)   // if the first is already captured
 800229c:	4b26      	ldr	r3, [pc, #152]	; (8002338 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 800229e:	789b      	ldrb	r3, [r3, #2]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d145      	bne.n	8002330 <HAL_TIM_IC_CaptureCallback+0x2d0>
			IC_Val2[2] = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80022a4:	2100      	movs	r1, #0
 80022a6:	6878      	ldr	r0, [r7, #4]
 80022a8:	f004 fe22 	bl	8006ef0 <HAL_TIM_ReadCapturedValue>
 80022ac:	4603      	mov	r3, r0
 80022ae:	4a23      	ldr	r2, [pc, #140]	; (800233c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80022b0:	6093      	str	r3, [r2, #8]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	2200      	movs	r2, #0
 80022b8:	625a      	str	r2, [r3, #36]	; 0x24
			if (IC_Val2[2] > IC_Val1[2])
 80022ba:	4b20      	ldr	r3, [pc, #128]	; (800233c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80022bc:	689a      	ldr	r2, [r3, #8]
 80022be:	4b20      	ldr	r3, [pc, #128]	; (8002340 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	429a      	cmp	r2, r3
 80022c4:	d907      	bls.n	80022d6 <HAL_TIM_IC_CaptureCallback+0x276>
				Difference[2] = IC_Val2[2]-IC_Val1[2];
 80022c6:	4b1d      	ldr	r3, [pc, #116]	; (800233c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80022c8:	689a      	ldr	r2, [r3, #8]
 80022ca:	4b1d      	ldr	r3, [pc, #116]	; (8002340 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	1ad3      	subs	r3, r2, r3
 80022d0:	4a1c      	ldr	r2, [pc, #112]	; (8002344 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80022d2:	6093      	str	r3, [r2, #8]
 80022d4:	e00f      	b.n	80022f6 <HAL_TIM_IC_CaptureCallback+0x296>
			else if (IC_Val1[2] > IC_Val2[2])
 80022d6:	4b1a      	ldr	r3, [pc, #104]	; (8002340 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80022d8:	689a      	ldr	r2, [r3, #8]
 80022da:	4b18      	ldr	r3, [pc, #96]	; (800233c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80022dc:	689b      	ldr	r3, [r3, #8]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d909      	bls.n	80022f6 <HAL_TIM_IC_CaptureCallback+0x296>
				Difference[2] = (0xffff - IC_Val1[2]) + IC_Val2[2];
 80022e2:	4b16      	ldr	r3, [pc, #88]	; (800233c <HAL_TIM_IC_CaptureCallback+0x2dc>)
 80022e4:	689a      	ldr	r2, [r3, #8]
 80022e6:	4b16      	ldr	r3, [pc, #88]	; (8002340 <HAL_TIM_IC_CaptureCallback+0x2e0>)
 80022e8:	689b      	ldr	r3, [r3, #8]
 80022ea:	1ad3      	subs	r3, r2, r3
 80022ec:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
 80022f0:	33ff      	adds	r3, #255	; 0xff
 80022f2:	4a14      	ldr	r2, [pc, #80]	; (8002344 <HAL_TIM_IC_CaptureCallback+0x2e4>)
 80022f4:	6093      	str	r3, [r2, #8]
			Is_First_Captured[2] = 0; // set it back to false
 80022f6:	4b10      	ldr	r3, [pc, #64]	; (8002338 <HAL_TIM_IC_CaptureCallback+0x2d8>)
 80022f8:	2200      	movs	r2, #0
 80022fa:	709a      	strb	r2, [r3, #2]
			__HAL_TIM_SET_CAPTUREPOLARITY(htim, TIM_CHANNEL_1, TIM_INPUTCHANNELPOLARITY_RISING);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	6a1a      	ldr	r2, [r3, #32]
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	f022 020a 	bic.w	r2, r2, #10
 800230a:	621a      	str	r2, [r3, #32]
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681a      	ldr	r2, [r3, #0]
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	6a12      	ldr	r2, [r2, #32]
 8002316:	621a      	str	r2, [r3, #32]
			__HAL_TIM_DISABLE_IT(&htim1, TIM_IT_CC1);
 8002318:	4b0b      	ldr	r3, [pc, #44]	; (8002348 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	68da      	ldr	r2, [r3, #12]
 800231e:	4b0a      	ldr	r3, [pc, #40]	; (8002348 <HAL_TIM_IC_CaptureCallback+0x2e8>)
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	f022 0202 	bic.w	r2, r2, #2
 8002326:	60da      	str	r2, [r3, #12]
}
 8002328:	e002      	b.n	8002330 <HAL_TIM_IC_CaptureCallback+0x2d0>
		if (Is_First_Captured[0]==0) // if the first value is not captured
 800232a:	bf00      	nop
 800232c:	e000      	b.n	8002330 <HAL_TIM_IC_CaptureCallback+0x2d0>
		if (Is_First_Captured[1]==0) // if the first value is not captured
 800232e:	bf00      	nop
}
 8002330:	bf00      	nop
 8002332:	3708      	adds	r7, #8
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	200003b0 	.word	0x200003b0
 800233c:	20000398 	.word	0x20000398
 8002340:	2000038c 	.word	0x2000038c
 8002344:	200003a4 	.word	0x200003a4
 8002348:	200004a4 	.word	0x200004a4

0800234c <HCSR04_Read_1>:



void HCSR04_Read_1 (void)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8002350:	2201      	movs	r2, #1
 8002352:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002356:	480b      	ldr	r0, [pc, #44]	; (8002384 <HCSR04_Read_1+0x38>)
 8002358:	f001 ff84 	bl	8004264 <HAL_GPIO_WritePin>
	delay_1(10);  // wait for 10 us
 800235c:	200a      	movs	r0, #10
 800235e:	f000 f855 	bl	800240c <delay_1>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);  // pull the TRIG pin low
 8002362:	2200      	movs	r2, #0
 8002364:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002368:	4806      	ldr	r0, [pc, #24]	; (8002384 <HCSR04_Read_1+0x38>)
 800236a:	f001 ff7b 	bl	8004264 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim3, TIM_IT_CC1);
 800236e:	4b06      	ldr	r3, [pc, #24]	; (8002388 <HCSR04_Read_1+0x3c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	68da      	ldr	r2, [r3, #12]
 8002374:	4b04      	ldr	r3, [pc, #16]	; (8002388 <HCSR04_Read_1+0x3c>)
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	f042 0202 	orr.w	r2, r2, #2
 800237c:	60da      	str	r2, [r3, #12]
}
 800237e:	bf00      	nop
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40020c00 	.word	0x40020c00
 8002388:	20000534 	.word	0x20000534

0800238c <HCSR04_Read_2>:

void HCSR04_Read_2 (void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 8002390:	2201      	movs	r2, #1
 8002392:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002396:	480b      	ldr	r0, [pc, #44]	; (80023c4 <HCSR04_Read_2+0x38>)
 8002398:	f001 ff64 	bl	8004264 <HAL_GPIO_WritePin>
	delay_2(10);  // wait for 10 us
 800239c:	200a      	movs	r0, #10
 800239e:	f000 f84f 	bl	8002440 <delay_2>
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_15, GPIO_PIN_RESET);  // pull the TRIG pin low
 80023a2:	2200      	movs	r2, #0
 80023a4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80023a8:	4806      	ldr	r0, [pc, #24]	; (80023c4 <HCSR04_Read_2+0x38>)
 80023aa:	f001 ff5b 	bl	8004264 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim4, TIM_IT_CC1);
 80023ae:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <HCSR04_Read_2+0x3c>)
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	68da      	ldr	r2, [r3, #12]
 80023b4:	4b04      	ldr	r3, [pc, #16]	; (80023c8 <HCSR04_Read_2+0x3c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f042 0202 	orr.w	r2, r2, #2
 80023bc:	60da      	str	r2, [r3, #12]
}
 80023be:	bf00      	nop
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	40020c00 	.word	0x40020c00
 80023c8:	2000057c 	.word	0x2000057c

080023cc <HCSR04_Read_3>:

void HCSR04_Read_3 (void)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_SET);  // pull the TRIG pin HIGH
 80023d0:	2201      	movs	r2, #1
 80023d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023d6:	480b      	ldr	r0, [pc, #44]	; (8002404 <HCSR04_Read_3+0x38>)
 80023d8:	f001 ff44 	bl	8004264 <HAL_GPIO_WritePin>
	delay_3(10);  // wait for 10 us
 80023dc:	200a      	movs	r0, #10
 80023de:	f000 f849 	bl	8002474 <delay_3>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_12, GPIO_PIN_RESET);  // pull the TRIG pin low
 80023e2:	2200      	movs	r2, #0
 80023e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80023e8:	4806      	ldr	r0, [pc, #24]	; (8002404 <HCSR04_Read_3+0x38>)
 80023ea:	f001 ff3b 	bl	8004264 <HAL_GPIO_WritePin>

	__HAL_TIM_ENABLE_IT(&htim1, TIM_IT_CC1);
 80023ee:	4b06      	ldr	r3, [pc, #24]	; (8002408 <HCSR04_Read_3+0x3c>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	68da      	ldr	r2, [r3, #12]
 80023f4:	4b04      	ldr	r3, [pc, #16]	; (8002408 <HCSR04_Read_3+0x3c>)
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f042 0202 	orr.w	r2, r2, #2
 80023fc:	60da      	str	r2, [r3, #12]
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}
 8002402:	bf00      	nop
 8002404:	40021400 	.word	0x40021400
 8002408:	200004a4 	.word	0x200004a4

0800240c <delay_1>:



void delay_1 (uint16_t time)
{
 800240c:	b480      	push	{r7}
 800240e:	b083      	sub	sp, #12
 8002410:	af00      	add	r7, sp, #0
 8002412:	4603      	mov	r3, r0
 8002414:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3, 0);
 8002416:	4b09      	ldr	r3, [pc, #36]	; (800243c <delay_1+0x30>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2200      	movs	r2, #0
 800241c:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim3) < time);
 800241e:	bf00      	nop
 8002420:	4b06      	ldr	r3, [pc, #24]	; (800243c <delay_1+0x30>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002426:	88fb      	ldrh	r3, [r7, #6]
 8002428:	429a      	cmp	r2, r3
 800242a:	d3f9      	bcc.n	8002420 <delay_1+0x14>
}
 800242c:	bf00      	nop
 800242e:	bf00      	nop
 8002430:	370c      	adds	r7, #12
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	20000534 	.word	0x20000534

08002440 <delay_2>:

void delay_2 (uint16_t time)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
 8002446:	4603      	mov	r3, r0
 8002448:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim4, 0);
 800244a:	4b09      	ldr	r3, [pc, #36]	; (8002470 <delay_2+0x30>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	2200      	movs	r2, #0
 8002450:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim4) < time);
 8002452:	bf00      	nop
 8002454:	4b06      	ldr	r3, [pc, #24]	; (8002470 <delay_2+0x30>)
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800245a:	88fb      	ldrh	r3, [r7, #6]
 800245c:	429a      	cmp	r2, r3
 800245e:	d3f9      	bcc.n	8002454 <delay_2+0x14>
}
 8002460:	bf00      	nop
 8002462:	bf00      	nop
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr
 800246e:	bf00      	nop
 8002470:	2000057c 	.word	0x2000057c

08002474 <delay_3>:

void delay_3 (uint16_t time)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	4603      	mov	r3, r0
 800247c:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 800247e:	4b09      	ldr	r3, [pc, #36]	; (80024a4 <delay_3+0x30>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	2200      	movs	r2, #0
 8002484:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_TIM_GET_COUNTER (&htim1) < time);
 8002486:	bf00      	nop
 8002488:	4b06      	ldr	r3, [pc, #24]	; (80024a4 <delay_3+0x30>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800248e:	88fb      	ldrh	r3, [r7, #6]
 8002490:	429a      	cmp	r2, r3
 8002492:	d3f9      	bcc.n	8002488 <delay_3+0x14>
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	370c      	adds	r7, #12
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr
 80024a2:	bf00      	nop
 80024a4:	200004a4 	.word	0x200004a4

080024a8 <Average_Difference>:


void Average_Difference(){
 80024a8:	b580      	push	{r7, lr}
 80024aa:	af00      	add	r7, sp, #0

	 total[0] -= Difference_temp[0][index];
 80024ac:	4b72      	ldr	r3, [pc, #456]	; (8002678 <Average_Difference+0x1d0>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	4b72      	ldr	r3, [pc, #456]	; (800267c <Average_Difference+0x1d4>)
 80024b2:	781b      	ldrb	r3, [r3, #0]
 80024b4:	4619      	mov	r1, r3
 80024b6:	4b72      	ldr	r3, [pc, #456]	; (8002680 <Average_Difference+0x1d8>)
 80024b8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80024bc:	1ad3      	subs	r3, r2, r3
 80024be:	4a6e      	ldr	r2, [pc, #440]	; (8002678 <Average_Difference+0x1d0>)
 80024c0:	6013      	str	r3, [r2, #0]
	 total[1] -= Difference_temp[1][index];
 80024c2:	4b6d      	ldr	r3, [pc, #436]	; (8002678 <Average_Difference+0x1d0>)
 80024c4:	685a      	ldr	r2, [r3, #4]
 80024c6:	4b6d      	ldr	r3, [pc, #436]	; (800267c <Average_Difference+0x1d4>)
 80024c8:	781b      	ldrb	r3, [r3, #0]
 80024ca:	496d      	ldr	r1, [pc, #436]	; (8002680 <Average_Difference+0x1d8>)
 80024cc:	330a      	adds	r3, #10
 80024ce:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80024d2:	1ad3      	subs	r3, r2, r3
 80024d4:	4a68      	ldr	r2, [pc, #416]	; (8002678 <Average_Difference+0x1d0>)
 80024d6:	6053      	str	r3, [r2, #4]
	 total[2] -= Difference_temp[2][index];
 80024d8:	4b67      	ldr	r3, [pc, #412]	; (8002678 <Average_Difference+0x1d0>)
 80024da:	689a      	ldr	r2, [r3, #8]
 80024dc:	4b67      	ldr	r3, [pc, #412]	; (800267c <Average_Difference+0x1d4>)
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	4967      	ldr	r1, [pc, #412]	; (8002680 <Average_Difference+0x1d8>)
 80024e2:	3314      	adds	r3, #20
 80024e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80024e8:	1ad3      	subs	r3, r2, r3
 80024ea:	4a63      	ldr	r2, [pc, #396]	; (8002678 <Average_Difference+0x1d0>)
 80024ec:	6093      	str	r3, [r2, #8]


	  Difference_temp[0][index] = Difference[0];
 80024ee:	4b63      	ldr	r3, [pc, #396]	; (800267c <Average_Difference+0x1d4>)
 80024f0:	781b      	ldrb	r3, [r3, #0]
 80024f2:	4619      	mov	r1, r3
 80024f4:	4b63      	ldr	r3, [pc, #396]	; (8002684 <Average_Difference+0x1dc>)
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4a61      	ldr	r2, [pc, #388]	; (8002680 <Average_Difference+0x1d8>)
 80024fa:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
	  Difference_temp[1][index] = Difference[1];
 80024fe:	4b5f      	ldr	r3, [pc, #380]	; (800267c <Average_Difference+0x1d4>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	4618      	mov	r0, r3
 8002504:	4b5f      	ldr	r3, [pc, #380]	; (8002684 <Average_Difference+0x1dc>)
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	495d      	ldr	r1, [pc, #372]	; (8002680 <Average_Difference+0x1d8>)
 800250a:	f100 030a 	add.w	r3, r0, #10
 800250e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	  Difference_temp[2][index] = Difference[2];
 8002512:	4b5a      	ldr	r3, [pc, #360]	; (800267c <Average_Difference+0x1d4>)
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	4618      	mov	r0, r3
 8002518:	4b5a      	ldr	r3, [pc, #360]	; (8002684 <Average_Difference+0x1dc>)
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	4958      	ldr	r1, [pc, #352]	; (8002680 <Average_Difference+0x1d8>)
 800251e:	f100 0314 	add.w	r3, r0, #20
 8002522:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	  total[0] +=  Difference_temp[0][index];
 8002526:	4b54      	ldr	r3, [pc, #336]	; (8002678 <Average_Difference+0x1d0>)
 8002528:	681a      	ldr	r2, [r3, #0]
 800252a:	4b54      	ldr	r3, [pc, #336]	; (800267c <Average_Difference+0x1d4>)
 800252c:	781b      	ldrb	r3, [r3, #0]
 800252e:	4619      	mov	r1, r3
 8002530:	4b53      	ldr	r3, [pc, #332]	; (8002680 <Average_Difference+0x1d8>)
 8002532:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8002536:	4413      	add	r3, r2
 8002538:	4a4f      	ldr	r2, [pc, #316]	; (8002678 <Average_Difference+0x1d0>)
 800253a:	6013      	str	r3, [r2, #0]
	  total[1] +=  Difference_temp[1][index];
 800253c:	4b4e      	ldr	r3, [pc, #312]	; (8002678 <Average_Difference+0x1d0>)
 800253e:	685a      	ldr	r2, [r3, #4]
 8002540:	4b4e      	ldr	r3, [pc, #312]	; (800267c <Average_Difference+0x1d4>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	494e      	ldr	r1, [pc, #312]	; (8002680 <Average_Difference+0x1d8>)
 8002546:	330a      	adds	r3, #10
 8002548:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800254c:	4413      	add	r3, r2
 800254e:	4a4a      	ldr	r2, [pc, #296]	; (8002678 <Average_Difference+0x1d0>)
 8002550:	6053      	str	r3, [r2, #4]
	  total[2] +=  Difference_temp[2][index];
 8002552:	4b49      	ldr	r3, [pc, #292]	; (8002678 <Average_Difference+0x1d0>)
 8002554:	689a      	ldr	r2, [r3, #8]
 8002556:	4b49      	ldr	r3, [pc, #292]	; (800267c <Average_Difference+0x1d4>)
 8002558:	781b      	ldrb	r3, [r3, #0]
 800255a:	4949      	ldr	r1, [pc, #292]	; (8002680 <Average_Difference+0x1d8>)
 800255c:	3314      	adds	r3, #20
 800255e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002562:	4413      	add	r3, r2
 8002564:	4a44      	ldr	r2, [pc, #272]	; (8002678 <Average_Difference+0x1d0>)
 8002566:	6093      	str	r3, [r2, #8]

	  index++;
 8002568:	4b44      	ldr	r3, [pc, #272]	; (800267c <Average_Difference+0x1d4>)
 800256a:	781b      	ldrb	r3, [r3, #0]
 800256c:	3301      	adds	r3, #1
 800256e:	b2da      	uxtb	r2, r3
 8002570:	4b42      	ldr	r3, [pc, #264]	; (800267c <Average_Difference+0x1d4>)
 8002572:	701a      	strb	r2, [r3, #0]

	  if(index >= 10){
 8002574:	4b41      	ldr	r3, [pc, #260]	; (800267c <Average_Difference+0x1d4>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	2b09      	cmp	r3, #9
 800257a:	d902      	bls.n	8002582 <Average_Difference+0xda>
		  index = 0;
 800257c:	4b3f      	ldr	r3, [pc, #252]	; (800267c <Average_Difference+0x1d4>)
 800257e:	2200      	movs	r2, #0
 8002580:	701a      	strb	r2, [r3, #0]
	  }

	  average [0] = total[0]/ 10;
 8002582:	4b3d      	ldr	r3, [pc, #244]	; (8002678 <Average_Difference+0x1d0>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4a40      	ldr	r2, [pc, #256]	; (8002688 <Average_Difference+0x1e0>)
 8002588:	fba2 2303 	umull	r2, r3, r2, r3
 800258c:	08db      	lsrs	r3, r3, #3
 800258e:	4a3f      	ldr	r2, [pc, #252]	; (800268c <Average_Difference+0x1e4>)
 8002590:	6013      	str	r3, [r2, #0]
	  average [1] = total[1]/ 10;
 8002592:	4b39      	ldr	r3, [pc, #228]	; (8002678 <Average_Difference+0x1d0>)
 8002594:	685b      	ldr	r3, [r3, #4]
 8002596:	4a3c      	ldr	r2, [pc, #240]	; (8002688 <Average_Difference+0x1e0>)
 8002598:	fba2 2303 	umull	r2, r3, r2, r3
 800259c:	08db      	lsrs	r3, r3, #3
 800259e:	4a3b      	ldr	r2, [pc, #236]	; (800268c <Average_Difference+0x1e4>)
 80025a0:	6053      	str	r3, [r2, #4]
	  average [2] = total[2]/ 10;
 80025a2:	4b35      	ldr	r3, [pc, #212]	; (8002678 <Average_Difference+0x1d0>)
 80025a4:	689b      	ldr	r3, [r3, #8]
 80025a6:	4a38      	ldr	r2, [pc, #224]	; (8002688 <Average_Difference+0x1e0>)
 80025a8:	fba2 2303 	umull	r2, r3, r2, r3
 80025ac:	08db      	lsrs	r3, r3, #3
 80025ae:	4a37      	ldr	r2, [pc, #220]	; (800268c <Average_Difference+0x1e4>)
 80025b0:	6093      	str	r3, [r2, #8]


	  Distance[0] = average [0] * .034/2;
 80025b2:	4b36      	ldr	r3, [pc, #216]	; (800268c <Average_Difference+0x1e4>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7fd ffb4 	bl	8000524 <__aeabi_ui2d>
 80025bc:	a32c      	add	r3, pc, #176	; (adr r3, 8002670 <Average_Difference+0x1c8>)
 80025be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c2:	f7fe f829 	bl	8000618 <__aeabi_dmul>
 80025c6:	4602      	mov	r2, r0
 80025c8:	460b      	mov	r3, r1
 80025ca:	4610      	mov	r0, r2
 80025cc:	4619      	mov	r1, r3
 80025ce:	f04f 0200 	mov.w	r2, #0
 80025d2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80025d6:	f7fe f949 	bl	800086c <__aeabi_ddiv>
 80025da:	4602      	mov	r2, r0
 80025dc:	460b      	mov	r3, r1
 80025de:	4610      	mov	r0, r2
 80025e0:	4619      	mov	r1, r3
 80025e2:	f7fe faf1 	bl	8000bc8 <__aeabi_d2uiz>
 80025e6:	4603      	mov	r3, r0
 80025e8:	b29a      	uxth	r2, r3
 80025ea:	4b29      	ldr	r3, [pc, #164]	; (8002690 <Average_Difference+0x1e8>)
 80025ec:	801a      	strh	r2, [r3, #0]
	  Distance[1] = average [1] * .034/2;
 80025ee:	4b27      	ldr	r3, [pc, #156]	; (800268c <Average_Difference+0x1e4>)
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7fd ff96 	bl	8000524 <__aeabi_ui2d>
 80025f8:	a31d      	add	r3, pc, #116	; (adr r3, 8002670 <Average_Difference+0x1c8>)
 80025fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025fe:	f7fe f80b 	bl	8000618 <__aeabi_dmul>
 8002602:	4602      	mov	r2, r0
 8002604:	460b      	mov	r3, r1
 8002606:	4610      	mov	r0, r2
 8002608:	4619      	mov	r1, r3
 800260a:	f04f 0200 	mov.w	r2, #0
 800260e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002612:	f7fe f92b 	bl	800086c <__aeabi_ddiv>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	4610      	mov	r0, r2
 800261c:	4619      	mov	r1, r3
 800261e:	f7fe fad3 	bl	8000bc8 <__aeabi_d2uiz>
 8002622:	4603      	mov	r3, r0
 8002624:	b29a      	uxth	r2, r3
 8002626:	4b1a      	ldr	r3, [pc, #104]	; (8002690 <Average_Difference+0x1e8>)
 8002628:	805a      	strh	r2, [r3, #2]
	  Distance[2] = average [2] * .034/2;
 800262a:	4b18      	ldr	r3, [pc, #96]	; (800268c <Average_Difference+0x1e4>)
 800262c:	689b      	ldr	r3, [r3, #8]
 800262e:	4618      	mov	r0, r3
 8002630:	f7fd ff78 	bl	8000524 <__aeabi_ui2d>
 8002634:	a30e      	add	r3, pc, #56	; (adr r3, 8002670 <Average_Difference+0x1c8>)
 8002636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800263a:	f7fd ffed 	bl	8000618 <__aeabi_dmul>
 800263e:	4602      	mov	r2, r0
 8002640:	460b      	mov	r3, r1
 8002642:	4610      	mov	r0, r2
 8002644:	4619      	mov	r1, r3
 8002646:	f04f 0200 	mov.w	r2, #0
 800264a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800264e:	f7fe f90d 	bl	800086c <__aeabi_ddiv>
 8002652:	4602      	mov	r2, r0
 8002654:	460b      	mov	r3, r1
 8002656:	4610      	mov	r0, r2
 8002658:	4619      	mov	r1, r3
 800265a:	f7fe fab5 	bl	8000bc8 <__aeabi_d2uiz>
 800265e:	4603      	mov	r3, r0
 8002660:	b29a      	uxth	r2, r3
 8002662:	4b0b      	ldr	r3, [pc, #44]	; (8002690 <Average_Difference+0x1e8>)
 8002664:	809a      	strh	r2, [r3, #4]
}
 8002666:	bf00      	nop
 8002668:	bd80      	pop	{r7, pc}
 800266a:	bf00      	nop
 800266c:	f3af 8000 	nop.w
 8002670:	b020c49c 	.word	0xb020c49c
 8002674:	3fa16872 	.word	0x3fa16872
 8002678:	20000434 	.word	0x20000434
 800267c:	2000044c 	.word	0x2000044c
 8002680:	200003bc 	.word	0x200003bc
 8002684:	200003a4 	.word	0x200003a4
 8002688:	cccccccd 	.word	0xcccccccd
 800268c:	20000440 	.word	0x20000440
 8002690:	200003b4 	.word	0x200003b4

08002694 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002698:	b672      	cpsid	i
}
 800269a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800269c:	e7fe      	b.n	800269c <Error_Handler+0x8>
	...

080026a0 <Move>:





void Move(int controlcmd){
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b082      	sub	sp, #8
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]



	switch(controlcmd){
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2b06      	cmp	r3, #6
 80026ac:	f200 8097 	bhi.w	80027de <Move+0x13e>
 80026b0:	a201      	add	r2, pc, #4	; (adr r2, 80026b8 <Move+0x18>)
 80026b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80026b6:	bf00      	nop
 80026b8:	080027b9 	.word	0x080027b9
 80026bc:	080026d5 	.word	0x080026d5
 80026c0:	08002721 	.word	0x08002721
 80026c4:	080026fb 	.word	0x080026fb
 80026c8:	08002747 	.word	0x08002747
 80026cc:	0800276d 	.word	0x0800276d
 80026d0:	08002793 	.word	0x08002793
		case FORWARD:
			Forward();
 80026d4:	f000 f88c 	bl	80027f0 <Forward>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80026d8:	2200      	movs	r2, #0
 80026da:	2101      	movs	r1, #1
 80026dc:	4843      	ldr	r0, [pc, #268]	; (80027ec <Move+0x14c>)
 80026de:	f001 fdc1 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80026e2:	2200      	movs	r2, #0
 80026e4:	2180      	movs	r1, #128	; 0x80
 80026e6:	4841      	ldr	r0, [pc, #260]	; (80027ec <Move+0x14c>)
 80026e8:	f001 fdbc 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 80026ec:	2201      	movs	r2, #1
 80026ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026f2:	483e      	ldr	r0, [pc, #248]	; (80027ec <Move+0x14c>)
 80026f4:	f001 fdb6 	bl	8004264 <HAL_GPIO_WritePin>
			break;
 80026f8:	e074      	b.n	80027e4 <Move+0x144>
		case BACKWARD:
			Backward();
 80026fa:	f000 f8a9 	bl	8002850 <Backward>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80026fe:	2200      	movs	r2, #0
 8002700:	2101      	movs	r1, #1
 8002702:	483a      	ldr	r0, [pc, #232]	; (80027ec <Move+0x14c>)
 8002704:	f001 fdae 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8002708:	2201      	movs	r2, #1
 800270a:	2180      	movs	r1, #128	; 0x80
 800270c:	4837      	ldr	r0, [pc, #220]	; (80027ec <Move+0x14c>)
 800270e:	f001 fda9 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8002712:	2200      	movs	r2, #0
 8002714:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002718:	4834      	ldr	r0, [pc, #208]	; (80027ec <Move+0x14c>)
 800271a:	f001 fda3 	bl	8004264 <HAL_GPIO_WritePin>
			break;
 800271e:	e061      	b.n	80027e4 <Move+0x144>
		case RIGHT:
			Right();
 8002720:	f000 f8c6 	bl	80028b0 <Right>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8002724:	2201      	movs	r2, #1
 8002726:	2101      	movs	r1, #1
 8002728:	4830      	ldr	r0, [pc, #192]	; (80027ec <Move+0x14c>)
 800272a:	f001 fd9b 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 800272e:	2200      	movs	r2, #0
 8002730:	2180      	movs	r1, #128	; 0x80
 8002732:	482e      	ldr	r0, [pc, #184]	; (80027ec <Move+0x14c>)
 8002734:	f001 fd96 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8002738:	2200      	movs	r2, #0
 800273a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800273e:	482b      	ldr	r0, [pc, #172]	; (80027ec <Move+0x14c>)
 8002740:	f001 fd90 	bl	8004264 <HAL_GPIO_WritePin>
			break;
 8002744:	e04e      	b.n	80027e4 <Move+0x144>
		case LEFT:
			Left();
 8002746:	f000 f8e3 	bl	8002910 <Left>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 800274a:	2200      	movs	r2, #0
 800274c:	2101      	movs	r1, #1
 800274e:	4827      	ldr	r0, [pc, #156]	; (80027ec <Move+0x14c>)
 8002750:	f001 fd88 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8002754:	2201      	movs	r2, #1
 8002756:	2180      	movs	r1, #128	; 0x80
 8002758:	4824      	ldr	r0, [pc, #144]	; (80027ec <Move+0x14c>)
 800275a:	f001 fd83 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 800275e:	2201      	movs	r2, #1
 8002760:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002764:	4821      	ldr	r0, [pc, #132]	; (80027ec <Move+0x14c>)
 8002766:	f001 fd7d 	bl	8004264 <HAL_GPIO_WritePin>
			break;
 800276a:	e03b      	b.n	80027e4 <Move+0x144>
		case CW:
			Cw();
 800276c:	f000 f900 	bl	8002970 <Cw>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8002770:	2201      	movs	r2, #1
 8002772:	2101      	movs	r1, #1
 8002774:	481d      	ldr	r0, [pc, #116]	; (80027ec <Move+0x14c>)
 8002776:	f001 fd75 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800277a:	2201      	movs	r2, #1
 800277c:	2180      	movs	r1, #128	; 0x80
 800277e:	481b      	ldr	r0, [pc, #108]	; (80027ec <Move+0x14c>)
 8002780:	f001 fd70 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 8002784:	2200      	movs	r2, #0
 8002786:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800278a:	4818      	ldr	r0, [pc, #96]	; (80027ec <Move+0x14c>)
 800278c:	f001 fd6a 	bl	8004264 <HAL_GPIO_WritePin>
			break;
 8002790:	e028      	b.n	80027e4 <Move+0x144>
		case CCW:
			Ccw();
 8002792:	f000 f91d 	bl	80029d0 <Ccw>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 1);
 8002796:	2201      	movs	r2, #1
 8002798:	2101      	movs	r1, #1
 800279a:	4814      	ldr	r0, [pc, #80]	; (80027ec <Move+0x14c>)
 800279c:	f001 fd62 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 80027a0:	2201      	movs	r2, #1
 80027a2:	2180      	movs	r1, #128	; 0x80
 80027a4:	4811      	ldr	r0, [pc, #68]	; (80027ec <Move+0x14c>)
 80027a6:	f001 fd5d 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 1);
 80027aa:	2201      	movs	r2, #1
 80027ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027b0:	480e      	ldr	r0, [pc, #56]	; (80027ec <Move+0x14c>)
 80027b2:	f001 fd57 	bl	8004264 <HAL_GPIO_WritePin>
			break;
 80027b6:	e015      	b.n	80027e4 <Move+0x144>
		case STOP:
			Stop();
 80027b8:	f000 f93a 	bl	8002a30 <Stop>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, 0);
 80027bc:	2200      	movs	r2, #0
 80027be:	2101      	movs	r1, #1
 80027c0:	480a      	ldr	r0, [pc, #40]	; (80027ec <Move+0x14c>)
 80027c2:	f001 fd4f 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80027c6:	2200      	movs	r2, #0
 80027c8:	2180      	movs	r1, #128	; 0x80
 80027ca:	4808      	ldr	r0, [pc, #32]	; (80027ec <Move+0x14c>)
 80027cc:	f001 fd4a 	bl	8004264 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, 0);
 80027d0:	2200      	movs	r2, #0
 80027d2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027d6:	4805      	ldr	r0, [pc, #20]	; (80027ec <Move+0x14c>)
 80027d8:	f001 fd44 	bl	8004264 <HAL_GPIO_WritePin>
			break;
 80027dc:	e002      	b.n	80027e4 <Move+0x144>
		default:
			Stop();
 80027de:	f000 f927 	bl	8002a30 <Stop>
			break;
 80027e2:	bf00      	nop
		}
}
 80027e4:	bf00      	nop
 80027e6:	3708      	adds	r7, #8
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40020400 	.word	0x40020400

080027f0 <Forward>:

void Forward()
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 80027f4:	2200      	movs	r2, #0
 80027f6:	2102      	movs	r1, #2
 80027f8:	4812      	ldr	r0, [pc, #72]	; (8002844 <Forward+0x54>)
 80027fa:	f001 fd33 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 80027fe:	2201      	movs	r2, #1
 8002800:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002804:	4810      	ldr	r0, [pc, #64]	; (8002848 <Forward+0x58>)
 8002806:	f001 fd2d 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 800280a:	2200      	movs	r2, #0
 800280c:	2180      	movs	r1, #128	; 0x80
 800280e:	480e      	ldr	r0, [pc, #56]	; (8002848 <Forward+0x58>)
 8002810:	f001 fd28 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 8002814:	2201      	movs	r2, #1
 8002816:	f44f 7180 	mov.w	r1, #256	; 0x100
 800281a:	480b      	ldr	r0, [pc, #44]	; (8002848 <Forward+0x58>)
 800281c:	f001 fd22 	bl	8004264 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002820:	2100      	movs	r1, #0
 8002822:	480a      	ldr	r0, [pc, #40]	; (800284c <Forward+0x5c>)
 8002824:	f003 fd7c 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002828:	2104      	movs	r1, #4
 800282a:	4808      	ldr	r0, [pc, #32]	; (800284c <Forward+0x5c>)
 800282c:	f003 fd78 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002830:	2108      	movs	r1, #8
 8002832:	4806      	ldr	r0, [pc, #24]	; (800284c <Forward+0x5c>)
 8002834:	f003 fd74 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002838:	210c      	movs	r1, #12
 800283a:	4804      	ldr	r0, [pc, #16]	; (800284c <Forward+0x5c>)
 800283c:	f003 fd70 	bl	8006320 <HAL_TIM_PWM_Start>
}
 8002840:	bf00      	nop
 8002842:	bd80      	pop	{r7, pc}
 8002844:	40021800 	.word	0x40021800
 8002848:	40021400 	.word	0x40021400
 800284c:	200004ec 	.word	0x200004ec

08002850 <Backward>:

void Backward()
{
 8002850:	b580      	push	{r7, lr}
 8002852:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 8002854:	2201      	movs	r2, #1
 8002856:	2102      	movs	r1, #2
 8002858:	4812      	ldr	r0, [pc, #72]	; (80028a4 <Backward+0x54>)
 800285a:	f001 fd03 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 800285e:	2200      	movs	r2, #0
 8002860:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002864:	4810      	ldr	r0, [pc, #64]	; (80028a8 <Backward+0x58>)
 8002866:	f001 fcfd 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 800286a:	2201      	movs	r2, #1
 800286c:	2180      	movs	r1, #128	; 0x80
 800286e:	480e      	ldr	r0, [pc, #56]	; (80028a8 <Backward+0x58>)
 8002870:	f001 fcf8 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 8002874:	2200      	movs	r2, #0
 8002876:	f44f 7180 	mov.w	r1, #256	; 0x100
 800287a:	480b      	ldr	r0, [pc, #44]	; (80028a8 <Backward+0x58>)
 800287c:	f001 fcf2 	bl	8004264 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002880:	2100      	movs	r1, #0
 8002882:	480a      	ldr	r0, [pc, #40]	; (80028ac <Backward+0x5c>)
 8002884:	f003 fd4c 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002888:	2104      	movs	r1, #4
 800288a:	4808      	ldr	r0, [pc, #32]	; (80028ac <Backward+0x5c>)
 800288c:	f003 fd48 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002890:	2108      	movs	r1, #8
 8002892:	4806      	ldr	r0, [pc, #24]	; (80028ac <Backward+0x5c>)
 8002894:	f003 fd44 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002898:	210c      	movs	r1, #12
 800289a:	4804      	ldr	r0, [pc, #16]	; (80028ac <Backward+0x5c>)
 800289c:	f003 fd40 	bl	8006320 <HAL_TIM_PWM_Start>
}
 80028a0:	bf00      	nop
 80028a2:	bd80      	pop	{r7, pc}
 80028a4:	40021800 	.word	0x40021800
 80028a8:	40021400 	.word	0x40021400
 80028ac:	200004ec 	.word	0x200004ec

080028b0 <Right>:

void Right()
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 80028b4:	2201      	movs	r2, #1
 80028b6:	2102      	movs	r1, #2
 80028b8:	4812      	ldr	r0, [pc, #72]	; (8002904 <Right+0x54>)
 80028ba:	f001 fcd3 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 80028be:	2200      	movs	r2, #0
 80028c0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80028c4:	4810      	ldr	r0, [pc, #64]	; (8002908 <Right+0x58>)
 80028c6:	f001 fccd 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 80028ca:	2200      	movs	r2, #0
 80028cc:	2180      	movs	r1, #128	; 0x80
 80028ce:	480e      	ldr	r0, [pc, #56]	; (8002908 <Right+0x58>)
 80028d0:	f001 fcc8 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 80028d4:	2201      	movs	r2, #1
 80028d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80028da:	480b      	ldr	r0, [pc, #44]	; (8002908 <Right+0x58>)
 80028dc:	f001 fcc2 	bl	8004264 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80028e0:	2100      	movs	r1, #0
 80028e2:	480a      	ldr	r0, [pc, #40]	; (800290c <Right+0x5c>)
 80028e4:	f003 fd1c 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80028e8:	2104      	movs	r1, #4
 80028ea:	4808      	ldr	r0, [pc, #32]	; (800290c <Right+0x5c>)
 80028ec:	f003 fd18 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80028f0:	2108      	movs	r1, #8
 80028f2:	4806      	ldr	r0, [pc, #24]	; (800290c <Right+0x5c>)
 80028f4:	f003 fd14 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80028f8:	210c      	movs	r1, #12
 80028fa:	4804      	ldr	r0, [pc, #16]	; (800290c <Right+0x5c>)
 80028fc:	f003 fd10 	bl	8006320 <HAL_TIM_PWM_Start>
}
 8002900:	bf00      	nop
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40021800 	.word	0x40021800
 8002908:	40021400 	.word	0x40021400
 800290c:	200004ec 	.word	0x200004ec

08002910 <Left>:

void Left()
{
 8002910:	b580      	push	{r7, lr}
 8002912:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 8002914:	2200      	movs	r2, #0
 8002916:	2102      	movs	r1, #2
 8002918:	4812      	ldr	r0, [pc, #72]	; (8002964 <Left+0x54>)
 800291a:	f001 fca3 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 800291e:	2201      	movs	r2, #1
 8002920:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002924:	4810      	ldr	r0, [pc, #64]	; (8002968 <Left+0x58>)
 8002926:	f001 fc9d 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 800292a:	2201      	movs	r2, #1
 800292c:	2180      	movs	r1, #128	; 0x80
 800292e:	480e      	ldr	r0, [pc, #56]	; (8002968 <Left+0x58>)
 8002930:	f001 fc98 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 8002934:	2200      	movs	r2, #0
 8002936:	f44f 7180 	mov.w	r1, #256	; 0x100
 800293a:	480b      	ldr	r0, [pc, #44]	; (8002968 <Left+0x58>)
 800293c:	f001 fc92 	bl	8004264 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002940:	2100      	movs	r1, #0
 8002942:	480a      	ldr	r0, [pc, #40]	; (800296c <Left+0x5c>)
 8002944:	f003 fcec 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002948:	2104      	movs	r1, #4
 800294a:	4808      	ldr	r0, [pc, #32]	; (800296c <Left+0x5c>)
 800294c:	f003 fce8 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002950:	2108      	movs	r1, #8
 8002952:	4806      	ldr	r0, [pc, #24]	; (800296c <Left+0x5c>)
 8002954:	f003 fce4 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002958:	210c      	movs	r1, #12
 800295a:	4804      	ldr	r0, [pc, #16]	; (800296c <Left+0x5c>)
 800295c:	f003 fce0 	bl	8006320 <HAL_TIM_PWM_Start>
}
 8002960:	bf00      	nop
 8002962:	bd80      	pop	{r7, pc}
 8002964:	40021800 	.word	0x40021800
 8002968:	40021400 	.word	0x40021400
 800296c:	200004ec 	.word	0x200004ec

08002970 <Cw>:

void Cw()
{
 8002970:	b580      	push	{r7, lr}
 8002972:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_SET);
 8002974:	2201      	movs	r2, #1
 8002976:	2102      	movs	r1, #2
 8002978:	4812      	ldr	r0, [pc, #72]	; (80029c4 <Cw+0x54>)
 800297a:	f001 fc73 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_SET);
 800297e:	2201      	movs	r2, #1
 8002980:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002984:	4810      	ldr	r0, [pc, #64]	; (80029c8 <Cw+0x58>)
 8002986:	f001 fc6d 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_SET);
 800298a:	2201      	movs	r2, #1
 800298c:	2180      	movs	r1, #128	; 0x80
 800298e:	480e      	ldr	r0, [pc, #56]	; (80029c8 <Cw+0x58>)
 8002990:	f001 fc68 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_SET);
 8002994:	2201      	movs	r2, #1
 8002996:	f44f 7180 	mov.w	r1, #256	; 0x100
 800299a:	480b      	ldr	r0, [pc, #44]	; (80029c8 <Cw+0x58>)
 800299c:	f001 fc62 	bl	8004264 <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80029a0:	2100      	movs	r1, #0
 80029a2:	480a      	ldr	r0, [pc, #40]	; (80029cc <Cw+0x5c>)
 80029a4:	f003 fcbc 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80029a8:	2104      	movs	r1, #4
 80029aa:	4808      	ldr	r0, [pc, #32]	; (80029cc <Cw+0x5c>)
 80029ac:	f003 fcb8 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80029b0:	2108      	movs	r1, #8
 80029b2:	4806      	ldr	r0, [pc, #24]	; (80029cc <Cw+0x5c>)
 80029b4:	f003 fcb4 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80029b8:	210c      	movs	r1, #12
 80029ba:	4804      	ldr	r0, [pc, #16]	; (80029cc <Cw+0x5c>)
 80029bc:	f003 fcb0 	bl	8006320 <HAL_TIM_PWM_Start>
}
 80029c0:	bf00      	nop
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	40021800 	.word	0x40021800
 80029c8:	40021400 	.word	0x40021400
 80029cc:	200004ec 	.word	0x200004ec

080029d0 <Ccw>:

void Ccw()
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1,GPIO_PIN_RESET);
 80029d4:	2200      	movs	r2, #0
 80029d6:	2102      	movs	r1, #2
 80029d8:	4812      	ldr	r0, [pc, #72]	; (8002a24 <Ccw+0x54>)
 80029da:	f001 fc43 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_9,GPIO_PIN_RESET);
 80029de:	2200      	movs	r2, #0
 80029e0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029e4:	4810      	ldr	r0, [pc, #64]	; (8002a28 <Ccw+0x58>)
 80029e6:	f001 fc3d 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_7,GPIO_PIN_RESET);
 80029ea:	2200      	movs	r2, #0
 80029ec:	2180      	movs	r1, #128	; 0x80
 80029ee:	480e      	ldr	r0, [pc, #56]	; (8002a28 <Ccw+0x58>)
 80029f0:	f001 fc38 	bl	8004264 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOF, GPIO_PIN_8,GPIO_PIN_RESET);
 80029f4:	2200      	movs	r2, #0
 80029f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029fa:	480b      	ldr	r0, [pc, #44]	; (8002a28 <Ccw+0x58>)
 80029fc:	f001 fc32 	bl	8004264 <HAL_GPIO_WritePin>


	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8002a00:	2100      	movs	r1, #0
 8002a02:	480a      	ldr	r0, [pc, #40]	; (8002a2c <Ccw+0x5c>)
 8002a04:	f003 fc8c 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8002a08:	2104      	movs	r1, #4
 8002a0a:	4808      	ldr	r0, [pc, #32]	; (8002a2c <Ccw+0x5c>)
 8002a0c:	f003 fc88 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8002a10:	2108      	movs	r1, #8
 8002a12:	4806      	ldr	r0, [pc, #24]	; (8002a2c <Ccw+0x5c>)
 8002a14:	f003 fc84 	bl	8006320 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8002a18:	210c      	movs	r1, #12
 8002a1a:	4804      	ldr	r0, [pc, #16]	; (8002a2c <Ccw+0x5c>)
 8002a1c:	f003 fc80 	bl	8006320 <HAL_TIM_PWM_Start>
}
 8002a20:	bf00      	nop
 8002a22:	bd80      	pop	{r7, pc}
 8002a24:	40021800 	.word	0x40021800
 8002a28:	40021400 	.word	0x40021400
 8002a2c:	200004ec 	.word	0x200004ec

08002a30 <Stop>:

void Stop()
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	af00      	add	r7, sp, #0

	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 8002a34:	2100      	movs	r1, #0
 8002a36:	4808      	ldr	r0, [pc, #32]	; (8002a58 <Stop+0x28>)
 8002a38:	f003 fd3a 	bl	80064b0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8002a3c:	2104      	movs	r1, #4
 8002a3e:	4806      	ldr	r0, [pc, #24]	; (8002a58 <Stop+0x28>)
 8002a40:	f003 fd36 	bl	80064b0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 8002a44:	2108      	movs	r1, #8
 8002a46:	4804      	ldr	r0, [pc, #16]	; (8002a58 <Stop+0x28>)
 8002a48:	f003 fd32 	bl	80064b0 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 8002a4c:	210c      	movs	r1, #12
 8002a4e:	4802      	ldr	r0, [pc, #8]	; (8002a58 <Stop+0x28>)
 8002a50:	f003 fd2e 	bl	80064b0 <HAL_TIM_PWM_Stop>


}
 8002a54:	bf00      	nop
 8002a56:	bd80      	pop	{r7, pc}
 8002a58:	200004ec 	.word	0x200004ec

08002a5c <Motor_Init>:

void Motor_Init(){
 8002a5c:	b480      	push	{r7}
 8002a5e:	af00      	add	r7, sp, #0
	TIM2->CCR1 = SPEED;
 8002a60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a64:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002a68:	635a      	str	r2, [r3, #52]	; 0x34
	TIM2->CCR2 = SPEED;
 8002a6a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a6e:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002a72:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR3 = SPEED;
 8002a74:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a78:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002a7c:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM2->CCR4 = SPEED;
 8002a7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002a82:	f240 32b6 	movw	r2, #950	; 0x3b6
 8002a86:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002a88:	bf00      	nop
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr
	...

08002a94 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002a98:	4b0f      	ldr	r3, [pc, #60]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002a9a:	4a10      	ldr	r2, [pc, #64]	; (8002adc <MX_RTC_Init+0x48>)
 8002a9c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a9e:	4b0e      	ldr	r3, [pc, #56]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002aa4:	4b0c      	ldr	r3, [pc, #48]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002aa6:	227f      	movs	r2, #127	; 0x7f
 8002aa8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002aaa:	4b0b      	ldr	r3, [pc, #44]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002aac:	22ff      	movs	r2, #255	; 0xff
 8002aae:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002ab0:	4b09      	ldr	r3, [pc, #36]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002ab6:	4b08      	ldr	r3, [pc, #32]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002ab8:	2200      	movs	r2, #0
 8002aba:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002abc:	4b06      	ldr	r3, [pc, #24]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ac2:	4805      	ldr	r0, [pc, #20]	; (8002ad8 <MX_RTC_Init+0x44>)
 8002ac4:	f003 fa8a 	bl	8005fdc <HAL_RTC_Init>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d001      	beq.n	8002ad2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8002ace:	f7ff fde1 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	20000450 	.word	0x20000450
 8002adc:	40002800 	.word	0x40002800

08002ae0 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002ae0:	b580      	push	{r7, lr}
 8002ae2:	b08e      	sub	sp, #56	; 0x38
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002ae8:	f107 0308 	add.w	r3, r7, #8
 8002aec:	2230      	movs	r2, #48	; 0x30
 8002aee:	2100      	movs	r1, #0
 8002af0:	4618      	mov	r0, r3
 8002af2:	f005 ffd5 	bl	8008aa0 <memset>
  if(rtcHandle->Instance==RTC)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a0c      	ldr	r2, [pc, #48]	; (8002b2c <HAL_RTC_MspInit+0x4c>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d111      	bne.n	8002b24 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b00:	2320      	movs	r3, #32
 8002b02:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002b04:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b08:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b0a:	f107 0308 	add.w	r3, r7, #8
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f003 f8a4 	bl	8005c5c <HAL_RCCEx_PeriphCLKConfig>
 8002b14:	4603      	mov	r3, r0
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d001      	beq.n	8002b1e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002b1a:	f7ff fdbb 	bl	8002694 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8002b1e:	4b04      	ldr	r3, [pc, #16]	; (8002b30 <HAL_RTC_MspInit+0x50>)
 8002b20:	2201      	movs	r2, #1
 8002b22:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8002b24:	bf00      	nop
 8002b26:	3738      	adds	r7, #56	; 0x38
 8002b28:	46bd      	mov	sp, r7
 8002b2a:	bd80      	pop	{r7, pc}
 8002b2c:	40002800 	.word	0x40002800
 8002b30:	42470e3c 	.word	0x42470e3c
 8002b34:	00000000 	.word	0x00000000

08002b38 <SelfDriving>:
//			return CCW;
//		}
//	}
//}

void SelfDriving(){
 8002b38:	b5b0      	push	{r4, r5, r7, lr}
 8002b3a:	af00      	add	r7, sp, #0

	  distance_long = (waypointGPS.longitude - GPS.dec_longitude) * 1000000;
 8002b3c:	4bac      	ldr	r3, [pc, #688]	; (8002df0 <SelfDriving+0x2b8>)
 8002b3e:	ed93 7a00 	vldr	s14, [r3]
 8002b42:	4bac      	ldr	r3, [pc, #688]	; (8002df4 <SelfDriving+0x2bc>)
 8002b44:	edd3 7a00 	vldr	s15, [r3]
 8002b48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b4c:	ed9f 7aaa 	vldr	s14, [pc, #680]	; 8002df8 <SelfDriving+0x2c0>
 8002b50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b58:	ee17 2a90 	vmov	r2, s15
 8002b5c:	4ba7      	ldr	r3, [pc, #668]	; (8002dfc <SelfDriving+0x2c4>)
 8002b5e:	601a      	str	r2, [r3, #0]
	  distance_lat = (waypointGPS.latitude - GPS.dec_latitude) * 1000000;
 8002b60:	4ba3      	ldr	r3, [pc, #652]	; (8002df0 <SelfDriving+0x2b8>)
 8002b62:	ed93 7a01 	vldr	s14, [r3, #4]
 8002b66:	4ba3      	ldr	r3, [pc, #652]	; (8002df4 <SelfDriving+0x2bc>)
 8002b68:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002b70:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8002df8 <SelfDriving+0x2c0>
 8002b74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b78:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002b7c:	ee17 2a90 	vmov	r2, s15
 8002b80:	4b9f      	ldr	r3, [pc, #636]	; (8002e00 <SelfDriving+0x2c8>)
 8002b82:	601a      	str	r2, [r3, #0]
	  distance_c = sqrt((distance_lat * distance_lat) + (distance_long * distance_long));
 8002b84:	4b9e      	ldr	r3, [pc, #632]	; (8002e00 <SelfDriving+0x2c8>)
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a9d      	ldr	r2, [pc, #628]	; (8002e00 <SelfDriving+0x2c8>)
 8002b8a:	6812      	ldr	r2, [r2, #0]
 8002b8c:	fb03 f202 	mul.w	r2, r3, r2
 8002b90:	4b9a      	ldr	r3, [pc, #616]	; (8002dfc <SelfDriving+0x2c4>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	4999      	ldr	r1, [pc, #612]	; (8002dfc <SelfDriving+0x2c4>)
 8002b96:	6809      	ldr	r1, [r1, #0]
 8002b98:	fb01 f303 	mul.w	r3, r1, r3
 8002b9c:	4413      	add	r3, r2
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7fd fcd0 	bl	8000544 <__aeabi_i2d>
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	ec43 2b10 	vmov	d0, r2, r3
 8002bac:	f00b f860 	bl	800dc70 <sqrt>
 8002bb0:	ec53 2b10 	vmov	r2, r3, d0
 8002bb4:	4610      	mov	r0, r2
 8002bb6:	4619      	mov	r1, r3
 8002bb8:	f7fd ffde 	bl	8000b78 <__aeabi_d2iz>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	4a91      	ldr	r2, [pc, #580]	; (8002e04 <SelfDriving+0x2cc>)
 8002bc0:	6013      	str	r3, [r2, #0]

	  angle = acos((double)distance_long / distance_c);
 8002bc2:	4b8e      	ldr	r3, [pc, #568]	; (8002dfc <SelfDriving+0x2c4>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	f7fd fcbc 	bl	8000544 <__aeabi_i2d>
 8002bcc:	4604      	mov	r4, r0
 8002bce:	460d      	mov	r5, r1
 8002bd0:	4b8c      	ldr	r3, [pc, #560]	; (8002e04 <SelfDriving+0x2cc>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	f7fd fcb5 	bl	8000544 <__aeabi_i2d>
 8002bda:	4602      	mov	r2, r0
 8002bdc:	460b      	mov	r3, r1
 8002bde:	4620      	mov	r0, r4
 8002be0:	4629      	mov	r1, r5
 8002be2:	f7fd fe43 	bl	800086c <__aeabi_ddiv>
 8002be6:	4602      	mov	r2, r0
 8002be8:	460b      	mov	r3, r1
 8002bea:	ec43 2b17 	vmov	d7, r2, r3
 8002bee:	eeb0 0a47 	vmov.f32	s0, s14
 8002bf2:	eef0 0a67 	vmov.f32	s1, s15
 8002bf6:	f00b f805 	bl	800dc04 <acos>
 8002bfa:	eeb0 7a40 	vmov.f32	s14, s0
 8002bfe:	eef0 7a60 	vmov.f32	s15, s1
 8002c02:	4b81      	ldr	r3, [pc, #516]	; (8002e08 <SelfDriving+0x2d0>)
 8002c04:	ed83 7b00 	vstr	d7, [r3]
	  degree_angle = (double)angle * 180 / M_PI;
 8002c08:	4b7f      	ldr	r3, [pc, #508]	; (8002e08 <SelfDriving+0x2d0>)
 8002c0a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002c0e:	f04f 0200 	mov.w	r2, #0
 8002c12:	4b7e      	ldr	r3, [pc, #504]	; (8002e0c <SelfDriving+0x2d4>)
 8002c14:	f7fd fd00 	bl	8000618 <__aeabi_dmul>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	460b      	mov	r3, r1
 8002c1c:	4610      	mov	r0, r2
 8002c1e:	4619      	mov	r1, r3
 8002c20:	a36f      	add	r3, pc, #444	; (adr r3, 8002de0 <SelfDriving+0x2a8>)
 8002c22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c26:	f7fd fe21 	bl	800086c <__aeabi_ddiv>
 8002c2a:	4602      	mov	r2, r0
 8002c2c:	460b      	mov	r3, r1
 8002c2e:	4978      	ldr	r1, [pc, #480]	; (8002e10 <SelfDriving+0x2d8>)
 8002c30:	e9c1 2300 	strd	r2, r3, [r1]

	  if (distance_long > 0 && distance_lat > 0) {
 8002c34:	4b71      	ldr	r3, [pc, #452]	; (8002dfc <SelfDriving+0x2c4>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	dd07      	ble.n	8002c4c <SelfDriving+0x114>
 8002c3c:	4b70      	ldr	r3, [pc, #448]	; (8002e00 <SelfDriving+0x2c8>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	dd03      	ble.n	8002c4c <SelfDriving+0x114>
		  quadrant = QUADRANT_ONE;
 8002c44:	4b73      	ldr	r3, [pc, #460]	; (8002e14 <SelfDriving+0x2dc>)
 8002c46:	2201      	movs	r2, #1
 8002c48:	701a      	strb	r2, [r3, #0]
 8002c4a:	e022      	b.n	8002c92 <SelfDriving+0x15a>
	  }
	  else if (distance_long < 0 && distance_lat > 0) {
 8002c4c:	4b6b      	ldr	r3, [pc, #428]	; (8002dfc <SelfDriving+0x2c4>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	da07      	bge.n	8002c64 <SelfDriving+0x12c>
 8002c54:	4b6a      	ldr	r3, [pc, #424]	; (8002e00 <SelfDriving+0x2c8>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	dd03      	ble.n	8002c64 <SelfDriving+0x12c>
		  quadrant = QUADRANT_TWO;
 8002c5c:	4b6d      	ldr	r3, [pc, #436]	; (8002e14 <SelfDriving+0x2dc>)
 8002c5e:	2202      	movs	r2, #2
 8002c60:	701a      	strb	r2, [r3, #0]
 8002c62:	e016      	b.n	8002c92 <SelfDriving+0x15a>
	  }
	  else if (distance_long < 0 && distance_lat < 0) {
 8002c64:	4b65      	ldr	r3, [pc, #404]	; (8002dfc <SelfDriving+0x2c4>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	da07      	bge.n	8002c7c <SelfDriving+0x144>
 8002c6c:	4b64      	ldr	r3, [pc, #400]	; (8002e00 <SelfDriving+0x2c8>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	da03      	bge.n	8002c7c <SelfDriving+0x144>
		  quadrant = QUADRANT_THREE;
 8002c74:	4b67      	ldr	r3, [pc, #412]	; (8002e14 <SelfDriving+0x2dc>)
 8002c76:	2203      	movs	r2, #3
 8002c78:	701a      	strb	r2, [r3, #0]
 8002c7a:	e00a      	b.n	8002c92 <SelfDriving+0x15a>
	  }
	  else if (distance_long > 0 && distance_lat < 0) {
 8002c7c:	4b5f      	ldr	r3, [pc, #380]	; (8002dfc <SelfDriving+0x2c4>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	dd06      	ble.n	8002c92 <SelfDriving+0x15a>
 8002c84:	4b5e      	ldr	r3, [pc, #376]	; (8002e00 <SelfDriving+0x2c8>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	da02      	bge.n	8002c92 <SelfDriving+0x15a>
		  quadrant = QUADRANT_FOUR;
 8002c8c:	4b61      	ldr	r3, [pc, #388]	; (8002e14 <SelfDriving+0x2dc>)
 8002c8e:	2204      	movs	r2, #4
 8002c90:	701a      	strb	r2, [r3, #0]
	  }



	  switch (quadrant) {
 8002c92:	4b60      	ldr	r3, [pc, #384]	; (8002e14 <SelfDriving+0x2dc>)
 8002c94:	781b      	ldrb	r3, [r3, #0]
 8002c96:	3b01      	subs	r3, #1
 8002c98:	2b03      	cmp	r3, #3
 8002c9a:	d85d      	bhi.n	8002d58 <SelfDriving+0x220>
 8002c9c:	a201      	add	r2, pc, #4	; (adr r2, 8002ca4 <SelfDriving+0x16c>)
 8002c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ca2:	bf00      	nop
 8002ca4:	08002cb5 	.word	0x08002cb5
 8002ca8:	08002cd1 	.word	0x08002cd1
 8002cac:	08002d07 	.word	0x08002d07
 8002cb0:	08002d3d 	.word	0x08002d3d
	  case QUADRANT_ONE:
		  target_angle = 90 - degree_angle;
 8002cb4:	4b56      	ldr	r3, [pc, #344]	; (8002e10 <SelfDriving+0x2d8>)
 8002cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cba:	f04f 0000 	mov.w	r0, #0
 8002cbe:	4956      	ldr	r1, [pc, #344]	; (8002e18 <SelfDriving+0x2e0>)
 8002cc0:	f7fd faf2 	bl	80002a8 <__aeabi_dsub>
 8002cc4:	4602      	mov	r2, r0
 8002cc6:	460b      	mov	r3, r1
 8002cc8:	4954      	ldr	r1, [pc, #336]	; (8002e1c <SelfDriving+0x2e4>)
 8002cca:	e9c1 2300 	strd	r2, r3, [r1]
		  break;
 8002cce:	e044      	b.n	8002d5a <SelfDriving+0x222>
	  case QUADRANT_TWO:
		  degree_angle = 180-degree_angle;
 8002cd0:	4b4f      	ldr	r3, [pc, #316]	; (8002e10 <SelfDriving+0x2d8>)
 8002cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cd6:	f04f 0000 	mov.w	r0, #0
 8002cda:	494c      	ldr	r1, [pc, #304]	; (8002e0c <SelfDriving+0x2d4>)
 8002cdc:	f7fd fae4 	bl	80002a8 <__aeabi_dsub>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	494a      	ldr	r1, [pc, #296]	; (8002e10 <SelfDriving+0x2d8>)
 8002ce6:	e9c1 2300 	strd	r2, r3, [r1]
		  target_angle = 270 + degree_angle;
 8002cea:	4b49      	ldr	r3, [pc, #292]	; (8002e10 <SelfDriving+0x2d8>)
 8002cec:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002cf0:	a33d      	add	r3, pc, #244	; (adr r3, 8002de8 <SelfDriving+0x2b0>)
 8002cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cf6:	f7fd fad9 	bl	80002ac <__adddf3>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	460b      	mov	r3, r1
 8002cfe:	4947      	ldr	r1, [pc, #284]	; (8002e1c <SelfDriving+0x2e4>)
 8002d00:	e9c1 2300 	strd	r2, r3, [r1]
		  break;
 8002d04:	e029      	b.n	8002d5a <SelfDriving+0x222>
	  case QUADRANT_THREE:
		  degree_angle = 180-degree_angle;
 8002d06:	4b42      	ldr	r3, [pc, #264]	; (8002e10 <SelfDriving+0x2d8>)
 8002d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d0c:	f04f 0000 	mov.w	r0, #0
 8002d10:	493e      	ldr	r1, [pc, #248]	; (8002e0c <SelfDriving+0x2d4>)
 8002d12:	f7fd fac9 	bl	80002a8 <__aeabi_dsub>
 8002d16:	4602      	mov	r2, r0
 8002d18:	460b      	mov	r3, r1
 8002d1a:	493d      	ldr	r1, [pc, #244]	; (8002e10 <SelfDriving+0x2d8>)
 8002d1c:	e9c1 2300 	strd	r2, r3, [r1]
		  target_angle = 270 - degree_angle;
 8002d20:	4b3b      	ldr	r3, [pc, #236]	; (8002e10 <SelfDriving+0x2d8>)
 8002d22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d26:	a130      	add	r1, pc, #192	; (adr r1, 8002de8 <SelfDriving+0x2b0>)
 8002d28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002d2c:	f7fd fabc 	bl	80002a8 <__aeabi_dsub>
 8002d30:	4602      	mov	r2, r0
 8002d32:	460b      	mov	r3, r1
 8002d34:	4939      	ldr	r1, [pc, #228]	; (8002e1c <SelfDriving+0x2e4>)
 8002d36:	e9c1 2300 	strd	r2, r3, [r1]
		  break;
 8002d3a:	e00e      	b.n	8002d5a <SelfDriving+0x222>
	  case QUADRANT_FOUR:
		  target_angle = 90 + degree_angle;
 8002d3c:	4b34      	ldr	r3, [pc, #208]	; (8002e10 <SelfDriving+0x2d8>)
 8002d3e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002d42:	f04f 0200 	mov.w	r2, #0
 8002d46:	4b34      	ldr	r3, [pc, #208]	; (8002e18 <SelfDriving+0x2e0>)
 8002d48:	f7fd fab0 	bl	80002ac <__adddf3>
 8002d4c:	4602      	mov	r2, r0
 8002d4e:	460b      	mov	r3, r1
 8002d50:	4932      	ldr	r1, [pc, #200]	; (8002e1c <SelfDriving+0x2e4>)
 8002d52:	e9c1 2300 	strd	r2, r3, [r1]
		  break;
 8002d56:	e000      	b.n	8002d5a <SelfDriving+0x222>
	  default:
		  break;
 8002d58:	bf00      	nop
	  }


	  diffAngle = ((int)target_angle - (int)headingDegrees + 360) % 360;
 8002d5a:	4b30      	ldr	r3, [pc, #192]	; (8002e1c <SelfDriving+0x2e4>)
 8002d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d60:	4610      	mov	r0, r2
 8002d62:	4619      	mov	r1, r3
 8002d64:	f7fd ff08 	bl	8000b78 <__aeabi_d2iz>
 8002d68:	4603      	mov	r3, r0
 8002d6a:	4a2d      	ldr	r2, [pc, #180]	; (8002e20 <SelfDriving+0x2e8>)
 8002d6c:	edd2 7a00 	vldr	s15, [r2]
 8002d70:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002d74:	ee17 2a90 	vmov	r2, s15
 8002d78:	1a9b      	subs	r3, r3, r2
 8002d7a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002d7e:	4a29      	ldr	r2, [pc, #164]	; (8002e24 <SelfDriving+0x2ec>)
 8002d80:	fb82 1203 	smull	r1, r2, r2, r3
 8002d84:	441a      	add	r2, r3
 8002d86:	1211      	asrs	r1, r2, #8
 8002d88:	17da      	asrs	r2, r3, #31
 8002d8a:	1a8a      	subs	r2, r1, r2
 8002d8c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8002d90:	fb01 f202 	mul.w	r2, r1, r2
 8002d94:	1a9a      	subs	r2, r3, r2
 8002d96:	4b24      	ldr	r3, [pc, #144]	; (8002e28 <SelfDriving+0x2f0>)
 8002d98:	601a      	str	r2, [r3, #0]

	  if(distance_c < 50){
 8002d9a:	4b1a      	ldr	r3, [pc, #104]	; (8002e04 <SelfDriving+0x2cc>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	2b31      	cmp	r3, #49	; 0x31
 8002da0:	dc03      	bgt.n	8002daa <SelfDriving+0x272>
		  moveSignal = STOP;
 8002da2:	4b22      	ldr	r3, [pc, #136]	; (8002e2c <SelfDriving+0x2f4>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
 8002da8:	e04d      	b.n	8002e46 <SelfDriving+0x30e>

	  }else {
		  if ((diffAngle >= 345) || (diffAngle < 15)){
 8002daa:	4b1f      	ldr	r3, [pc, #124]	; (8002e28 <SelfDriving+0x2f0>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f5b3 7fac 	cmp.w	r3, #344	; 0x158
 8002db2:	dc03      	bgt.n	8002dbc <SelfDriving+0x284>
 8002db4:	4b1c      	ldr	r3, [pc, #112]	; (8002e28 <SelfDriving+0x2f0>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	2b0e      	cmp	r3, #14
 8002dba:	dc03      	bgt.n	8002dc4 <SelfDriving+0x28c>
			  moveSignal = FORWARD;
 8002dbc:	4b1b      	ldr	r3, [pc, #108]	; (8002e2c <SelfDriving+0x2f4>)
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	701a      	strb	r2, [r3, #0]
 8002dc2:	e040      	b.n	8002e46 <SelfDriving+0x30e>

		  }else {

			  if ((diffAngle >= 180) && (diffAngle < 345)){
 8002dc4:	4b18      	ldr	r3, [pc, #96]	; (8002e28 <SelfDriving+0x2f0>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	2bb3      	cmp	r3, #179	; 0xb3
 8002dca:	dd31      	ble.n	8002e30 <SelfDriving+0x2f8>
 8002dcc:	4b16      	ldr	r3, [pc, #88]	; (8002e28 <SelfDriving+0x2f0>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f5b3 7fac 	cmp.w	r3, #344	; 0x158
 8002dd4:	dc2c      	bgt.n	8002e30 <SelfDriving+0x2f8>
				  moveSignal = CCW;
 8002dd6:	4b15      	ldr	r3, [pc, #84]	; (8002e2c <SelfDriving+0x2f4>)
 8002dd8:	2206      	movs	r2, #6
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	e033      	b.n	8002e46 <SelfDriving+0x30e>
 8002dde:	bf00      	nop
 8002de0:	54442d18 	.word	0x54442d18
 8002de4:	400921fb 	.word	0x400921fb
 8002de8:	00000000 	.word	0x00000000
 8002dec:	4070e000 	.word	0x4070e000
 8002df0:	20000230 	.word	0x20000230
 8002df4:	200002e0 	.word	0x200002e0
 8002df8:	49742400 	.word	0x49742400
 8002dfc:	20000470 	.word	0x20000470
 8002e00:	20000474 	.word	0x20000474
 8002e04:	20000478 	.word	0x20000478
 8002e08:	20000480 	.word	0x20000480
 8002e0c:	40668000 	.word	0x40668000
 8002e10:	20000488 	.word	0x20000488
 8002e14:	2000049d 	.word	0x2000049d
 8002e18:	40568000 	.word	0x40568000
 8002e1c:	20000490 	.word	0x20000490
 8002e20:	20000224 	.word	0x20000224
 8002e24:	b60b60b7 	.word	0xb60b60b7
 8002e28:	20000498 	.word	0x20000498
 8002e2c:	2000049c 	.word	0x2000049c
			  }else if ((diffAngle >= 15) && (diffAngle < 180)){
 8002e30:	4b08      	ldr	r3, [pc, #32]	; (8002e54 <SelfDriving+0x31c>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	2b0e      	cmp	r3, #14
 8002e36:	dd06      	ble.n	8002e46 <SelfDriving+0x30e>
 8002e38:	4b06      	ldr	r3, [pc, #24]	; (8002e54 <SelfDriving+0x31c>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	2bb3      	cmp	r3, #179	; 0xb3
 8002e3e:	dc02      	bgt.n	8002e46 <SelfDriving+0x30e>
				  moveSignal = CW;
 8002e40:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <SelfDriving+0x320>)
 8002e42:	2205      	movs	r2, #5
 8002e44:	701a      	strb	r2, [r3, #0]
			  }
		  }
	  }

	  Move(moveSignal);
 8002e46:	4b04      	ldr	r3, [pc, #16]	; (8002e58 <SelfDriving+0x320>)
 8002e48:	781b      	ldrb	r3, [r3, #0]
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	f7ff fc28 	bl	80026a0 <Move>



}
 8002e50:	bf00      	nop
 8002e52:	bdb0      	pop	{r4, r5, r7, pc}
 8002e54:	20000498 	.word	0x20000498
 8002e58:	2000049c 	.word	0x2000049c

08002e5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e5c:	b480      	push	{r7}
 8002e5e:	b083      	sub	sp, #12
 8002e60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e62:	2300      	movs	r3, #0
 8002e64:	607b      	str	r3, [r7, #4]
 8002e66:	4b10      	ldr	r3, [pc, #64]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e6a:	4a0f      	ldr	r2, [pc, #60]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e70:	6453      	str	r3, [r2, #68]	; 0x44
 8002e72:	4b0d      	ldr	r3, [pc, #52]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e7a:	607b      	str	r3, [r7, #4]
 8002e7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e7e:	2300      	movs	r3, #0
 8002e80:	603b      	str	r3, [r7, #0]
 8002e82:	4b09      	ldr	r3, [pc, #36]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e86:	4a08      	ldr	r2, [pc, #32]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e88:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e8c:	6413      	str	r3, [r2, #64]	; 0x40
 8002e8e:	4b06      	ldr	r3, [pc, #24]	; (8002ea8 <HAL_MspInit+0x4c>)
 8002e90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e92:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e96:	603b      	str	r3, [r7, #0]
 8002e98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr
 8002ea6:	bf00      	nop
 8002ea8:	40023800 	.word	0x40023800

08002eac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002eac:	b480      	push	{r7}
 8002eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002eb0:	e7fe      	b.n	8002eb0 <NMI_Handler+0x4>

08002eb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eb6:	e7fe      	b.n	8002eb6 <HardFault_Handler+0x4>

08002eb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002ebc:	e7fe      	b.n	8002ebc <MemManage_Handler+0x4>

08002ebe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002ebe:	b480      	push	{r7}
 8002ec0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002ec2:	e7fe      	b.n	8002ec2 <BusFault_Handler+0x4>

08002ec4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ec8:	e7fe      	b.n	8002ec8 <UsageFault_Handler+0x4>

08002eca <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ece:	bf00      	nop
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed6:	4770      	bx	lr

08002ed8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ed8:	b480      	push	{r7}
 8002eda:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002edc:	bf00      	nop
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr

08002ee6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ee6:	b480      	push	{r7}
 8002ee8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002eea:	bf00      	nop
 8002eec:	46bd      	mov	sp, r7
 8002eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef2:	4770      	bx	lr

08002ef4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ef8:	f000 fe20 	bl	8003b3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002efc:	bf00      	nop
 8002efe:	bd80      	pop	{r7, pc}

08002f00 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002f04:	4802      	ldr	r0, [pc, #8]	; (8002f10 <TIM1_CC_IRQHandler+0x10>)
 8002f06:	f003 fcc5 	bl	8006894 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8002f0a:	bf00      	nop
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	200004a4 	.word	0x200004a4

08002f14 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002f18:	4802      	ldr	r0, [pc, #8]	; (8002f24 <TIM3_IRQHandler+0x10>)
 8002f1a:	f003 fcbb 	bl	8006894 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002f1e:	bf00      	nop
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	20000534 	.word	0x20000534

08002f28 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8002f2c:	4802      	ldr	r0, [pc, #8]	; (8002f38 <TIM4_IRQHandler+0x10>)
 8002f2e:	f003 fcb1 	bl	8006894 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002f32:	bf00      	nop
 8002f34:	bd80      	pop	{r7, pc}
 8002f36:	bf00      	nop
 8002f38:	2000057c 	.word	0x2000057c

08002f3c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002f3c:	b580      	push	{r7, lr}
 8002f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002f40:	4802      	ldr	r0, [pc, #8]	; (8002f4c <USART2_IRQHandler+0x10>)
 8002f42:	f004 fe1b 	bl	8007b7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	20000608 	.word	0x20000608

08002f50 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f54:	4802      	ldr	r0, [pc, #8]	; (8002f60 <USART3_IRQHandler+0x10>)
 8002f56:	f004 fe11 	bl	8007b7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002f5a:	bf00      	nop
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	2000064c 	.word	0x2000064c

08002f64 <UART7_IRQHandler>:

/**
  * @brief This function handles UART7 global interrupt.
  */
void UART7_IRQHandler(void)
{
 8002f64:	b580      	push	{r7, lr}
 8002f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART7_IRQn 0 */

  /* USER CODE END UART7_IRQn 0 */
  HAL_UART_IRQHandler(&huart7);
 8002f68:	4802      	ldr	r0, [pc, #8]	; (8002f74 <UART7_IRQHandler+0x10>)
 8002f6a:	f004 fe07 	bl	8007b7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART7_IRQn 1 */

  /* USER CODE END UART7_IRQn 1 */
}
 8002f6e:	bf00      	nop
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	200005c4 	.word	0x200005c4

08002f78 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	af00      	add	r7, sp, #0
	return 1;
 8002f7c:	2301      	movs	r3, #1
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	46bd      	mov	sp, r7
 8002f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f86:	4770      	bx	lr

08002f88 <_kill>:

int _kill(int pid, int sig)
{
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
 8002f90:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002f92:	f005 fd5b 	bl	8008a4c <__errno>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2216      	movs	r2, #22
 8002f9a:	601a      	str	r2, [r3, #0]
	return -1;
 8002f9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3708      	adds	r7, #8
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <_exit>:

void _exit (int status)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b082      	sub	sp, #8
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb4:	6878      	ldr	r0, [r7, #4]
 8002fb6:	f7ff ffe7 	bl	8002f88 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002fba:	e7fe      	b.n	8002fba <_exit+0x12>

08002fbc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b086      	sub	sp, #24
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	60f8      	str	r0, [r7, #12]
 8002fc4:	60b9      	str	r1, [r7, #8]
 8002fc6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fc8:	2300      	movs	r3, #0
 8002fca:	617b      	str	r3, [r7, #20]
 8002fcc:	e00a      	b.n	8002fe4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002fce:	f3af 8000 	nop.w
 8002fd2:	4601      	mov	r1, r0
 8002fd4:	68bb      	ldr	r3, [r7, #8]
 8002fd6:	1c5a      	adds	r2, r3, #1
 8002fd8:	60ba      	str	r2, [r7, #8]
 8002fda:	b2ca      	uxtb	r2, r1
 8002fdc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fde:	697b      	ldr	r3, [r7, #20]
 8002fe0:	3301      	adds	r3, #1
 8002fe2:	617b      	str	r3, [r7, #20]
 8002fe4:	697a      	ldr	r2, [r7, #20]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	429a      	cmp	r2, r3
 8002fea:	dbf0      	blt.n	8002fce <_read+0x12>
	}

return len;
 8002fec:	687b      	ldr	r3, [r7, #4]
}
 8002fee:	4618      	mov	r0, r3
 8002ff0:	3718      	adds	r7, #24
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bd80      	pop	{r7, pc}

08002ff6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002ff6:	b580      	push	{r7, lr}
 8002ff8:	b086      	sub	sp, #24
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	60f8      	str	r0, [r7, #12]
 8002ffe:	60b9      	str	r1, [r7, #8]
 8003000:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003002:	2300      	movs	r3, #0
 8003004:	617b      	str	r3, [r7, #20]
 8003006:	e009      	b.n	800301c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003008:	68bb      	ldr	r3, [r7, #8]
 800300a:	1c5a      	adds	r2, r3, #1
 800300c:	60ba      	str	r2, [r7, #8]
 800300e:	781b      	ldrb	r3, [r3, #0]
 8003010:	4618      	mov	r0, r3
 8003012:	f7fe fedd 	bl	8001dd0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003016:	697b      	ldr	r3, [r7, #20]
 8003018:	3301      	adds	r3, #1
 800301a:	617b      	str	r3, [r7, #20]
 800301c:	697a      	ldr	r2, [r7, #20]
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	429a      	cmp	r2, r3
 8003022:	dbf1      	blt.n	8003008 <_write+0x12>
	}
	return len;
 8003024:	687b      	ldr	r3, [r7, #4]
}
 8003026:	4618      	mov	r0, r3
 8003028:	3718      	adds	r7, #24
 800302a:	46bd      	mov	sp, r7
 800302c:	bd80      	pop	{r7, pc}

0800302e <_close>:

int _close(int file)
{
 800302e:	b480      	push	{r7}
 8003030:	b083      	sub	sp, #12
 8003032:	af00      	add	r7, sp, #0
 8003034:	6078      	str	r0, [r7, #4]
	return -1;
 8003036:	f04f 33ff 	mov.w	r3, #4294967295
}
 800303a:	4618      	mov	r0, r3
 800303c:	370c      	adds	r7, #12
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003046:	b480      	push	{r7}
 8003048:	b083      	sub	sp, #12
 800304a:	af00      	add	r7, sp, #0
 800304c:	6078      	str	r0, [r7, #4]
 800304e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003050:	683b      	ldr	r3, [r7, #0]
 8003052:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003056:	605a      	str	r2, [r3, #4]
	return 0;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	370c      	adds	r7, #12
 800305e:	46bd      	mov	sp, r7
 8003060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003064:	4770      	bx	lr

08003066 <_isatty>:

int _isatty(int file)
{
 8003066:	b480      	push	{r7}
 8003068:	b083      	sub	sp, #12
 800306a:	af00      	add	r7, sp, #0
 800306c:	6078      	str	r0, [r7, #4]
	return 1;
 800306e:	2301      	movs	r3, #1
}
 8003070:	4618      	mov	r0, r3
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800307c:	b480      	push	{r7}
 800307e:	b085      	sub	sp, #20
 8003080:	af00      	add	r7, sp, #0
 8003082:	60f8      	str	r0, [r7, #12]
 8003084:	60b9      	str	r1, [r7, #8]
 8003086:	607a      	str	r2, [r7, #4]
	return 0;
 8003088:	2300      	movs	r3, #0
}
 800308a:	4618      	mov	r0, r3
 800308c:	3714      	adds	r7, #20
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
	...

08003098 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b086      	sub	sp, #24
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80030a0:	4a14      	ldr	r2, [pc, #80]	; (80030f4 <_sbrk+0x5c>)
 80030a2:	4b15      	ldr	r3, [pc, #84]	; (80030f8 <_sbrk+0x60>)
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80030a8:	697b      	ldr	r3, [r7, #20]
 80030aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80030ac:	4b13      	ldr	r3, [pc, #76]	; (80030fc <_sbrk+0x64>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d102      	bne.n	80030ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80030b4:	4b11      	ldr	r3, [pc, #68]	; (80030fc <_sbrk+0x64>)
 80030b6:	4a12      	ldr	r2, [pc, #72]	; (8003100 <_sbrk+0x68>)
 80030b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80030ba:	4b10      	ldr	r3, [pc, #64]	; (80030fc <_sbrk+0x64>)
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4413      	add	r3, r2
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	429a      	cmp	r2, r3
 80030c6:	d207      	bcs.n	80030d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80030c8:	f005 fcc0 	bl	8008a4c <__errno>
 80030cc:	4603      	mov	r3, r0
 80030ce:	220c      	movs	r2, #12
 80030d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80030d2:	f04f 33ff 	mov.w	r3, #4294967295
 80030d6:	e009      	b.n	80030ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80030d8:	4b08      	ldr	r3, [pc, #32]	; (80030fc <_sbrk+0x64>)
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80030de:	4b07      	ldr	r3, [pc, #28]	; (80030fc <_sbrk+0x64>)
 80030e0:	681a      	ldr	r2, [r3, #0]
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	4413      	add	r3, r2
 80030e6:	4a05      	ldr	r2, [pc, #20]	; (80030fc <_sbrk+0x64>)
 80030e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80030ea:	68fb      	ldr	r3, [r7, #12]
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	3718      	adds	r7, #24
 80030f0:	46bd      	mov	sp, r7
 80030f2:	bd80      	pop	{r7, pc}
 80030f4:	20030000 	.word	0x20030000
 80030f8:	00000400 	.word	0x00000400
 80030fc:	200004a0 	.word	0x200004a0
 8003100:	200006a8 	.word	0x200006a8

08003104 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003104:	b480      	push	{r7}
 8003106:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003108:	4b06      	ldr	r3, [pc, #24]	; (8003124 <SystemInit+0x20>)
 800310a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800310e:	4a05      	ldr	r2, [pc, #20]	; (8003124 <SystemInit+0x20>)
 8003110:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003114:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003118:	bf00      	nop
 800311a:	46bd      	mov	sp, r7
 800311c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003120:	4770      	bx	lr
 8003122:	bf00      	nop
 8003124:	e000ed00 	.word	0xe000ed00

08003128 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b08a      	sub	sp, #40	; 0x28
 800312c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800312e:	f107 0318 	add.w	r3, r7, #24
 8003132:	2200      	movs	r2, #0
 8003134:	601a      	str	r2, [r3, #0]
 8003136:	605a      	str	r2, [r3, #4]
 8003138:	609a      	str	r2, [r3, #8]
 800313a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800313c:	f107 0310 	add.w	r3, r7, #16
 8003140:	2200      	movs	r2, #0
 8003142:	601a      	str	r2, [r3, #0]
 8003144:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8003146:	463b      	mov	r3, r7
 8003148:	2200      	movs	r2, #0
 800314a:	601a      	str	r2, [r3, #0]
 800314c:	605a      	str	r2, [r3, #4]
 800314e:	609a      	str	r2, [r3, #8]
 8003150:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003152:	4b2d      	ldr	r3, [pc, #180]	; (8003208 <MX_TIM1_Init+0xe0>)
 8003154:	4a2d      	ldr	r2, [pc, #180]	; (800320c <MX_TIM1_Init+0xe4>)
 8003156:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8003158:	4b2b      	ldr	r3, [pc, #172]	; (8003208 <MX_TIM1_Init+0xe0>)
 800315a:	22b3      	movs	r2, #179	; 0xb3
 800315c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800315e:	4b2a      	ldr	r3, [pc, #168]	; (8003208 <MX_TIM1_Init+0xe0>)
 8003160:	2200      	movs	r2, #0
 8003162:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8003164:	4b28      	ldr	r3, [pc, #160]	; (8003208 <MX_TIM1_Init+0xe0>)
 8003166:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800316a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800316c:	4b26      	ldr	r3, [pc, #152]	; (8003208 <MX_TIM1_Init+0xe0>)
 800316e:	2200      	movs	r2, #0
 8003170:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003172:	4b25      	ldr	r3, [pc, #148]	; (8003208 <MX_TIM1_Init+0xe0>)
 8003174:	2200      	movs	r2, #0
 8003176:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003178:	4b23      	ldr	r3, [pc, #140]	; (8003208 <MX_TIM1_Init+0xe0>)
 800317a:	2200      	movs	r2, #0
 800317c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800317e:	4822      	ldr	r0, [pc, #136]	; (8003208 <MX_TIM1_Init+0xe0>)
 8003180:	f003 f826 	bl	80061d0 <HAL_TIM_Base_Init>
 8003184:	4603      	mov	r3, r0
 8003186:	2b00      	cmp	r3, #0
 8003188:	d001      	beq.n	800318e <MX_TIM1_Init+0x66>
  {
    Error_Handler();
 800318a:	f7ff fa83 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800318e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003192:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8003194:	f107 0318 	add.w	r3, r7, #24
 8003198:	4619      	mov	r1, r3
 800319a:	481b      	ldr	r0, [pc, #108]	; (8003208 <MX_TIM1_Init+0xe0>)
 800319c:	f003 fde0 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d001      	beq.n	80031aa <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 80031a6:	f7ff fa75 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim1) != HAL_OK)
 80031aa:	4817      	ldr	r0, [pc, #92]	; (8003208 <MX_TIM1_Init+0xe0>)
 80031ac:	f003 f9f0 	bl	8006590 <HAL_TIM_IC_Init>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d001      	beq.n	80031ba <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 80031b6:	f7ff fa6d 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80031ba:	2300      	movs	r3, #0
 80031bc:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80031be:	2300      	movs	r3, #0
 80031c0:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80031c2:	f107 0310 	add.w	r3, r7, #16
 80031c6:	4619      	mov	r1, r3
 80031c8:	480f      	ldr	r0, [pc, #60]	; (8003208 <MX_TIM1_Init+0xe0>)
 80031ca:	f004 fb37 	bl	800783c <HAL_TIMEx_MasterConfigSynchronization>
 80031ce:	4603      	mov	r3, r0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d001      	beq.n	80031d8 <MX_TIM1_Init+0xb0>
  {
    Error_Handler();
 80031d4:	f7ff fa5e 	bl	8002694 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80031d8:	2300      	movs	r3, #0
 80031da:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80031dc:	2301      	movs	r3, #1
 80031de:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80031e0:	2300      	movs	r3, #0
 80031e2:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80031e4:	2300      	movs	r3, #0
 80031e6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim1, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80031e8:	463b      	mov	r3, r7
 80031ea:	2200      	movs	r2, #0
 80031ec:	4619      	mov	r1, r3
 80031ee:	4806      	ldr	r0, [pc, #24]	; (8003208 <MX_TIM1_Init+0xe0>)
 80031f0:	f003 fc58 	bl	8006aa4 <HAL_TIM_IC_ConfigChannel>
 80031f4:	4603      	mov	r3, r0
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d001      	beq.n	80031fe <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 80031fa:	f7ff fa4b 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80031fe:	bf00      	nop
 8003200:	3728      	adds	r7, #40	; 0x28
 8003202:	46bd      	mov	sp, r7
 8003204:	bd80      	pop	{r7, pc}
 8003206:	bf00      	nop
 8003208:	200004a4 	.word	0x200004a4
 800320c:	40010000 	.word	0x40010000

08003210 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003210:	b580      	push	{r7, lr}
 8003212:	b08e      	sub	sp, #56	; 0x38
 8003214:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003216:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800321a:	2200      	movs	r2, #0
 800321c:	601a      	str	r2, [r3, #0]
 800321e:	605a      	str	r2, [r3, #4]
 8003220:	609a      	str	r2, [r3, #8]
 8003222:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003224:	f107 0320 	add.w	r3, r7, #32
 8003228:	2200      	movs	r2, #0
 800322a:	601a      	str	r2, [r3, #0]
 800322c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800322e:	1d3b      	adds	r3, r7, #4
 8003230:	2200      	movs	r2, #0
 8003232:	601a      	str	r2, [r3, #0]
 8003234:	605a      	str	r2, [r3, #4]
 8003236:	609a      	str	r2, [r3, #8]
 8003238:	60da      	str	r2, [r3, #12]
 800323a:	611a      	str	r2, [r3, #16]
 800323c:	615a      	str	r2, [r3, #20]
 800323e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003240:	4b3d      	ldr	r3, [pc, #244]	; (8003338 <MX_TIM2_Init+0x128>)
 8003242:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003246:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8003248:	4b3b      	ldr	r3, [pc, #236]	; (8003338 <MX_TIM2_Init+0x128>)
 800324a:	2259      	movs	r2, #89	; 0x59
 800324c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800324e:	4b3a      	ldr	r3, [pc, #232]	; (8003338 <MX_TIM2_Init+0x128>)
 8003250:	2200      	movs	r2, #0
 8003252:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8003254:	4b38      	ldr	r3, [pc, #224]	; (8003338 <MX_TIM2_Init+0x128>)
 8003256:	f240 32e7 	movw	r2, #999	; 0x3e7
 800325a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800325c:	4b36      	ldr	r3, [pc, #216]	; (8003338 <MX_TIM2_Init+0x128>)
 800325e:	2200      	movs	r2, #0
 8003260:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003262:	4b35      	ldr	r3, [pc, #212]	; (8003338 <MX_TIM2_Init+0x128>)
 8003264:	2200      	movs	r2, #0
 8003266:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003268:	4833      	ldr	r0, [pc, #204]	; (8003338 <MX_TIM2_Init+0x128>)
 800326a:	f002 ffb1 	bl	80061d0 <HAL_TIM_Base_Init>
 800326e:	4603      	mov	r3, r0
 8003270:	2b00      	cmp	r3, #0
 8003272:	d001      	beq.n	8003278 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8003274:	f7ff fa0e 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003278:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800327c:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800327e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003282:	4619      	mov	r1, r3
 8003284:	482c      	ldr	r0, [pc, #176]	; (8003338 <MX_TIM2_Init+0x128>)
 8003286:	f003 fd6b 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 800328a:	4603      	mov	r3, r0
 800328c:	2b00      	cmp	r3, #0
 800328e:	d001      	beq.n	8003294 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8003290:	f7ff fa00 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003294:	4828      	ldr	r0, [pc, #160]	; (8003338 <MX_TIM2_Init+0x128>)
 8003296:	f002 ffea 	bl	800626e <HAL_TIM_PWM_Init>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 80032a0:	f7ff f9f8 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80032a4:	2300      	movs	r3, #0
 80032a6:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80032a8:	2300      	movs	r3, #0
 80032aa:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80032ac:	f107 0320 	add.w	r3, r7, #32
 80032b0:	4619      	mov	r1, r3
 80032b2:	4821      	ldr	r0, [pc, #132]	; (8003338 <MX_TIM2_Init+0x128>)
 80032b4:	f004 fac2 	bl	800783c <HAL_TIMEx_MasterConfigSynchronization>
 80032b8:	4603      	mov	r3, r0
 80032ba:	2b00      	cmp	r3, #0
 80032bc:	d001      	beq.n	80032c2 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 80032be:	f7ff f9e9 	bl	8002694 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 80032c2:	2370      	movs	r3, #112	; 0x70
 80032c4:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 80032c6:	2300      	movs	r3, #0
 80032c8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80032ca:	2300      	movs	r3, #0
 80032cc:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80032ce:	2300      	movs	r3, #0
 80032d0:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80032d2:	1d3b      	adds	r3, r7, #4
 80032d4:	2200      	movs	r2, #0
 80032d6:	4619      	mov	r1, r3
 80032d8:	4817      	ldr	r0, [pc, #92]	; (8003338 <MX_TIM2_Init+0x128>)
 80032da:	f003 fc7f 	bl	8006bdc <HAL_TIM_PWM_ConfigChannel>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d001      	beq.n	80032e8 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 80032e4:	f7ff f9d6 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80032e8:	1d3b      	adds	r3, r7, #4
 80032ea:	2204      	movs	r2, #4
 80032ec:	4619      	mov	r1, r3
 80032ee:	4812      	ldr	r0, [pc, #72]	; (8003338 <MX_TIM2_Init+0x128>)
 80032f0:	f003 fc74 	bl	8006bdc <HAL_TIM_PWM_ConfigChannel>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 80032fa:	f7ff f9cb 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80032fe:	1d3b      	adds	r3, r7, #4
 8003300:	2208      	movs	r2, #8
 8003302:	4619      	mov	r1, r3
 8003304:	480c      	ldr	r0, [pc, #48]	; (8003338 <MX_TIM2_Init+0x128>)
 8003306:	f003 fc69 	bl	8006bdc <HAL_TIM_PWM_ConfigChannel>
 800330a:	4603      	mov	r3, r0
 800330c:	2b00      	cmp	r3, #0
 800330e:	d001      	beq.n	8003314 <MX_TIM2_Init+0x104>
  {
    Error_Handler();
 8003310:	f7ff f9c0 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8003314:	1d3b      	adds	r3, r7, #4
 8003316:	220c      	movs	r2, #12
 8003318:	4619      	mov	r1, r3
 800331a:	4807      	ldr	r0, [pc, #28]	; (8003338 <MX_TIM2_Init+0x128>)
 800331c:	f003 fc5e 	bl	8006bdc <HAL_TIM_PWM_ConfigChannel>
 8003320:	4603      	mov	r3, r0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d001      	beq.n	800332a <MX_TIM2_Init+0x11a>
  {
    Error_Handler();
 8003326:	f7ff f9b5 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800332a:	4803      	ldr	r0, [pc, #12]	; (8003338 <MX_TIM2_Init+0x128>)
 800332c:	f000 f9c8 	bl	80036c0 <HAL_TIM_MspPostInit>

}
 8003330:	bf00      	nop
 8003332:	3738      	adds	r7, #56	; 0x38
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	200004ec 	.word	0x200004ec

0800333c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b08a      	sub	sp, #40	; 0x28
 8003340:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003342:	f107 0318 	add.w	r3, r7, #24
 8003346:	2200      	movs	r2, #0
 8003348:	601a      	str	r2, [r3, #0]
 800334a:	605a      	str	r2, [r3, #4]
 800334c:	609a      	str	r2, [r3, #8]
 800334e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003350:	f107 0310 	add.w	r3, r7, #16
 8003354:	2200      	movs	r2, #0
 8003356:	601a      	str	r2, [r3, #0]
 8003358:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800335a:	463b      	mov	r3, r7
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
 8003360:	605a      	str	r2, [r3, #4]
 8003362:	609a      	str	r2, [r3, #8]
 8003364:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003366:	4b2b      	ldr	r3, [pc, #172]	; (8003414 <MX_TIM3_Init+0xd8>)
 8003368:	4a2b      	ldr	r2, [pc, #172]	; (8003418 <MX_TIM3_Init+0xdc>)
 800336a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 800336c:	4b29      	ldr	r3, [pc, #164]	; (8003414 <MX_TIM3_Init+0xd8>)
 800336e:	2259      	movs	r2, #89	; 0x59
 8003370:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003372:	4b28      	ldr	r3, [pc, #160]	; (8003414 <MX_TIM3_Init+0xd8>)
 8003374:	2200      	movs	r2, #0
 8003376:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 8003378:	4b26      	ldr	r3, [pc, #152]	; (8003414 <MX_TIM3_Init+0xd8>)
 800337a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800337e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003380:	4b24      	ldr	r3, [pc, #144]	; (8003414 <MX_TIM3_Init+0xd8>)
 8003382:	2200      	movs	r2, #0
 8003384:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003386:	4b23      	ldr	r3, [pc, #140]	; (8003414 <MX_TIM3_Init+0xd8>)
 8003388:	2200      	movs	r2, #0
 800338a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800338c:	4821      	ldr	r0, [pc, #132]	; (8003414 <MX_TIM3_Init+0xd8>)
 800338e:	f002 ff1f 	bl	80061d0 <HAL_TIM_Base_Init>
 8003392:	4603      	mov	r3, r0
 8003394:	2b00      	cmp	r3, #0
 8003396:	d001      	beq.n	800339c <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8003398:	f7ff f97c 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800339c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033a0:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80033a2:	f107 0318 	add.w	r3, r7, #24
 80033a6:	4619      	mov	r1, r3
 80033a8:	481a      	ldr	r0, [pc, #104]	; (8003414 <MX_TIM3_Init+0xd8>)
 80033aa:	f003 fcd9 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 80033ae:	4603      	mov	r3, r0
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d001      	beq.n	80033b8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 80033b4:	f7ff f96e 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 80033b8:	4816      	ldr	r0, [pc, #88]	; (8003414 <MX_TIM3_Init+0xd8>)
 80033ba:	f003 f8e9 	bl	8006590 <HAL_TIM_IC_Init>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d001      	beq.n	80033c8 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 80033c4:	f7ff f966 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033c8:	2300      	movs	r3, #0
 80033ca:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033cc:	2300      	movs	r3, #0
 80033ce:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80033d0:	f107 0310 	add.w	r3, r7, #16
 80033d4:	4619      	mov	r1, r3
 80033d6:	480f      	ldr	r0, [pc, #60]	; (8003414 <MX_TIM3_Init+0xd8>)
 80033d8:	f004 fa30 	bl	800783c <HAL_TIMEx_MasterConfigSynchronization>
 80033dc:	4603      	mov	r3, r0
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d001      	beq.n	80033e6 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 80033e2:	f7ff f957 	bl	8002694 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80033e6:	2300      	movs	r3, #0
 80033e8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80033ea:	2301      	movs	r3, #1
 80033ec:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80033f2:	2300      	movs	r3, #0
 80033f4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80033f6:	463b      	mov	r3, r7
 80033f8:	2200      	movs	r2, #0
 80033fa:	4619      	mov	r1, r3
 80033fc:	4805      	ldr	r0, [pc, #20]	; (8003414 <MX_TIM3_Init+0xd8>)
 80033fe:	f003 fb51 	bl	8006aa4 <HAL_TIM_IC_ConfigChannel>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d001      	beq.n	800340c <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8003408:	f7ff f944 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800340c:	bf00      	nop
 800340e:	3728      	adds	r7, #40	; 0x28
 8003410:	46bd      	mov	sp, r7
 8003412:	bd80      	pop	{r7, pc}
 8003414:	20000534 	.word	0x20000534
 8003418:	40000400 	.word	0x40000400

0800341c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b08a      	sub	sp, #40	; 0x28
 8003420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003422:	f107 0318 	add.w	r3, r7, #24
 8003426:	2200      	movs	r2, #0
 8003428:	601a      	str	r2, [r3, #0]
 800342a:	605a      	str	r2, [r3, #4]
 800342c:	609a      	str	r2, [r3, #8]
 800342e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003430:	f107 0310 	add.w	r3, r7, #16
 8003434:	2200      	movs	r2, #0
 8003436:	601a      	str	r2, [r3, #0]
 8003438:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 800343a:	463b      	mov	r3, r7
 800343c:	2200      	movs	r2, #0
 800343e:	601a      	str	r2, [r3, #0]
 8003440:	605a      	str	r2, [r3, #4]
 8003442:	609a      	str	r2, [r3, #8]
 8003444:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003446:	4b2b      	ldr	r3, [pc, #172]	; (80034f4 <MX_TIM4_Init+0xd8>)
 8003448:	4a2b      	ldr	r2, [pc, #172]	; (80034f8 <MX_TIM4_Init+0xdc>)
 800344a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 90-1;
 800344c:	4b29      	ldr	r3, [pc, #164]	; (80034f4 <MX_TIM4_Init+0xd8>)
 800344e:	2259      	movs	r2, #89	; 0x59
 8003450:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003452:	4b28      	ldr	r3, [pc, #160]	; (80034f4 <MX_TIM4_Init+0xd8>)
 8003454:	2200      	movs	r2, #0
 8003456:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003458:	4b26      	ldr	r3, [pc, #152]	; (80034f4 <MX_TIM4_Init+0xd8>)
 800345a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800345e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003460:	4b24      	ldr	r3, [pc, #144]	; (80034f4 <MX_TIM4_Init+0xd8>)
 8003462:	2200      	movs	r2, #0
 8003464:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003466:	4b23      	ldr	r3, [pc, #140]	; (80034f4 <MX_TIM4_Init+0xd8>)
 8003468:	2200      	movs	r2, #0
 800346a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 800346c:	4821      	ldr	r0, [pc, #132]	; (80034f4 <MX_TIM4_Init+0xd8>)
 800346e:	f002 feaf 	bl	80061d0 <HAL_TIM_Base_Init>
 8003472:	4603      	mov	r3, r0
 8003474:	2b00      	cmp	r3, #0
 8003476:	d001      	beq.n	800347c <MX_TIM4_Init+0x60>
  {
    Error_Handler();
 8003478:	f7ff f90c 	bl	8002694 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800347c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003480:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8003482:	f107 0318 	add.w	r3, r7, #24
 8003486:	4619      	mov	r1, r3
 8003488:	481a      	ldr	r0, [pc, #104]	; (80034f4 <MX_TIM4_Init+0xd8>)
 800348a:	f003 fc69 	bl	8006d60 <HAL_TIM_ConfigClockSource>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8003494:	f7ff f8fe 	bl	8002694 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim4) != HAL_OK)
 8003498:	4816      	ldr	r0, [pc, #88]	; (80034f4 <MX_TIM4_Init+0xd8>)
 800349a:	f003 f879 	bl	8006590 <HAL_TIM_IC_Init>
 800349e:	4603      	mov	r3, r0
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d001      	beq.n	80034a8 <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 80034a4:	f7ff f8f6 	bl	8002694 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034a8:	2300      	movs	r3, #0
 80034aa:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034ac:	2300      	movs	r3, #0
 80034ae:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 80034b0:	f107 0310 	add.w	r3, r7, #16
 80034b4:	4619      	mov	r1, r3
 80034b6:	480f      	ldr	r0, [pc, #60]	; (80034f4 <MX_TIM4_Init+0xd8>)
 80034b8:	f004 f9c0 	bl	800783c <HAL_TIMEx_MasterConfigSynchronization>
 80034bc:	4603      	mov	r3, r0
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d001      	beq.n	80034c6 <MX_TIM4_Init+0xaa>
  {
    Error_Handler();
 80034c2:	f7ff f8e7 	bl	8002694 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80034c6:	2300      	movs	r3, #0
 80034c8:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80034ca:	2301      	movs	r3, #1
 80034cc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80034ce:	2300      	movs	r3, #0
 80034d0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80034d2:	2300      	movs	r3, #0
 80034d4:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim4, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80034d6:	463b      	mov	r3, r7
 80034d8:	2200      	movs	r2, #0
 80034da:	4619      	mov	r1, r3
 80034dc:	4805      	ldr	r0, [pc, #20]	; (80034f4 <MX_TIM4_Init+0xd8>)
 80034de:	f003 fae1 	bl	8006aa4 <HAL_TIM_IC_ConfigChannel>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d001      	beq.n	80034ec <MX_TIM4_Init+0xd0>
  {
    Error_Handler();
 80034e8:	f7ff f8d4 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 80034ec:	bf00      	nop
 80034ee:	3728      	adds	r7, #40	; 0x28
 80034f0:	46bd      	mov	sp, r7
 80034f2:	bd80      	pop	{r7, pc}
 80034f4:	2000057c 	.word	0x2000057c
 80034f8:	40000800 	.word	0x40000800

080034fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034fc:	b580      	push	{r7, lr}
 80034fe:	b08e      	sub	sp, #56	; 0x38
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003504:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003508:	2200      	movs	r2, #0
 800350a:	601a      	str	r2, [r3, #0]
 800350c:	605a      	str	r2, [r3, #4]
 800350e:	609a      	str	r2, [r3, #8]
 8003510:	60da      	str	r2, [r3, #12]
 8003512:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	4a62      	ldr	r2, [pc, #392]	; (80036a4 <HAL_TIM_Base_MspInit+0x1a8>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d135      	bne.n	800358a <HAL_TIM_Base_MspInit+0x8e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800351e:	2300      	movs	r3, #0
 8003520:	623b      	str	r3, [r7, #32]
 8003522:	4b61      	ldr	r3, [pc, #388]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003526:	4a60      	ldr	r2, [pc, #384]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	6453      	str	r3, [r2, #68]	; 0x44
 800352e:	4b5e      	ldr	r3, [pc, #376]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003530:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	623b      	str	r3, [r7, #32]
 8003538:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800353a:	2300      	movs	r3, #0
 800353c:	61fb      	str	r3, [r7, #28]
 800353e:	4b5a      	ldr	r3, [pc, #360]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003542:	4a59      	ldr	r2, [pc, #356]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003544:	f043 0310 	orr.w	r3, r3, #16
 8003548:	6313      	str	r3, [r2, #48]	; 0x30
 800354a:	4b57      	ldr	r3, [pc, #348]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 800354c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800354e:	f003 0310 	and.w	r3, r3, #16
 8003552:	61fb      	str	r3, [r7, #28]
 8003554:	69fb      	ldr	r3, [r7, #28]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003556:	f44f 7300 	mov.w	r3, #512	; 0x200
 800355a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355c:	2302      	movs	r3, #2
 800355e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003560:	2300      	movs	r3, #0
 8003562:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003564:	2300      	movs	r3, #0
 8003566:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8003568:	2301      	movs	r3, #1
 800356a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800356c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003570:	4619      	mov	r1, r3
 8003572:	484e      	ldr	r0, [pc, #312]	; (80036ac <HAL_TIM_Base_MspInit+0x1b0>)
 8003574:	f000 fcca 	bl	8003f0c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 8003578:	2200      	movs	r2, #0
 800357a:	2100      	movs	r1, #0
 800357c:	201b      	movs	r0, #27
 800357e:	f000 fbfc 	bl	8003d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8003582:	201b      	movs	r0, #27
 8003584:	f000 fc15 	bl	8003db2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8003588:	e087      	b.n	800369a <HAL_TIM_Base_MspInit+0x19e>
  else if(tim_baseHandle->Instance==TIM2)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003592:	d10e      	bne.n	80035b2 <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003594:	2300      	movs	r3, #0
 8003596:	61bb      	str	r3, [r7, #24]
 8003598:	4b43      	ldr	r3, [pc, #268]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 800359a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800359c:	4a42      	ldr	r2, [pc, #264]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 800359e:	f043 0301 	orr.w	r3, r3, #1
 80035a2:	6413      	str	r3, [r2, #64]	; 0x40
 80035a4:	4b40      	ldr	r3, [pc, #256]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 80035a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a8:	f003 0301 	and.w	r3, r3, #1
 80035ac:	61bb      	str	r3, [r7, #24]
 80035ae:	69bb      	ldr	r3, [r7, #24]
}
 80035b0:	e073      	b.n	800369a <HAL_TIM_Base_MspInit+0x19e>
  else if(tim_baseHandle->Instance==TIM3)
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a3e      	ldr	r2, [pc, #248]	; (80036b0 <HAL_TIM_Base_MspInit+0x1b4>)
 80035b8:	4293      	cmp	r3, r2
 80035ba:	d134      	bne.n	8003626 <HAL_TIM_Base_MspInit+0x12a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80035bc:	2300      	movs	r3, #0
 80035be:	617b      	str	r3, [r7, #20]
 80035c0:	4b39      	ldr	r3, [pc, #228]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 80035c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035c4:	4a38      	ldr	r2, [pc, #224]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 80035c6:	f043 0302 	orr.w	r3, r3, #2
 80035ca:	6413      	str	r3, [r2, #64]	; 0x40
 80035cc:	4b36      	ldr	r3, [pc, #216]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 80035ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035d0:	f003 0302 	and.w	r3, r3, #2
 80035d4:	617b      	str	r3, [r7, #20]
 80035d6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80035d8:	2300      	movs	r3, #0
 80035da:	613b      	str	r3, [r7, #16]
 80035dc:	4b32      	ldr	r3, [pc, #200]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 80035de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e0:	4a31      	ldr	r2, [pc, #196]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 80035e2:	f043 0301 	orr.w	r3, r3, #1
 80035e6:	6313      	str	r3, [r2, #48]	; 0x30
 80035e8:	4b2f      	ldr	r3, [pc, #188]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 80035ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ec:	f003 0301 	and.w	r3, r3, #1
 80035f0:	613b      	str	r3, [r7, #16]
 80035f2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80035f4:	2340      	movs	r3, #64	; 0x40
 80035f6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035f8:	2302      	movs	r3, #2
 80035fa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035fc:	2300      	movs	r3, #0
 80035fe:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003600:	2300      	movs	r3, #0
 8003602:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8003604:	2302      	movs	r3, #2
 8003606:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003608:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800360c:	4619      	mov	r1, r3
 800360e:	4829      	ldr	r0, [pc, #164]	; (80036b4 <HAL_TIM_Base_MspInit+0x1b8>)
 8003610:	f000 fc7c 	bl	8003f0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8003614:	2200      	movs	r2, #0
 8003616:	2100      	movs	r1, #0
 8003618:	201d      	movs	r0, #29
 800361a:	f000 fbae 	bl	8003d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800361e:	201d      	movs	r0, #29
 8003620:	f000 fbc7 	bl	8003db2 <HAL_NVIC_EnableIRQ>
}
 8003624:	e039      	b.n	800369a <HAL_TIM_Base_MspInit+0x19e>
  else if(tim_baseHandle->Instance==TIM4)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	4a23      	ldr	r2, [pc, #140]	; (80036b8 <HAL_TIM_Base_MspInit+0x1bc>)
 800362c:	4293      	cmp	r3, r2
 800362e:	d134      	bne.n	800369a <HAL_TIM_Base_MspInit+0x19e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8003630:	2300      	movs	r3, #0
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	4b1c      	ldr	r3, [pc, #112]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003636:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003638:	4a1b      	ldr	r2, [pc, #108]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 800363a:	f043 0304 	orr.w	r3, r3, #4
 800363e:	6413      	str	r3, [r2, #64]	; 0x40
 8003640:	4b19      	ldr	r3, [pc, #100]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003644:	f003 0304 	and.w	r3, r3, #4
 8003648:	60fb      	str	r3, [r7, #12]
 800364a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800364c:	2300      	movs	r3, #0
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	4b15      	ldr	r3, [pc, #84]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003652:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003654:	4a14      	ldr	r2, [pc, #80]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 8003656:	f043 0308 	orr.w	r3, r3, #8
 800365a:	6313      	str	r3, [r2, #48]	; 0x30
 800365c:	4b12      	ldr	r3, [pc, #72]	; (80036a8 <HAL_TIM_Base_MspInit+0x1ac>)
 800365e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003660:	f003 0308 	and.w	r3, r3, #8
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003668:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800366c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800366e:	2302      	movs	r3, #2
 8003670:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003672:	2300      	movs	r3, #0
 8003674:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003676:	2300      	movs	r3, #0
 8003678:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 800367a:	2302      	movs	r3, #2
 800367c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800367e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003682:	4619      	mov	r1, r3
 8003684:	480d      	ldr	r0, [pc, #52]	; (80036bc <HAL_TIM_Base_MspInit+0x1c0>)
 8003686:	f000 fc41 	bl	8003f0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800368a:	2200      	movs	r2, #0
 800368c:	2100      	movs	r1, #0
 800368e:	201e      	movs	r0, #30
 8003690:	f000 fb73 	bl	8003d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003694:	201e      	movs	r0, #30
 8003696:	f000 fb8c 	bl	8003db2 <HAL_NVIC_EnableIRQ>
}
 800369a:	bf00      	nop
 800369c:	3738      	adds	r7, #56	; 0x38
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}
 80036a2:	bf00      	nop
 80036a4:	40010000 	.word	0x40010000
 80036a8:	40023800 	.word	0x40023800
 80036ac:	40021000 	.word	0x40021000
 80036b0:	40000400 	.word	0x40000400
 80036b4:	40020000 	.word	0x40020000
 80036b8:	40000800 	.word	0x40000800
 80036bc:	40020c00 	.word	0x40020c00

080036c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80036c0:	b580      	push	{r7, lr}
 80036c2:	b08a      	sub	sp, #40	; 0x28
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036c8:	f107 0314 	add.w	r3, r7, #20
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]
 80036d0:	605a      	str	r2, [r3, #4]
 80036d2:	609a      	str	r2, [r3, #8]
 80036d4:	60da      	str	r2, [r3, #12]
 80036d6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80036e0:	d13c      	bne.n	800375c <HAL_TIM_MspPostInit+0x9c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036e2:	2300      	movs	r3, #0
 80036e4:	613b      	str	r3, [r7, #16]
 80036e6:	4b1f      	ldr	r3, [pc, #124]	; (8003764 <HAL_TIM_MspPostInit+0xa4>)
 80036e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036ea:	4a1e      	ldr	r2, [pc, #120]	; (8003764 <HAL_TIM_MspPostInit+0xa4>)
 80036ec:	f043 0301 	orr.w	r3, r3, #1
 80036f0:	6313      	str	r3, [r2, #48]	; 0x30
 80036f2:	4b1c      	ldr	r3, [pc, #112]	; (8003764 <HAL_TIM_MspPostInit+0xa4>)
 80036f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036f6:	f003 0301 	and.w	r3, r3, #1
 80036fa:	613b      	str	r3, [r7, #16]
 80036fc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80036fe:	2300      	movs	r3, #0
 8003700:	60fb      	str	r3, [r7, #12]
 8003702:	4b18      	ldr	r3, [pc, #96]	; (8003764 <HAL_TIM_MspPostInit+0xa4>)
 8003704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003706:	4a17      	ldr	r2, [pc, #92]	; (8003764 <HAL_TIM_MspPostInit+0xa4>)
 8003708:	f043 0302 	orr.w	r3, r3, #2
 800370c:	6313      	str	r3, [r2, #48]	; 0x30
 800370e:	4b15      	ldr	r3, [pc, #84]	; (8003764 <HAL_TIM_MspPostInit+0xa4>)
 8003710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003712:	f003 0302 	and.w	r3, r3, #2
 8003716:	60fb      	str	r3, [r7, #12]
 8003718:	68fb      	ldr	r3, [r7, #12]
    PA0/WKUP     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800371a:	2301      	movs	r3, #1
 800371c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800371e:	2302      	movs	r3, #2
 8003720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003726:	2300      	movs	r3, #0
 8003728:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800372a:	2301      	movs	r3, #1
 800372c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372e:	f107 0314 	add.w	r3, r7, #20
 8003732:	4619      	mov	r1, r3
 8003734:	480c      	ldr	r0, [pc, #48]	; (8003768 <HAL_TIM_MspPostInit+0xa8>)
 8003736:	f000 fbe9 	bl	8003f0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_3;
 800373a:	f640 4308 	movw	r3, #3080	; 0xc08
 800373e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003740:	2302      	movs	r3, #2
 8003742:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003744:	2300      	movs	r3, #0
 8003746:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003748:	2300      	movs	r3, #0
 800374a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800374c:	2301      	movs	r3, #1
 800374e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003750:	f107 0314 	add.w	r3, r7, #20
 8003754:	4619      	mov	r1, r3
 8003756:	4805      	ldr	r0, [pc, #20]	; (800376c <HAL_TIM_MspPostInit+0xac>)
 8003758:	f000 fbd8 	bl	8003f0c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 800375c:	bf00      	nop
 800375e:	3728      	adds	r7, #40	; 0x28
 8003760:	46bd      	mov	sp, r7
 8003762:	bd80      	pop	{r7, pc}
 8003764:	40023800 	.word	0x40023800
 8003768:	40020000 	.word	0x40020000
 800376c:	40020400 	.word	0x40020400

08003770 <MX_UART7_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART7 init function */
void MX_UART7_Init(void)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	af00      	add	r7, sp, #0
  /* USER CODE END UART7_Init 0 */

  /* USER CODE BEGIN UART7_Init 1 */

  /* USER CODE END UART7_Init 1 */
  huart7.Instance = UART7;
 8003774:	4b11      	ldr	r3, [pc, #68]	; (80037bc <MX_UART7_Init+0x4c>)
 8003776:	4a12      	ldr	r2, [pc, #72]	; (80037c0 <MX_UART7_Init+0x50>)
 8003778:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 9600;
 800377a:	4b10      	ldr	r3, [pc, #64]	; (80037bc <MX_UART7_Init+0x4c>)
 800377c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8003780:	605a      	str	r2, [r3, #4]
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 8003782:	4b0e      	ldr	r3, [pc, #56]	; (80037bc <MX_UART7_Init+0x4c>)
 8003784:	2200      	movs	r2, #0
 8003786:	609a      	str	r2, [r3, #8]
  huart7.Init.StopBits = UART_STOPBITS_1;
 8003788:	4b0c      	ldr	r3, [pc, #48]	; (80037bc <MX_UART7_Init+0x4c>)
 800378a:	2200      	movs	r2, #0
 800378c:	60da      	str	r2, [r3, #12]
  huart7.Init.Parity = UART_PARITY_NONE;
 800378e:	4b0b      	ldr	r3, [pc, #44]	; (80037bc <MX_UART7_Init+0x4c>)
 8003790:	2200      	movs	r2, #0
 8003792:	611a      	str	r2, [r3, #16]
  huart7.Init.Mode = UART_MODE_TX_RX;
 8003794:	4b09      	ldr	r3, [pc, #36]	; (80037bc <MX_UART7_Init+0x4c>)
 8003796:	220c      	movs	r2, #12
 8003798:	615a      	str	r2, [r3, #20]
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800379a:	4b08      	ldr	r3, [pc, #32]	; (80037bc <MX_UART7_Init+0x4c>)
 800379c:	2200      	movs	r2, #0
 800379e:	619a      	str	r2, [r3, #24]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80037a0:	4b06      	ldr	r3, [pc, #24]	; (80037bc <MX_UART7_Init+0x4c>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80037a6:	4805      	ldr	r0, [pc, #20]	; (80037bc <MX_UART7_Init+0x4c>)
 80037a8:	f004 f8d8 	bl	800795c <HAL_UART_Init>
 80037ac:	4603      	mov	r3, r0
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d001      	beq.n	80037b6 <MX_UART7_Init+0x46>
  {
    Error_Handler();
 80037b2:	f7fe ff6f 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN UART7_Init 2 */

  /* USER CODE END UART7_Init 2 */

}
 80037b6:	bf00      	nop
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	200005c4 	.word	0x200005c4
 80037c0:	40007800 	.word	0x40007800

080037c4 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80037c8:	4b11      	ldr	r3, [pc, #68]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037ca:	4a12      	ldr	r2, [pc, #72]	; (8003814 <MX_USART2_UART_Init+0x50>)
 80037cc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80037ce:	4b10      	ldr	r3, [pc, #64]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037d0:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80037d4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80037d6:	4b0e      	ldr	r3, [pc, #56]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037d8:	2200      	movs	r2, #0
 80037da:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80037dc:	4b0c      	ldr	r3, [pc, #48]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037de:	2200      	movs	r2, #0
 80037e0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80037e2:	4b0b      	ldr	r3, [pc, #44]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037e4:	2200      	movs	r2, #0
 80037e6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80037e8:	4b09      	ldr	r3, [pc, #36]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037ea:	220c      	movs	r2, #12
 80037ec:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80037ee:	4b08      	ldr	r3, [pc, #32]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037f0:	2200      	movs	r2, #0
 80037f2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80037f4:	4b06      	ldr	r3, [pc, #24]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037f6:	2200      	movs	r2, #0
 80037f8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80037fa:	4805      	ldr	r0, [pc, #20]	; (8003810 <MX_USART2_UART_Init+0x4c>)
 80037fc:	f004 f8ae 	bl	800795c <HAL_UART_Init>
 8003800:	4603      	mov	r3, r0
 8003802:	2b00      	cmp	r3, #0
 8003804:	d001      	beq.n	800380a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8003806:	f7fe ff45 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800380a:	bf00      	nop
 800380c:	bd80      	pop	{r7, pc}
 800380e:	bf00      	nop
 8003810:	20000608 	.word	0x20000608
 8003814:	40004400 	.word	0x40004400

08003818 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800381c:	4b11      	ldr	r3, [pc, #68]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 800381e:	4a12      	ldr	r2, [pc, #72]	; (8003868 <MX_USART3_UART_Init+0x50>)
 8003820:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003822:	4b10      	ldr	r3, [pc, #64]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 8003824:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003828:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800382a:	4b0e      	ldr	r3, [pc, #56]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 800382c:	2200      	movs	r2, #0
 800382e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003830:	4b0c      	ldr	r3, [pc, #48]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 8003832:	2200      	movs	r2, #0
 8003834:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003836:	4b0b      	ldr	r3, [pc, #44]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 8003838:	2200      	movs	r2, #0
 800383a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800383c:	4b09      	ldr	r3, [pc, #36]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 800383e:	220c      	movs	r2, #12
 8003840:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003842:	4b08      	ldr	r3, [pc, #32]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 8003844:	2200      	movs	r2, #0
 8003846:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003848:	4b06      	ldr	r3, [pc, #24]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 800384a:	2200      	movs	r2, #0
 800384c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800384e:	4805      	ldr	r0, [pc, #20]	; (8003864 <MX_USART3_UART_Init+0x4c>)
 8003850:	f004 f884 	bl	800795c <HAL_UART_Init>
 8003854:	4603      	mov	r3, r0
 8003856:	2b00      	cmp	r3, #0
 8003858:	d001      	beq.n	800385e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800385a:	f7fe ff1b 	bl	8002694 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800385e:	bf00      	nop
 8003860:	bd80      	pop	{r7, pc}
 8003862:	bf00      	nop
 8003864:	2000064c 	.word	0x2000064c
 8003868:	40004800 	.word	0x40004800

0800386c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b08e      	sub	sp, #56	; 0x38
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003874:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003878:	2200      	movs	r2, #0
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	605a      	str	r2, [r3, #4]
 800387e:	609a      	str	r2, [r3, #8]
 8003880:	60da      	str	r2, [r3, #12]
 8003882:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART7)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a67      	ldr	r2, [pc, #412]	; (8003a28 <HAL_UART_MspInit+0x1bc>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d135      	bne.n	80038fa <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART7_MspInit 0 */

  /* USER CODE END UART7_MspInit 0 */
    /* UART7 clock enable */
    __HAL_RCC_UART7_CLK_ENABLE();
 800388e:	2300      	movs	r3, #0
 8003890:	623b      	str	r3, [r7, #32]
 8003892:	4b66      	ldr	r3, [pc, #408]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 8003894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003896:	4a65      	ldr	r2, [pc, #404]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 8003898:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800389c:	6413      	str	r3, [r2, #64]	; 0x40
 800389e:	4b63      	ldr	r3, [pc, #396]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80038a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038a2:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80038a6:	623b      	str	r3, [r7, #32]
 80038a8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80038aa:	2300      	movs	r3, #0
 80038ac:	61fb      	str	r3, [r7, #28]
 80038ae:	4b5f      	ldr	r3, [pc, #380]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80038b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038b2:	4a5e      	ldr	r2, [pc, #376]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80038b4:	f043 0310 	orr.w	r3, r3, #16
 80038b8:	6313      	str	r3, [r2, #48]	; 0x30
 80038ba:	4b5c      	ldr	r3, [pc, #368]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80038bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038be:	f003 0310 	and.w	r3, r3, #16
 80038c2:	61fb      	str	r3, [r7, #28]
 80038c4:	69fb      	ldr	r3, [r7, #28]
    /**UART7 GPIO Configuration
    PE7     ------> UART7_RX
    PE8     ------> UART7_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 80038c6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80038ca:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038cc:	2302      	movs	r3, #2
 80038ce:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038d0:	2300      	movs	r3, #0
 80038d2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038d4:	2303      	movs	r3, #3
 80038d6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 80038d8:	2308      	movs	r3, #8
 80038da:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80038dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80038e0:	4619      	mov	r1, r3
 80038e2:	4853      	ldr	r0, [pc, #332]	; (8003a30 <HAL_UART_MspInit+0x1c4>)
 80038e4:	f000 fb12 	bl	8003f0c <HAL_GPIO_Init>

    /* UART7 interrupt Init */
    HAL_NVIC_SetPriority(UART7_IRQn, 0, 0);
 80038e8:	2200      	movs	r2, #0
 80038ea:	2100      	movs	r1, #0
 80038ec:	2052      	movs	r0, #82	; 0x52
 80038ee:	f000 fa44 	bl	8003d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART7_IRQn);
 80038f2:	2052      	movs	r0, #82	; 0x52
 80038f4:	f000 fa5d 	bl	8003db2 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80038f8:	e091      	b.n	8003a1e <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART2)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	4a4d      	ldr	r2, [pc, #308]	; (8003a34 <HAL_UART_MspInit+0x1c8>)
 8003900:	4293      	cmp	r3, r2
 8003902:	d152      	bne.n	80039aa <HAL_UART_MspInit+0x13e>
    __HAL_RCC_USART2_CLK_ENABLE();
 8003904:	2300      	movs	r3, #0
 8003906:	61bb      	str	r3, [r7, #24]
 8003908:	4b48      	ldr	r3, [pc, #288]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 800390a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800390c:	4a47      	ldr	r2, [pc, #284]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 800390e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003912:	6413      	str	r3, [r2, #64]	; 0x40
 8003914:	4b45      	ldr	r3, [pc, #276]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 8003916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003918:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800391c:	61bb      	str	r3, [r7, #24]
 800391e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003920:	2300      	movs	r3, #0
 8003922:	617b      	str	r3, [r7, #20]
 8003924:	4b41      	ldr	r3, [pc, #260]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 8003926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003928:	4a40      	ldr	r2, [pc, #256]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 800392a:	f043 0301 	orr.w	r3, r3, #1
 800392e:	6313      	str	r3, [r2, #48]	; 0x30
 8003930:	4b3e      	ldr	r3, [pc, #248]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 8003932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003934:	f003 0301 	and.w	r3, r3, #1
 8003938:	617b      	str	r3, [r7, #20]
 800393a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800393c:	2300      	movs	r3, #0
 800393e:	613b      	str	r3, [r7, #16]
 8003940:	4b3a      	ldr	r3, [pc, #232]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 8003942:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003944:	4a39      	ldr	r2, [pc, #228]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 8003946:	f043 0308 	orr.w	r3, r3, #8
 800394a:	6313      	str	r3, [r2, #48]	; 0x30
 800394c:	4b37      	ldr	r3, [pc, #220]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 800394e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003950:	f003 0308 	and.w	r3, r3, #8
 8003954:	613b      	str	r3, [r7, #16]
 8003956:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003958:	2308      	movs	r3, #8
 800395a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800395c:	2302      	movs	r3, #2
 800395e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003960:	2300      	movs	r3, #0
 8003962:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003964:	2303      	movs	r3, #3
 8003966:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003968:	2307      	movs	r3, #7
 800396a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800396c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003970:	4619      	mov	r1, r3
 8003972:	4831      	ldr	r0, [pc, #196]	; (8003a38 <HAL_UART_MspInit+0x1cc>)
 8003974:	f000 faca 	bl	8003f0c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003978:	2320      	movs	r3, #32
 800397a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800397c:	2302      	movs	r3, #2
 800397e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003980:	2300      	movs	r3, #0
 8003982:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003984:	2303      	movs	r3, #3
 8003986:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003988:	2307      	movs	r3, #7
 800398a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800398c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003990:	4619      	mov	r1, r3
 8003992:	482a      	ldr	r0, [pc, #168]	; (8003a3c <HAL_UART_MspInit+0x1d0>)
 8003994:	f000 faba 	bl	8003f0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003998:	2200      	movs	r2, #0
 800399a:	2100      	movs	r1, #0
 800399c:	2026      	movs	r0, #38	; 0x26
 800399e:	f000 f9ec 	bl	8003d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80039a2:	2026      	movs	r0, #38	; 0x26
 80039a4:	f000 fa05 	bl	8003db2 <HAL_NVIC_EnableIRQ>
}
 80039a8:	e039      	b.n	8003a1e <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART3)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	4a24      	ldr	r2, [pc, #144]	; (8003a40 <HAL_UART_MspInit+0x1d4>)
 80039b0:	4293      	cmp	r3, r2
 80039b2:	d134      	bne.n	8003a1e <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART3_CLK_ENABLE();
 80039b4:	2300      	movs	r3, #0
 80039b6:	60fb      	str	r3, [r7, #12]
 80039b8:	4b1c      	ldr	r3, [pc, #112]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80039ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039bc:	4a1b      	ldr	r2, [pc, #108]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80039be:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80039c2:	6413      	str	r3, [r2, #64]	; 0x40
 80039c4:	4b19      	ldr	r3, [pc, #100]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80039c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80039cc:	60fb      	str	r3, [r7, #12]
 80039ce:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80039d0:	2300      	movs	r3, #0
 80039d2:	60bb      	str	r3, [r7, #8]
 80039d4:	4b15      	ldr	r3, [pc, #84]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80039d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d8:	4a14      	ldr	r2, [pc, #80]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80039da:	f043 0308 	orr.w	r3, r3, #8
 80039de:	6313      	str	r3, [r2, #48]	; 0x30
 80039e0:	4b12      	ldr	r3, [pc, #72]	; (8003a2c <HAL_UART_MspInit+0x1c0>)
 80039e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039e4:	f003 0308 	and.w	r3, r3, #8
 80039e8:	60bb      	str	r3, [r7, #8]
 80039ea:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80039ec:	f44f 7340 	mov.w	r3, #768	; 0x300
 80039f0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80039f2:	2302      	movs	r3, #2
 80039f4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039f6:	2300      	movs	r3, #0
 80039f8:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039fa:	2303      	movs	r3, #3
 80039fc:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80039fe:	2307      	movs	r3, #7
 8003a00:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003a02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003a06:	4619      	mov	r1, r3
 8003a08:	480c      	ldr	r0, [pc, #48]	; (8003a3c <HAL_UART_MspInit+0x1d0>)
 8003a0a:	f000 fa7f 	bl	8003f0c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003a0e:	2200      	movs	r2, #0
 8003a10:	2100      	movs	r1, #0
 8003a12:	2027      	movs	r0, #39	; 0x27
 8003a14:	f000 f9b1 	bl	8003d7a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8003a18:	2027      	movs	r0, #39	; 0x27
 8003a1a:	f000 f9ca 	bl	8003db2 <HAL_NVIC_EnableIRQ>
}
 8003a1e:	bf00      	nop
 8003a20:	3738      	adds	r7, #56	; 0x38
 8003a22:	46bd      	mov	sp, r7
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	40007800 	.word	0x40007800
 8003a2c:	40023800 	.word	0x40023800
 8003a30:	40021000 	.word	0x40021000
 8003a34:	40004400 	.word	0x40004400
 8003a38:	40020000 	.word	0x40020000
 8003a3c:	40020c00 	.word	0x40020c00
 8003a40:	40004800 	.word	0x40004800

08003a44 <Reset_Handler>:
  .type  Reset_Handler, %function
Reset_Handler: 



  ldr   sp, =_estack       /* set stack pointer */
 8003a44:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a7c <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003a48:	480d      	ldr	r0, [pc, #52]	; (8003a80 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8003a4a:	490e      	ldr	r1, [pc, #56]	; (8003a84 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003a4c:	4a0e      	ldr	r2, [pc, #56]	; (8003a88 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003a4e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003a50:	e002      	b.n	8003a58 <LoopCopyDataInit>

08003a52 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003a52:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003a54:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003a56:	3304      	adds	r3, #4

08003a58 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003a58:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003a5a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003a5c:	d3f9      	bcc.n	8003a52 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003a5e:	4a0b      	ldr	r2, [pc, #44]	; (8003a8c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003a60:	4c0b      	ldr	r4, [pc, #44]	; (8003a90 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003a62:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003a64:	e001      	b.n	8003a6a <LoopFillZerobss>

08003a66 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003a66:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003a68:	3204      	adds	r2, #4

08003a6a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003a6a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003a6c:	d3fb      	bcc.n	8003a66 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003a6e:	f7ff fb49 	bl	8003104 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a72:	f004 fff1 	bl	8008a58 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a76:	f7fe f9bd 	bl	8001df4 <main>
  bx  lr    
 8003a7a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003a7c:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003a80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003a84:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003a88:	0800ee40 	.word	0x0800ee40
  ldr r2, =_sbss
 8003a8c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003a90:	200006a4 	.word	0x200006a4

08003a94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a94:	e7fe      	b.n	8003a94 <ADC_IRQHandler>
	...

08003a98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003a98:	b580      	push	{r7, lr}
 8003a9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003a9c:	4b0e      	ldr	r3, [pc, #56]	; (8003ad8 <HAL_Init+0x40>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a0d      	ldr	r2, [pc, #52]	; (8003ad8 <HAL_Init+0x40>)
 8003aa2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003aa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003aa8:	4b0b      	ldr	r3, [pc, #44]	; (8003ad8 <HAL_Init+0x40>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	4a0a      	ldr	r2, [pc, #40]	; (8003ad8 <HAL_Init+0x40>)
 8003aae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ab2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ab4:	4b08      	ldr	r3, [pc, #32]	; (8003ad8 <HAL_Init+0x40>)
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	4a07      	ldr	r2, [pc, #28]	; (8003ad8 <HAL_Init+0x40>)
 8003aba:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003abe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ac0:	2003      	movs	r0, #3
 8003ac2:	f000 f94f 	bl	8003d64 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003ac6:	200f      	movs	r0, #15
 8003ac8:	f000 f808 	bl	8003adc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003acc:	f7ff f9c6 	bl	8002e5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ad0:	2300      	movs	r3, #0
}
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	bd80      	pop	{r7, pc}
 8003ad6:	bf00      	nop
 8003ad8:	40023c00 	.word	0x40023c00

08003adc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b082      	sub	sp, #8
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003ae4:	4b12      	ldr	r3, [pc, #72]	; (8003b30 <HAL_InitTick+0x54>)
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	4b12      	ldr	r3, [pc, #72]	; (8003b34 <HAL_InitTick+0x58>)
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	4619      	mov	r1, r3
 8003aee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003af2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003afa:	4618      	mov	r0, r3
 8003afc:	f000 f967 	bl	8003dce <HAL_SYSTICK_Config>
 8003b00:	4603      	mov	r3, r0
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d001      	beq.n	8003b0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b06:	2301      	movs	r3, #1
 8003b08:	e00e      	b.n	8003b28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2b0f      	cmp	r3, #15
 8003b0e:	d80a      	bhi.n	8003b26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b10:	2200      	movs	r2, #0
 8003b12:	6879      	ldr	r1, [r7, #4]
 8003b14:	f04f 30ff 	mov.w	r0, #4294967295
 8003b18:	f000 f92f 	bl	8003d7a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b1c:	4a06      	ldr	r2, [pc, #24]	; (8003b38 <HAL_InitTick+0x5c>)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b22:	2300      	movs	r3, #0
 8003b24:	e000      	b.n	8003b28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3708      	adds	r7, #8
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	20000000 	.word	0x20000000
 8003b34:	20000008 	.word	0x20000008
 8003b38:	20000004 	.word	0x20000004

08003b3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003b40:	4b06      	ldr	r3, [pc, #24]	; (8003b5c <HAL_IncTick+0x20>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	461a      	mov	r2, r3
 8003b46:	4b06      	ldr	r3, [pc, #24]	; (8003b60 <HAL_IncTick+0x24>)
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4413      	add	r3, r2
 8003b4c:	4a04      	ldr	r2, [pc, #16]	; (8003b60 <HAL_IncTick+0x24>)
 8003b4e:	6013      	str	r3, [r2, #0]
}
 8003b50:	bf00      	nop
 8003b52:	46bd      	mov	sp, r7
 8003b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b58:	4770      	bx	lr
 8003b5a:	bf00      	nop
 8003b5c:	20000008 	.word	0x20000008
 8003b60:	20000690 	.word	0x20000690

08003b64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003b64:	b480      	push	{r7}
 8003b66:	af00      	add	r7, sp, #0
  return uwTick;
 8003b68:	4b03      	ldr	r3, [pc, #12]	; (8003b78 <HAL_GetTick+0x14>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
 8003b76:	bf00      	nop
 8003b78:	20000690 	.word	0x20000690

08003b7c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b084      	sub	sp, #16
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003b84:	f7ff ffee 	bl	8003b64 <HAL_GetTick>
 8003b88:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b94:	d005      	beq.n	8003ba2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003b96:	4b0a      	ldr	r3, [pc, #40]	; (8003bc0 <HAL_Delay+0x44>)
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	461a      	mov	r2, r3
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	4413      	add	r3, r2
 8003ba0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ba2:	bf00      	nop
 8003ba4:	f7ff ffde 	bl	8003b64 <HAL_GetTick>
 8003ba8:	4602      	mov	r2, r0
 8003baa:	68bb      	ldr	r3, [r7, #8]
 8003bac:	1ad3      	subs	r3, r2, r3
 8003bae:	68fa      	ldr	r2, [r7, #12]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	d8f7      	bhi.n	8003ba4 <HAL_Delay+0x28>
  {
  }
}
 8003bb4:	bf00      	nop
 8003bb6:	bf00      	nop
 8003bb8:	3710      	adds	r7, #16
 8003bba:	46bd      	mov	sp, r7
 8003bbc:	bd80      	pop	{r7, pc}
 8003bbe:	bf00      	nop
 8003bc0:	20000008 	.word	0x20000008

08003bc4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bc4:	b480      	push	{r7}
 8003bc6:	b085      	sub	sp, #20
 8003bc8:	af00      	add	r7, sp, #0
 8003bca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	f003 0307 	and.w	r3, r3, #7
 8003bd2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003bd4:	4b0c      	ldr	r3, [pc, #48]	; (8003c08 <__NVIC_SetPriorityGrouping+0x44>)
 8003bd6:	68db      	ldr	r3, [r3, #12]
 8003bd8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003bda:	68ba      	ldr	r2, [r7, #8]
 8003bdc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003be0:	4013      	ands	r3, r2
 8003be2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003bec:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003bf0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003bf4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003bf6:	4a04      	ldr	r2, [pc, #16]	; (8003c08 <__NVIC_SetPriorityGrouping+0x44>)
 8003bf8:	68bb      	ldr	r3, [r7, #8]
 8003bfa:	60d3      	str	r3, [r2, #12]
}
 8003bfc:	bf00      	nop
 8003bfe:	3714      	adds	r7, #20
 8003c00:	46bd      	mov	sp, r7
 8003c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c06:	4770      	bx	lr
 8003c08:	e000ed00 	.word	0xe000ed00

08003c0c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003c0c:	b480      	push	{r7}
 8003c0e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003c10:	4b04      	ldr	r3, [pc, #16]	; (8003c24 <__NVIC_GetPriorityGrouping+0x18>)
 8003c12:	68db      	ldr	r3, [r3, #12]
 8003c14:	0a1b      	lsrs	r3, r3, #8
 8003c16:	f003 0307 	and.w	r3, r3, #7
}
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c22:	4770      	bx	lr
 8003c24:	e000ed00 	.word	0xe000ed00

08003c28 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	4603      	mov	r3, r0
 8003c30:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	db0b      	blt.n	8003c52 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003c3a:	79fb      	ldrb	r3, [r7, #7]
 8003c3c:	f003 021f 	and.w	r2, r3, #31
 8003c40:	4907      	ldr	r1, [pc, #28]	; (8003c60 <__NVIC_EnableIRQ+0x38>)
 8003c42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c46:	095b      	lsrs	r3, r3, #5
 8003c48:	2001      	movs	r0, #1
 8003c4a:	fa00 f202 	lsl.w	r2, r0, r2
 8003c4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003c52:	bf00      	nop
 8003c54:	370c      	adds	r7, #12
 8003c56:	46bd      	mov	sp, r7
 8003c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5c:	4770      	bx	lr
 8003c5e:	bf00      	nop
 8003c60:	e000e100 	.word	0xe000e100

08003c64 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	4603      	mov	r3, r0
 8003c6c:	6039      	str	r1, [r7, #0]
 8003c6e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	db0a      	blt.n	8003c8e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c78:	683b      	ldr	r3, [r7, #0]
 8003c7a:	b2da      	uxtb	r2, r3
 8003c7c:	490c      	ldr	r1, [pc, #48]	; (8003cb0 <__NVIC_SetPriority+0x4c>)
 8003c7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c82:	0112      	lsls	r2, r2, #4
 8003c84:	b2d2      	uxtb	r2, r2
 8003c86:	440b      	add	r3, r1
 8003c88:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003c8c:	e00a      	b.n	8003ca4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003c8e:	683b      	ldr	r3, [r7, #0]
 8003c90:	b2da      	uxtb	r2, r3
 8003c92:	4908      	ldr	r1, [pc, #32]	; (8003cb4 <__NVIC_SetPriority+0x50>)
 8003c94:	79fb      	ldrb	r3, [r7, #7]
 8003c96:	f003 030f 	and.w	r3, r3, #15
 8003c9a:	3b04      	subs	r3, #4
 8003c9c:	0112      	lsls	r2, r2, #4
 8003c9e:	b2d2      	uxtb	r2, r2
 8003ca0:	440b      	add	r3, r1
 8003ca2:	761a      	strb	r2, [r3, #24]
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr
 8003cb0:	e000e100 	.word	0xe000e100
 8003cb4:	e000ed00 	.word	0xe000ed00

08003cb8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003cb8:	b480      	push	{r7}
 8003cba:	b089      	sub	sp, #36	; 0x24
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	60f8      	str	r0, [r7, #12]
 8003cc0:	60b9      	str	r1, [r7, #8]
 8003cc2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	f003 0307 	and.w	r3, r3, #7
 8003cca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ccc:	69fb      	ldr	r3, [r7, #28]
 8003cce:	f1c3 0307 	rsb	r3, r3, #7
 8003cd2:	2b04      	cmp	r3, #4
 8003cd4:	bf28      	it	cs
 8003cd6:	2304      	movcs	r3, #4
 8003cd8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003cda:	69fb      	ldr	r3, [r7, #28]
 8003cdc:	3304      	adds	r3, #4
 8003cde:	2b06      	cmp	r3, #6
 8003ce0:	d902      	bls.n	8003ce8 <NVIC_EncodePriority+0x30>
 8003ce2:	69fb      	ldr	r3, [r7, #28]
 8003ce4:	3b03      	subs	r3, #3
 8003ce6:	e000      	b.n	8003cea <NVIC_EncodePriority+0x32>
 8003ce8:	2300      	movs	r3, #0
 8003cea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003cec:	f04f 32ff 	mov.w	r2, #4294967295
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf6:	43da      	mvns	r2, r3
 8003cf8:	68bb      	ldr	r3, [r7, #8]
 8003cfa:	401a      	ands	r2, r3
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003d00:	f04f 31ff 	mov.w	r1, #4294967295
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	fa01 f303 	lsl.w	r3, r1, r3
 8003d0a:	43d9      	mvns	r1, r3
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003d10:	4313      	orrs	r3, r2
         );
}
 8003d12:	4618      	mov	r0, r3
 8003d14:	3724      	adds	r7, #36	; 0x24
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
	...

08003d20 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b082      	sub	sp, #8
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003d30:	d301      	bcc.n	8003d36 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003d32:	2301      	movs	r3, #1
 8003d34:	e00f      	b.n	8003d56 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003d36:	4a0a      	ldr	r2, [pc, #40]	; (8003d60 <SysTick_Config+0x40>)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	3b01      	subs	r3, #1
 8003d3c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003d3e:	210f      	movs	r1, #15
 8003d40:	f04f 30ff 	mov.w	r0, #4294967295
 8003d44:	f7ff ff8e 	bl	8003c64 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003d48:	4b05      	ldr	r3, [pc, #20]	; (8003d60 <SysTick_Config+0x40>)
 8003d4a:	2200      	movs	r2, #0
 8003d4c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003d4e:	4b04      	ldr	r3, [pc, #16]	; (8003d60 <SysTick_Config+0x40>)
 8003d50:	2207      	movs	r2, #7
 8003d52:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003d54:	2300      	movs	r3, #0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3708      	adds	r7, #8
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}
 8003d5e:	bf00      	nop
 8003d60:	e000e010 	.word	0xe000e010

08003d64 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003d6c:	6878      	ldr	r0, [r7, #4]
 8003d6e:	f7ff ff29 	bl	8003bc4 <__NVIC_SetPriorityGrouping>
}
 8003d72:	bf00      	nop
 8003d74:	3708      	adds	r7, #8
 8003d76:	46bd      	mov	sp, r7
 8003d78:	bd80      	pop	{r7, pc}

08003d7a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003d7a:	b580      	push	{r7, lr}
 8003d7c:	b086      	sub	sp, #24
 8003d7e:	af00      	add	r7, sp, #0
 8003d80:	4603      	mov	r3, r0
 8003d82:	60b9      	str	r1, [r7, #8]
 8003d84:	607a      	str	r2, [r7, #4]
 8003d86:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003d88:	2300      	movs	r3, #0
 8003d8a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003d8c:	f7ff ff3e 	bl	8003c0c <__NVIC_GetPriorityGrouping>
 8003d90:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	68b9      	ldr	r1, [r7, #8]
 8003d96:	6978      	ldr	r0, [r7, #20]
 8003d98:	f7ff ff8e 	bl	8003cb8 <NVIC_EncodePriority>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003da2:	4611      	mov	r1, r2
 8003da4:	4618      	mov	r0, r3
 8003da6:	f7ff ff5d 	bl	8003c64 <__NVIC_SetPriority>
}
 8003daa:	bf00      	nop
 8003dac:	3718      	adds	r7, #24
 8003dae:	46bd      	mov	sp, r7
 8003db0:	bd80      	pop	{r7, pc}

08003db2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003db2:	b580      	push	{r7, lr}
 8003db4:	b082      	sub	sp, #8
 8003db6:	af00      	add	r7, sp, #0
 8003db8:	4603      	mov	r3, r0
 8003dba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dc0:	4618      	mov	r0, r3
 8003dc2:	f7ff ff31 	bl	8003c28 <__NVIC_EnableIRQ>
}
 8003dc6:	bf00      	nop
 8003dc8:	3708      	adds	r7, #8
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}

08003dce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003dce:	b580      	push	{r7, lr}
 8003dd0:	b082      	sub	sp, #8
 8003dd2:	af00      	add	r7, sp, #0
 8003dd4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7ff ffa2 	bl	8003d20 <SysTick_Config>
 8003ddc:	4603      	mov	r3, r0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3708      	adds	r7, #8
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}

08003de6 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003de6:	b580      	push	{r7, lr}
 8003de8:	b084      	sub	sp, #16
 8003dea:	af00      	add	r7, sp, #0
 8003dec:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003df2:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003df4:	f7ff feb6 	bl	8003b64 <HAL_GetTick>
 8003df8:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e00:	b2db      	uxtb	r3, r3
 8003e02:	2b02      	cmp	r3, #2
 8003e04:	d008      	beq.n	8003e18 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	2280      	movs	r2, #128	; 0x80
 8003e0a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2200      	movs	r2, #0
 8003e10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	e052      	b.n	8003ebe <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	681a      	ldr	r2, [r3, #0]
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f022 0216 	bic.w	r2, r2, #22
 8003e26:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	695a      	ldr	r2, [r3, #20]
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003e36:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d103      	bne.n	8003e48 <HAL_DMA_Abort+0x62>
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d007      	beq.n	8003e58 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	681a      	ldr	r2, [r3, #0]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	f022 0208 	bic.w	r2, r2, #8
 8003e56:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f022 0201 	bic.w	r2, r2, #1
 8003e66:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e68:	e013      	b.n	8003e92 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003e6a:	f7ff fe7b 	bl	8003b64 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	68bb      	ldr	r3, [r7, #8]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b05      	cmp	r3, #5
 8003e76:	d90c      	bls.n	8003e92 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	2220      	movs	r2, #32
 8003e7c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2203      	movs	r2, #3
 8003e82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003e8e:	2303      	movs	r3, #3
 8003e90:	e015      	b.n	8003ebe <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	f003 0301 	and.w	r3, r3, #1
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d1e4      	bne.n	8003e6a <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ea4:	223f      	movs	r2, #63	; 0x3f
 8003ea6:	409a      	lsls	r2, r3
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2201      	movs	r2, #1
 8003eb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003ec6:	b480      	push	{r7}
 8003ec8:	b083      	sub	sp, #12
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003ed4:	b2db      	uxtb	r3, r3
 8003ed6:	2b02      	cmp	r3, #2
 8003ed8:	d004      	beq.n	8003ee4 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	2280      	movs	r2, #128	; 0x80
 8003ede:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	e00c      	b.n	8003efe <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2205      	movs	r2, #5
 8003ee8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	681a      	ldr	r2, [r3, #0]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f022 0201 	bic.w	r2, r2, #1
 8003efa:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003efc:	2300      	movs	r3, #0
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	370c      	adds	r7, #12
 8003f02:	46bd      	mov	sp, r7
 8003f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f08:	4770      	bx	lr
	...

08003f0c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b089      	sub	sp, #36	; 0x24
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
 8003f14:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003f16:	2300      	movs	r3, #0
 8003f18:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003f1a:	2300      	movs	r3, #0
 8003f1c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003f1e:	2300      	movs	r3, #0
 8003f20:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003f22:	2300      	movs	r3, #0
 8003f24:	61fb      	str	r3, [r7, #28]
 8003f26:	e177      	b.n	8004218 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003f28:	2201      	movs	r2, #1
 8003f2a:	69fb      	ldr	r3, [r7, #28]
 8003f2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f30:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003f32:	683b      	ldr	r3, [r7, #0]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	697a      	ldr	r2, [r7, #20]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	f040 8166 	bne.w	8004212 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f46:	683b      	ldr	r3, [r7, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	f003 0303 	and.w	r3, r3, #3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d005      	beq.n	8003f5e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f52:	683b      	ldr	r3, [r7, #0]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003f5a:	2b02      	cmp	r3, #2
 8003f5c:	d130      	bne.n	8003fc0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	689b      	ldr	r3, [r3, #8]
 8003f62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003f64:	69fb      	ldr	r3, [r7, #28]
 8003f66:	005b      	lsls	r3, r3, #1
 8003f68:	2203      	movs	r2, #3
 8003f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6e:	43db      	mvns	r3, r3
 8003f70:	69ba      	ldr	r2, [r7, #24]
 8003f72:	4013      	ands	r3, r2
 8003f74:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f76:	683b      	ldr	r3, [r7, #0]
 8003f78:	68da      	ldr	r2, [r3, #12]
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	005b      	lsls	r3, r3, #1
 8003f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f82:	69ba      	ldr	r2, [r7, #24]
 8003f84:	4313      	orrs	r3, r2
 8003f86:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69ba      	ldr	r2, [r7, #24]
 8003f8c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	685b      	ldr	r3, [r3, #4]
 8003f92:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003f94:	2201      	movs	r2, #1
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	fa02 f303 	lsl.w	r3, r2, r3
 8003f9c:	43db      	mvns	r3, r3
 8003f9e:	69ba      	ldr	r2, [r7, #24]
 8003fa0:	4013      	ands	r3, r2
 8003fa2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	091b      	lsrs	r3, r3, #4
 8003faa:	f003 0201 	and.w	r2, r3, #1
 8003fae:	69fb      	ldr	r3, [r7, #28]
 8003fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003fb4:	69ba      	ldr	r2, [r7, #24]
 8003fb6:	4313      	orrs	r3, r2
 8003fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69ba      	ldr	r2, [r7, #24]
 8003fbe:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	f003 0303 	and.w	r3, r3, #3
 8003fc8:	2b03      	cmp	r3, #3
 8003fca:	d017      	beq.n	8003ffc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003fd2:	69fb      	ldr	r3, [r7, #28]
 8003fd4:	005b      	lsls	r3, r3, #1
 8003fd6:	2203      	movs	r2, #3
 8003fd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fdc:	43db      	mvns	r3, r3
 8003fde:	69ba      	ldr	r2, [r7, #24]
 8003fe0:	4013      	ands	r3, r2
 8003fe2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003fe4:	683b      	ldr	r3, [r7, #0]
 8003fe6:	689a      	ldr	r2, [r3, #8]
 8003fe8:	69fb      	ldr	r3, [r7, #28]
 8003fea:	005b      	lsls	r3, r3, #1
 8003fec:	fa02 f303 	lsl.w	r3, r2, r3
 8003ff0:	69ba      	ldr	r2, [r7, #24]
 8003ff2:	4313      	orrs	r3, r2
 8003ff4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	69ba      	ldr	r2, [r7, #24]
 8003ffa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ffc:	683b      	ldr	r3, [r7, #0]
 8003ffe:	685b      	ldr	r3, [r3, #4]
 8004000:	f003 0303 	and.w	r3, r3, #3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d123      	bne.n	8004050 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004008:	69fb      	ldr	r3, [r7, #28]
 800400a:	08da      	lsrs	r2, r3, #3
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	3208      	adds	r2, #8
 8004010:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004014:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	f003 0307 	and.w	r3, r3, #7
 800401c:	009b      	lsls	r3, r3, #2
 800401e:	220f      	movs	r2, #15
 8004020:	fa02 f303 	lsl.w	r3, r2, r3
 8004024:	43db      	mvns	r3, r3
 8004026:	69ba      	ldr	r2, [r7, #24]
 8004028:	4013      	ands	r3, r2
 800402a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	691a      	ldr	r2, [r3, #16]
 8004030:	69fb      	ldr	r3, [r7, #28]
 8004032:	f003 0307 	and.w	r3, r3, #7
 8004036:	009b      	lsls	r3, r3, #2
 8004038:	fa02 f303 	lsl.w	r3, r2, r3
 800403c:	69ba      	ldr	r2, [r7, #24]
 800403e:	4313      	orrs	r3, r2
 8004040:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004042:	69fb      	ldr	r3, [r7, #28]
 8004044:	08da      	lsrs	r2, r3, #3
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	3208      	adds	r2, #8
 800404a:	69b9      	ldr	r1, [r7, #24]
 800404c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004056:	69fb      	ldr	r3, [r7, #28]
 8004058:	005b      	lsls	r3, r3, #1
 800405a:	2203      	movs	r2, #3
 800405c:	fa02 f303 	lsl.w	r3, r2, r3
 8004060:	43db      	mvns	r3, r3
 8004062:	69ba      	ldr	r2, [r7, #24]
 8004064:	4013      	ands	r3, r2
 8004066:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004068:	683b      	ldr	r3, [r7, #0]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	f003 0203 	and.w	r2, r3, #3
 8004070:	69fb      	ldr	r3, [r7, #28]
 8004072:	005b      	lsls	r3, r3, #1
 8004074:	fa02 f303 	lsl.w	r3, r2, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4313      	orrs	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	69ba      	ldr	r2, [r7, #24]
 8004082:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800408c:	2b00      	cmp	r3, #0
 800408e:	f000 80c0 	beq.w	8004212 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004092:	2300      	movs	r3, #0
 8004094:	60fb      	str	r3, [r7, #12]
 8004096:	4b66      	ldr	r3, [pc, #408]	; (8004230 <HAL_GPIO_Init+0x324>)
 8004098:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800409a:	4a65      	ldr	r2, [pc, #404]	; (8004230 <HAL_GPIO_Init+0x324>)
 800409c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040a0:	6453      	str	r3, [r2, #68]	; 0x44
 80040a2:	4b63      	ldr	r3, [pc, #396]	; (8004230 <HAL_GPIO_Init+0x324>)
 80040a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040aa:	60fb      	str	r3, [r7, #12]
 80040ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80040ae:	4a61      	ldr	r2, [pc, #388]	; (8004234 <HAL_GPIO_Init+0x328>)
 80040b0:	69fb      	ldr	r3, [r7, #28]
 80040b2:	089b      	lsrs	r3, r3, #2
 80040b4:	3302      	adds	r3, #2
 80040b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80040ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80040bc:	69fb      	ldr	r3, [r7, #28]
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	009b      	lsls	r3, r3, #2
 80040c4:	220f      	movs	r2, #15
 80040c6:	fa02 f303 	lsl.w	r3, r2, r3
 80040ca:	43db      	mvns	r3, r3
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	4013      	ands	r3, r2
 80040d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	4a58      	ldr	r2, [pc, #352]	; (8004238 <HAL_GPIO_Init+0x32c>)
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d037      	beq.n	800414a <HAL_GPIO_Init+0x23e>
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	4a57      	ldr	r2, [pc, #348]	; (800423c <HAL_GPIO_Init+0x330>)
 80040de:	4293      	cmp	r3, r2
 80040e0:	d031      	beq.n	8004146 <HAL_GPIO_Init+0x23a>
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	4a56      	ldr	r2, [pc, #344]	; (8004240 <HAL_GPIO_Init+0x334>)
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d02b      	beq.n	8004142 <HAL_GPIO_Init+0x236>
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	4a55      	ldr	r2, [pc, #340]	; (8004244 <HAL_GPIO_Init+0x338>)
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d025      	beq.n	800413e <HAL_GPIO_Init+0x232>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	4a54      	ldr	r2, [pc, #336]	; (8004248 <HAL_GPIO_Init+0x33c>)
 80040f6:	4293      	cmp	r3, r2
 80040f8:	d01f      	beq.n	800413a <HAL_GPIO_Init+0x22e>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a53      	ldr	r2, [pc, #332]	; (800424c <HAL_GPIO_Init+0x340>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d019      	beq.n	8004136 <HAL_GPIO_Init+0x22a>
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	4a52      	ldr	r2, [pc, #328]	; (8004250 <HAL_GPIO_Init+0x344>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d013      	beq.n	8004132 <HAL_GPIO_Init+0x226>
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	4a51      	ldr	r2, [pc, #324]	; (8004254 <HAL_GPIO_Init+0x348>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d00d      	beq.n	800412e <HAL_GPIO_Init+0x222>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	4a50      	ldr	r2, [pc, #320]	; (8004258 <HAL_GPIO_Init+0x34c>)
 8004116:	4293      	cmp	r3, r2
 8004118:	d007      	beq.n	800412a <HAL_GPIO_Init+0x21e>
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a4f      	ldr	r2, [pc, #316]	; (800425c <HAL_GPIO_Init+0x350>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d101      	bne.n	8004126 <HAL_GPIO_Init+0x21a>
 8004122:	2309      	movs	r3, #9
 8004124:	e012      	b.n	800414c <HAL_GPIO_Init+0x240>
 8004126:	230a      	movs	r3, #10
 8004128:	e010      	b.n	800414c <HAL_GPIO_Init+0x240>
 800412a:	2308      	movs	r3, #8
 800412c:	e00e      	b.n	800414c <HAL_GPIO_Init+0x240>
 800412e:	2307      	movs	r3, #7
 8004130:	e00c      	b.n	800414c <HAL_GPIO_Init+0x240>
 8004132:	2306      	movs	r3, #6
 8004134:	e00a      	b.n	800414c <HAL_GPIO_Init+0x240>
 8004136:	2305      	movs	r3, #5
 8004138:	e008      	b.n	800414c <HAL_GPIO_Init+0x240>
 800413a:	2304      	movs	r3, #4
 800413c:	e006      	b.n	800414c <HAL_GPIO_Init+0x240>
 800413e:	2303      	movs	r3, #3
 8004140:	e004      	b.n	800414c <HAL_GPIO_Init+0x240>
 8004142:	2302      	movs	r3, #2
 8004144:	e002      	b.n	800414c <HAL_GPIO_Init+0x240>
 8004146:	2301      	movs	r3, #1
 8004148:	e000      	b.n	800414c <HAL_GPIO_Init+0x240>
 800414a:	2300      	movs	r3, #0
 800414c:	69fa      	ldr	r2, [r7, #28]
 800414e:	f002 0203 	and.w	r2, r2, #3
 8004152:	0092      	lsls	r2, r2, #2
 8004154:	4093      	lsls	r3, r2
 8004156:	69ba      	ldr	r2, [r7, #24]
 8004158:	4313      	orrs	r3, r2
 800415a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800415c:	4935      	ldr	r1, [pc, #212]	; (8004234 <HAL_GPIO_Init+0x328>)
 800415e:	69fb      	ldr	r3, [r7, #28]
 8004160:	089b      	lsrs	r3, r3, #2
 8004162:	3302      	adds	r3, #2
 8004164:	69ba      	ldr	r2, [r7, #24]
 8004166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800416a:	4b3d      	ldr	r3, [pc, #244]	; (8004260 <HAL_GPIO_Init+0x354>)
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	43db      	mvns	r3, r3
 8004174:	69ba      	ldr	r2, [r7, #24]
 8004176:	4013      	ands	r3, r2
 8004178:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	685b      	ldr	r3, [r3, #4]
 800417e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004182:	2b00      	cmp	r3, #0
 8004184:	d003      	beq.n	800418e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004186:	69ba      	ldr	r2, [r7, #24]
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	4313      	orrs	r3, r2
 800418c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800418e:	4a34      	ldr	r2, [pc, #208]	; (8004260 <HAL_GPIO_Init+0x354>)
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004194:	4b32      	ldr	r3, [pc, #200]	; (8004260 <HAL_GPIO_Init+0x354>)
 8004196:	68db      	ldr	r3, [r3, #12]
 8004198:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800419a:	693b      	ldr	r3, [r7, #16]
 800419c:	43db      	mvns	r3, r3
 800419e:	69ba      	ldr	r2, [r7, #24]
 80041a0:	4013      	ands	r3, r2
 80041a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d003      	beq.n	80041b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80041b0:	69ba      	ldr	r2, [r7, #24]
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	4313      	orrs	r3, r2
 80041b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80041b8:	4a29      	ldr	r2, [pc, #164]	; (8004260 <HAL_GPIO_Init+0x354>)
 80041ba:	69bb      	ldr	r3, [r7, #24]
 80041bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80041be:	4b28      	ldr	r3, [pc, #160]	; (8004260 <HAL_GPIO_Init+0x354>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041c4:	693b      	ldr	r3, [r7, #16]
 80041c6:	43db      	mvns	r3, r3
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	4013      	ands	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d003      	beq.n	80041e2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	4313      	orrs	r3, r2
 80041e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80041e2:	4a1f      	ldr	r2, [pc, #124]	; (8004260 <HAL_GPIO_Init+0x354>)
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80041e8:	4b1d      	ldr	r3, [pc, #116]	; (8004260 <HAL_GPIO_Init+0x354>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	43db      	mvns	r3, r3
 80041f2:	69ba      	ldr	r2, [r7, #24]
 80041f4:	4013      	ands	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	685b      	ldr	r3, [r3, #4]
 80041fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004200:	2b00      	cmp	r3, #0
 8004202:	d003      	beq.n	800420c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004204:	69ba      	ldr	r2, [r7, #24]
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	4313      	orrs	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800420c:	4a14      	ldr	r2, [pc, #80]	; (8004260 <HAL_GPIO_Init+0x354>)
 800420e:	69bb      	ldr	r3, [r7, #24]
 8004210:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	3301      	adds	r3, #1
 8004216:	61fb      	str	r3, [r7, #28]
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	2b0f      	cmp	r3, #15
 800421c:	f67f ae84 	bls.w	8003f28 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004220:	bf00      	nop
 8004222:	bf00      	nop
 8004224:	3724      	adds	r7, #36	; 0x24
 8004226:	46bd      	mov	sp, r7
 8004228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422c:	4770      	bx	lr
 800422e:	bf00      	nop
 8004230:	40023800 	.word	0x40023800
 8004234:	40013800 	.word	0x40013800
 8004238:	40020000 	.word	0x40020000
 800423c:	40020400 	.word	0x40020400
 8004240:	40020800 	.word	0x40020800
 8004244:	40020c00 	.word	0x40020c00
 8004248:	40021000 	.word	0x40021000
 800424c:	40021400 	.word	0x40021400
 8004250:	40021800 	.word	0x40021800
 8004254:	40021c00 	.word	0x40021c00
 8004258:	40022000 	.word	0x40022000
 800425c:	40022400 	.word	0x40022400
 8004260:	40013c00 	.word	0x40013c00

08004264 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004264:	b480      	push	{r7}
 8004266:	b083      	sub	sp, #12
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	460b      	mov	r3, r1
 800426e:	807b      	strh	r3, [r7, #2]
 8004270:	4613      	mov	r3, r2
 8004272:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004274:	787b      	ldrb	r3, [r7, #1]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d003      	beq.n	8004282 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800427a:	887a      	ldrh	r2, [r7, #2]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004280:	e003      	b.n	800428a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004282:	887b      	ldrh	r3, [r7, #2]
 8004284:	041a      	lsls	r2, r3, #16
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	619a      	str	r2, [r3, #24]
}
 800428a:	bf00      	nop
 800428c:	370c      	adds	r7, #12
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
	...

08004298 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b084      	sub	sp, #16
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d101      	bne.n	80042aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80042a6:	2301      	movs	r3, #1
 80042a8:	e12b      	b.n	8004502 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042b0:	b2db      	uxtb	r3, r3
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d106      	bne.n	80042c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f7fd fd3e 	bl	8001d40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2224      	movs	r2, #36	; 0x24
 80042c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 0201 	bic.w	r2, r2, #1
 80042da:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80042ea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80042fa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80042fc:	f001 fc86 	bl	8005c0c <HAL_RCC_GetPCLK1Freq>
 8004300:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	4a81      	ldr	r2, [pc, #516]	; (800450c <HAL_I2C_Init+0x274>)
 8004308:	4293      	cmp	r3, r2
 800430a:	d807      	bhi.n	800431c <HAL_I2C_Init+0x84>
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	4a80      	ldr	r2, [pc, #512]	; (8004510 <HAL_I2C_Init+0x278>)
 8004310:	4293      	cmp	r3, r2
 8004312:	bf94      	ite	ls
 8004314:	2301      	movls	r3, #1
 8004316:	2300      	movhi	r3, #0
 8004318:	b2db      	uxtb	r3, r3
 800431a:	e006      	b.n	800432a <HAL_I2C_Init+0x92>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4a7d      	ldr	r2, [pc, #500]	; (8004514 <HAL_I2C_Init+0x27c>)
 8004320:	4293      	cmp	r3, r2
 8004322:	bf94      	ite	ls
 8004324:	2301      	movls	r3, #1
 8004326:	2300      	movhi	r3, #0
 8004328:	b2db      	uxtb	r3, r3
 800432a:	2b00      	cmp	r3, #0
 800432c:	d001      	beq.n	8004332 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800432e:	2301      	movs	r3, #1
 8004330:	e0e7      	b.n	8004502 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	4a78      	ldr	r2, [pc, #480]	; (8004518 <HAL_I2C_Init+0x280>)
 8004336:	fba2 2303 	umull	r2, r3, r2, r3
 800433a:	0c9b      	lsrs	r3, r3, #18
 800433c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	430a      	orrs	r2, r1
 8004350:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	6a1b      	ldr	r3, [r3, #32]
 8004358:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	685b      	ldr	r3, [r3, #4]
 8004360:	4a6a      	ldr	r2, [pc, #424]	; (800450c <HAL_I2C_Init+0x274>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d802      	bhi.n	800436c <HAL_I2C_Init+0xd4>
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	3301      	adds	r3, #1
 800436a:	e009      	b.n	8004380 <HAL_I2C_Init+0xe8>
 800436c:	68bb      	ldr	r3, [r7, #8]
 800436e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004372:	fb02 f303 	mul.w	r3, r2, r3
 8004376:	4a69      	ldr	r2, [pc, #420]	; (800451c <HAL_I2C_Init+0x284>)
 8004378:	fba2 2303 	umull	r2, r3, r2, r3
 800437c:	099b      	lsrs	r3, r3, #6
 800437e:	3301      	adds	r3, #1
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6812      	ldr	r2, [r2, #0]
 8004384:	430b      	orrs	r3, r1
 8004386:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	69db      	ldr	r3, [r3, #28]
 800438e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004392:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	495c      	ldr	r1, [pc, #368]	; (800450c <HAL_I2C_Init+0x274>)
 800439c:	428b      	cmp	r3, r1
 800439e:	d819      	bhi.n	80043d4 <HAL_I2C_Init+0x13c>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	1e59      	subs	r1, r3, #1
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	685b      	ldr	r3, [r3, #4]
 80043a8:	005b      	lsls	r3, r3, #1
 80043aa:	fbb1 f3f3 	udiv	r3, r1, r3
 80043ae:	1c59      	adds	r1, r3, #1
 80043b0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80043b4:	400b      	ands	r3, r1
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00a      	beq.n	80043d0 <HAL_I2C_Init+0x138>
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	1e59      	subs	r1, r3, #1
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	685b      	ldr	r3, [r3, #4]
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	fbb1 f3f3 	udiv	r3, r1, r3
 80043c8:	3301      	adds	r3, #1
 80043ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043ce:	e051      	b.n	8004474 <HAL_I2C_Init+0x1dc>
 80043d0:	2304      	movs	r3, #4
 80043d2:	e04f      	b.n	8004474 <HAL_I2C_Init+0x1dc>
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	689b      	ldr	r3, [r3, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d111      	bne.n	8004400 <HAL_I2C_Init+0x168>
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	1e58      	subs	r0, r3, #1
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	6859      	ldr	r1, [r3, #4]
 80043e4:	460b      	mov	r3, r1
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	440b      	add	r3, r1
 80043ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80043ee:	3301      	adds	r3, #1
 80043f0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	bf0c      	ite	eq
 80043f8:	2301      	moveq	r3, #1
 80043fa:	2300      	movne	r3, #0
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	e012      	b.n	8004426 <HAL_I2C_Init+0x18e>
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	1e58      	subs	r0, r3, #1
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6859      	ldr	r1, [r3, #4]
 8004408:	460b      	mov	r3, r1
 800440a:	009b      	lsls	r3, r3, #2
 800440c:	440b      	add	r3, r1
 800440e:	0099      	lsls	r1, r3, #2
 8004410:	440b      	add	r3, r1
 8004412:	fbb0 f3f3 	udiv	r3, r0, r3
 8004416:	3301      	adds	r3, #1
 8004418:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800441c:	2b00      	cmp	r3, #0
 800441e:	bf0c      	ite	eq
 8004420:	2301      	moveq	r3, #1
 8004422:	2300      	movne	r3, #0
 8004424:	b2db      	uxtb	r3, r3
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <HAL_I2C_Init+0x196>
 800442a:	2301      	movs	r3, #1
 800442c:	e022      	b.n	8004474 <HAL_I2C_Init+0x1dc>
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	689b      	ldr	r3, [r3, #8]
 8004432:	2b00      	cmp	r3, #0
 8004434:	d10e      	bne.n	8004454 <HAL_I2C_Init+0x1bc>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	1e58      	subs	r0, r3, #1
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6859      	ldr	r1, [r3, #4]
 800443e:	460b      	mov	r3, r1
 8004440:	005b      	lsls	r3, r3, #1
 8004442:	440b      	add	r3, r1
 8004444:	fbb0 f3f3 	udiv	r3, r0, r3
 8004448:	3301      	adds	r3, #1
 800444a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800444e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004452:	e00f      	b.n	8004474 <HAL_I2C_Init+0x1dc>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	1e58      	subs	r0, r3, #1
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6859      	ldr	r1, [r3, #4]
 800445c:	460b      	mov	r3, r1
 800445e:	009b      	lsls	r3, r3, #2
 8004460:	440b      	add	r3, r1
 8004462:	0099      	lsls	r1, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	fbb0 f3f3 	udiv	r3, r0, r3
 800446a:	3301      	adds	r3, #1
 800446c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004470:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	6809      	ldr	r1, [r1, #0]
 8004478:	4313      	orrs	r3, r2
 800447a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	69da      	ldr	r2, [r3, #28]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	6a1b      	ldr	r3, [r3, #32]
 800448e:	431a      	orrs	r2, r3
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	430a      	orrs	r2, r1
 8004496:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689b      	ldr	r3, [r3, #8]
 800449e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80044a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80044a6:	687a      	ldr	r2, [r7, #4]
 80044a8:	6911      	ldr	r1, [r2, #16]
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	68d2      	ldr	r2, [r2, #12]
 80044ae:	4311      	orrs	r1, r2
 80044b0:	687a      	ldr	r2, [r7, #4]
 80044b2:	6812      	ldr	r2, [r2, #0]
 80044b4:	430b      	orrs	r3, r1
 80044b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	68db      	ldr	r3, [r3, #12]
 80044be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	695a      	ldr	r2, [r3, #20]
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	699b      	ldr	r3, [r3, #24]
 80044ca:	431a      	orrs	r2, r3
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	430a      	orrs	r2, r1
 80044d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f042 0201 	orr.w	r2, r2, #1
 80044e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2220      	movs	r2, #32
 80044ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	2200      	movs	r2, #0
 80044f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004500:	2300      	movs	r3, #0
}
 8004502:	4618      	mov	r0, r3
 8004504:	3710      	adds	r7, #16
 8004506:	46bd      	mov	sp, r7
 8004508:	bd80      	pop	{r7, pc}
 800450a:	bf00      	nop
 800450c:	000186a0 	.word	0x000186a0
 8004510:	001e847f 	.word	0x001e847f
 8004514:	003d08ff 	.word	0x003d08ff
 8004518:	431bde83 	.word	0x431bde83
 800451c:	10624dd3 	.word	0x10624dd3

08004520 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b088      	sub	sp, #32
 8004524:	af02      	add	r7, sp, #8
 8004526:	60f8      	str	r0, [r7, #12]
 8004528:	4608      	mov	r0, r1
 800452a:	4611      	mov	r1, r2
 800452c:	461a      	mov	r2, r3
 800452e:	4603      	mov	r3, r0
 8004530:	817b      	strh	r3, [r7, #10]
 8004532:	460b      	mov	r3, r1
 8004534:	813b      	strh	r3, [r7, #8]
 8004536:	4613      	mov	r3, r2
 8004538:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800453a:	f7ff fb13 	bl	8003b64 <HAL_GetTick>
 800453e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b20      	cmp	r3, #32
 800454a:	f040 80d9 	bne.w	8004700 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	9300      	str	r3, [sp, #0]
 8004552:	2319      	movs	r3, #25
 8004554:	2201      	movs	r2, #1
 8004556:	496d      	ldr	r1, [pc, #436]	; (800470c <HAL_I2C_Mem_Write+0x1ec>)
 8004558:	68f8      	ldr	r0, [r7, #12]
 800455a:	f000 fc7f 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 800455e:	4603      	mov	r3, r0
 8004560:	2b00      	cmp	r3, #0
 8004562:	d001      	beq.n	8004568 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004564:	2302      	movs	r3, #2
 8004566:	e0cc      	b.n	8004702 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800456e:	2b01      	cmp	r3, #1
 8004570:	d101      	bne.n	8004576 <HAL_I2C_Mem_Write+0x56>
 8004572:	2302      	movs	r3, #2
 8004574:	e0c5      	b.n	8004702 <HAL_I2C_Mem_Write+0x1e2>
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2201      	movs	r2, #1
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 0301 	and.w	r3, r3, #1
 8004588:	2b01      	cmp	r3, #1
 800458a:	d007      	beq.n	800459c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f042 0201 	orr.w	r2, r2, #1
 800459a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80045aa:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2221      	movs	r2, #33	; 0x21
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2240      	movs	r2, #64	; 0x40
 80045b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	6a3a      	ldr	r2, [r7, #32]
 80045c6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80045cc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d2:	b29a      	uxth	r2, r3
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	4a4d      	ldr	r2, [pc, #308]	; (8004710 <HAL_I2C_Mem_Write+0x1f0>)
 80045dc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80045de:	88f8      	ldrh	r0, [r7, #6]
 80045e0:	893a      	ldrh	r2, [r7, #8]
 80045e2:	8979      	ldrh	r1, [r7, #10]
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	9301      	str	r3, [sp, #4]
 80045e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	4603      	mov	r3, r0
 80045ee:	68f8      	ldr	r0, [r7, #12]
 80045f0:	f000 fab6 	bl	8004b60 <I2C_RequestMemoryWrite>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d052      	beq.n	80046a0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80045fa:	2301      	movs	r3, #1
 80045fc:	e081      	b.n	8004702 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004602:	68f8      	ldr	r0, [r7, #12]
 8004604:	f000 fd00 	bl	8005008 <I2C_WaitOnTXEFlagUntilTimeout>
 8004608:	4603      	mov	r3, r0
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00d      	beq.n	800462a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004612:	2b04      	cmp	r3, #4
 8004614:	d107      	bne.n	8004626 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004624:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e06b      	b.n	8004702 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462e:	781a      	ldrb	r2, [r3, #0]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463a:	1c5a      	adds	r2, r3, #1
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004644:	3b01      	subs	r3, #1
 8004646:	b29a      	uxth	r2, r3
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004650:	b29b      	uxth	r3, r3
 8004652:	3b01      	subs	r3, #1
 8004654:	b29a      	uxth	r2, r3
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	695b      	ldr	r3, [r3, #20]
 8004660:	f003 0304 	and.w	r3, r3, #4
 8004664:	2b04      	cmp	r3, #4
 8004666:	d11b      	bne.n	80046a0 <HAL_I2C_Mem_Write+0x180>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800466c:	2b00      	cmp	r3, #0
 800466e:	d017      	beq.n	80046a0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004674:	781a      	ldrb	r2, [r3, #0]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004680:	1c5a      	adds	r2, r3, #1
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800468a:	3b01      	subs	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004696:	b29b      	uxth	r3, r3
 8004698:	3b01      	subs	r3, #1
 800469a:	b29a      	uxth	r2, r3
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d1aa      	bne.n	80045fe <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80046a8:	697a      	ldr	r2, [r7, #20]
 80046aa:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80046ac:	68f8      	ldr	r0, [r7, #12]
 80046ae:	f000 fcec 	bl	800508a <I2C_WaitOnBTFFlagUntilTimeout>
 80046b2:	4603      	mov	r3, r0
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d00d      	beq.n	80046d4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046bc:	2b04      	cmp	r3, #4
 80046be:	d107      	bne.n	80046d0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	681a      	ldr	r2, [r3, #0]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046ce:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e016      	b.n	8004702 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	2220      	movs	r2, #32
 80046e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2200      	movs	r2, #0
 80046f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2200      	movs	r2, #0
 80046f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80046fc:	2300      	movs	r3, #0
 80046fe:	e000      	b.n	8004702 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004700:	2302      	movs	r3, #2
  }
}
 8004702:	4618      	mov	r0, r3
 8004704:	3718      	adds	r7, #24
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	00100002 	.word	0x00100002
 8004710:	ffff0000 	.word	0xffff0000

08004714 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b08c      	sub	sp, #48	; 0x30
 8004718:	af02      	add	r7, sp, #8
 800471a:	60f8      	str	r0, [r7, #12]
 800471c:	4608      	mov	r0, r1
 800471e:	4611      	mov	r1, r2
 8004720:	461a      	mov	r2, r3
 8004722:	4603      	mov	r3, r0
 8004724:	817b      	strh	r3, [r7, #10]
 8004726:	460b      	mov	r3, r1
 8004728:	813b      	strh	r3, [r7, #8]
 800472a:	4613      	mov	r3, r2
 800472c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800472e:	f7ff fa19 	bl	8003b64 <HAL_GetTick>
 8004732:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800473a:	b2db      	uxtb	r3, r3
 800473c:	2b20      	cmp	r3, #32
 800473e:	f040 8208 	bne.w	8004b52 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004742:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004744:	9300      	str	r3, [sp, #0]
 8004746:	2319      	movs	r3, #25
 8004748:	2201      	movs	r2, #1
 800474a:	497b      	ldr	r1, [pc, #492]	; (8004938 <HAL_I2C_Mem_Read+0x224>)
 800474c:	68f8      	ldr	r0, [r7, #12]
 800474e:	f000 fb85 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 8004752:	4603      	mov	r3, r0
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004758:	2302      	movs	r3, #2
 800475a:	e1fb      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004762:	2b01      	cmp	r3, #1
 8004764:	d101      	bne.n	800476a <HAL_I2C_Mem_Read+0x56>
 8004766:	2302      	movs	r3, #2
 8004768:	e1f4      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2201      	movs	r2, #1
 800476e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f003 0301 	and.w	r3, r3, #1
 800477c:	2b01      	cmp	r3, #1
 800477e:	d007      	beq.n	8004790 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f042 0201 	orr.w	r2, r2, #1
 800478e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800479e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	2222      	movs	r2, #34	; 0x22
 80047a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	2240      	movs	r2, #64	; 0x40
 80047ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	2200      	movs	r2, #0
 80047b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80047c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	4a5b      	ldr	r2, [pc, #364]	; (800493c <HAL_I2C_Mem_Read+0x228>)
 80047d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80047d2:	88f8      	ldrh	r0, [r7, #6]
 80047d4:	893a      	ldrh	r2, [r7, #8]
 80047d6:	8979      	ldrh	r1, [r7, #10]
 80047d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047da:	9301      	str	r3, [sp, #4]
 80047dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80047de:	9300      	str	r3, [sp, #0]
 80047e0:	4603      	mov	r3, r0
 80047e2:	68f8      	ldr	r0, [r7, #12]
 80047e4:	f000 fa52 	bl	8004c8c <I2C_RequestMemoryRead>
 80047e8:	4603      	mov	r3, r0
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d001      	beq.n	80047f2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	e1b0      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d113      	bne.n	8004822 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80047fa:	2300      	movs	r3, #0
 80047fc:	623b      	str	r3, [r7, #32]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	695b      	ldr	r3, [r3, #20]
 8004804:	623b      	str	r3, [r7, #32]
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	681b      	ldr	r3, [r3, #0]
 800480a:	699b      	ldr	r3, [r3, #24]
 800480c:	623b      	str	r3, [r7, #32]
 800480e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	681a      	ldr	r2, [r3, #0]
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800481e:	601a      	str	r2, [r3, #0]
 8004820:	e184      	b.n	8004b2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004826:	2b01      	cmp	r3, #1
 8004828:	d11b      	bne.n	8004862 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	681a      	ldr	r2, [r3, #0]
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004838:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800483a:	2300      	movs	r3, #0
 800483c:	61fb      	str	r3, [r7, #28]
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	695b      	ldr	r3, [r3, #20]
 8004844:	61fb      	str	r3, [r7, #28]
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	61fb      	str	r3, [r7, #28]
 800484e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800485e:	601a      	str	r2, [r3, #0]
 8004860:	e164      	b.n	8004b2c <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004866:	2b02      	cmp	r3, #2
 8004868:	d11b      	bne.n	80048a2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004878:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	681a      	ldr	r2, [r3, #0]
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004888:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800488a:	2300      	movs	r3, #0
 800488c:	61bb      	str	r3, [r7, #24]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	695b      	ldr	r3, [r3, #20]
 8004894:	61bb      	str	r3, [r7, #24]
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	61bb      	str	r3, [r7, #24]
 800489e:	69bb      	ldr	r3, [r7, #24]
 80048a0:	e144      	b.n	8004b2c <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80048a2:	2300      	movs	r3, #0
 80048a4:	617b      	str	r3, [r7, #20]
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	617b      	str	r3, [r7, #20]
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	699b      	ldr	r3, [r3, #24]
 80048b4:	617b      	str	r3, [r7, #20]
 80048b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80048b8:	e138      	b.n	8004b2c <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048be:	2b03      	cmp	r3, #3
 80048c0:	f200 80f1 	bhi.w	8004aa6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048c8:	2b01      	cmp	r3, #1
 80048ca:	d123      	bne.n	8004914 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048ce:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80048d0:	68f8      	ldr	r0, [r7, #12]
 80048d2:	f000 fc1b 	bl	800510c <I2C_WaitOnRXNEFlagUntilTimeout>
 80048d6:	4603      	mov	r3, r0
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d001      	beq.n	80048e0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	e139      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	691a      	ldr	r2, [r3, #16]
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ea:	b2d2      	uxtb	r2, r2
 80048ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048f2:	1c5a      	adds	r2, r3, #1
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048fc:	3b01      	subs	r3, #1
 80048fe:	b29a      	uxth	r2, r3
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004908:	b29b      	uxth	r3, r3
 800490a:	3b01      	subs	r3, #1
 800490c:	b29a      	uxth	r2, r3
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004912:	e10b      	b.n	8004b2c <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004918:	2b02      	cmp	r3, #2
 800491a:	d14e      	bne.n	80049ba <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800491c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800491e:	9300      	str	r3, [sp, #0]
 8004920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004922:	2200      	movs	r2, #0
 8004924:	4906      	ldr	r1, [pc, #24]	; (8004940 <HAL_I2C_Mem_Read+0x22c>)
 8004926:	68f8      	ldr	r0, [r7, #12]
 8004928:	f000 fa98 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 800492c:	4603      	mov	r3, r0
 800492e:	2b00      	cmp	r3, #0
 8004930:	d008      	beq.n	8004944 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004932:	2301      	movs	r3, #1
 8004934:	e10e      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
 8004936:	bf00      	nop
 8004938:	00100002 	.word	0x00100002
 800493c:	ffff0000 	.word	0xffff0000
 8004940:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004952:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	691a      	ldr	r2, [r3, #16]
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800495e:	b2d2      	uxtb	r2, r2
 8004960:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004966:	1c5a      	adds	r2, r3, #1
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004970:	3b01      	subs	r3, #1
 8004972:	b29a      	uxth	r2, r3
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800497c:	b29b      	uxth	r3, r3
 800497e:	3b01      	subs	r3, #1
 8004980:	b29a      	uxth	r2, r3
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	691a      	ldr	r2, [r3, #16]
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004990:	b2d2      	uxtb	r2, r2
 8004992:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004998:	1c5a      	adds	r2, r3, #1
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80049a2:	3b01      	subs	r3, #1
 80049a4:	b29a      	uxth	r2, r3
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	3b01      	subs	r3, #1
 80049b2:	b29a      	uxth	r2, r3
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80049b8:	e0b8      	b.n	8004b2c <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80049ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049bc:	9300      	str	r3, [sp, #0]
 80049be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80049c0:	2200      	movs	r2, #0
 80049c2:	4966      	ldr	r1, [pc, #408]	; (8004b5c <HAL_I2C_Mem_Read+0x448>)
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 fa49 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d001      	beq.n	80049d4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80049d0:	2301      	movs	r3, #1
 80049d2:	e0bf      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	681a      	ldr	r2, [r3, #0]
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80049e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	691a      	ldr	r2, [r3, #16]
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049ee:	b2d2      	uxtb	r2, r2
 80049f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049f6:	1c5a      	adds	r2, r3, #1
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a00:	3b01      	subs	r3, #1
 8004a02:	b29a      	uxth	r2, r3
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004a16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a18:	9300      	str	r3, [sp, #0]
 8004a1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	494f      	ldr	r1, [pc, #316]	; (8004b5c <HAL_I2C_Mem_Read+0x448>)
 8004a20:	68f8      	ldr	r0, [r7, #12]
 8004a22:	f000 fa1b 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 8004a26:	4603      	mov	r3, r0
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d001      	beq.n	8004a30 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e091      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a3e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	691a      	ldr	r2, [r3, #16]
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a4a:	b2d2      	uxtb	r2, r2
 8004a4c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a52:	1c5a      	adds	r2, r3, #1
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a5c:	3b01      	subs	r3, #1
 8004a5e:	b29a      	uxth	r2, r3
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	b29a      	uxth	r2, r3
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	691a      	ldr	r2, [r3, #16]
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a7c:	b2d2      	uxtb	r2, r2
 8004a7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	1c5a      	adds	r2, r3, #1
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8e:	3b01      	subs	r3, #1
 8004a90:	b29a      	uxth	r2, r3
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a9a:	b29b      	uxth	r3, r3
 8004a9c:	3b01      	subs	r3, #1
 8004a9e:	b29a      	uxth	r2, r3
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004aa4:	e042      	b.n	8004b2c <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aa6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004aa8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004aaa:	68f8      	ldr	r0, [r7, #12]
 8004aac:	f000 fb2e 	bl	800510c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004ab0:	4603      	mov	r3, r0
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d001      	beq.n	8004aba <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004ab6:	2301      	movs	r3, #1
 8004ab8:	e04c      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	691a      	ldr	r2, [r3, #16]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004acc:	1c5a      	adds	r2, r3, #1
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ad6:	3b01      	subs	r3, #1
 8004ad8:	b29a      	uxth	r2, r3
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	3b01      	subs	r3, #1
 8004ae6:	b29a      	uxth	r2, r3
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	695b      	ldr	r3, [r3, #20]
 8004af2:	f003 0304 	and.w	r3, r3, #4
 8004af6:	2b04      	cmp	r3, #4
 8004af8:	d118      	bne.n	8004b2c <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	691a      	ldr	r2, [r3, #16]
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b04:	b2d2      	uxtb	r2, r2
 8004b06:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b0c:	1c5a      	adds	r2, r3, #1
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b16:	3b01      	subs	r3, #1
 8004b18:	b29a      	uxth	r2, r3
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b22:	b29b      	uxth	r3, r3
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	f47f aec2 	bne.w	80048ba <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	2220      	movs	r2, #32
 8004b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	2200      	movs	r2, #0
 8004b42:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	2200      	movs	r2, #0
 8004b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004b4e:	2300      	movs	r3, #0
 8004b50:	e000      	b.n	8004b54 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004b52:	2302      	movs	r3, #2
  }
}
 8004b54:	4618      	mov	r0, r3
 8004b56:	3728      	adds	r7, #40	; 0x28
 8004b58:	46bd      	mov	sp, r7
 8004b5a:	bd80      	pop	{r7, pc}
 8004b5c:	00010004 	.word	0x00010004

08004b60 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b088      	sub	sp, #32
 8004b64:	af02      	add	r7, sp, #8
 8004b66:	60f8      	str	r0, [r7, #12]
 8004b68:	4608      	mov	r0, r1
 8004b6a:	4611      	mov	r1, r2
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	4603      	mov	r3, r0
 8004b70:	817b      	strh	r3, [r7, #10]
 8004b72:	460b      	mov	r3, r1
 8004b74:	813b      	strh	r3, [r7, #8]
 8004b76:	4613      	mov	r3, r2
 8004b78:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004b88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b8c:	9300      	str	r3, [sp, #0]
 8004b8e:	6a3b      	ldr	r3, [r7, #32]
 8004b90:	2200      	movs	r2, #0
 8004b92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004b96:	68f8      	ldr	r0, [r7, #12]
 8004b98:	f000 f960 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 8004b9c:	4603      	mov	r3, r0
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d00d      	beq.n	8004bbe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bb0:	d103      	bne.n	8004bba <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004bb8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004bba:	2303      	movs	r3, #3
 8004bbc:	e05f      	b.n	8004c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bbe:	897b      	ldrh	r3, [r7, #10]
 8004bc0:	b2db      	uxtb	r3, r3
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004bcc:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bd0:	6a3a      	ldr	r2, [r7, #32]
 8004bd2:	492d      	ldr	r1, [pc, #180]	; (8004c88 <I2C_RequestMemoryWrite+0x128>)
 8004bd4:	68f8      	ldr	r0, [r7, #12]
 8004bd6:	f000 f998 	bl	8004f0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bda:	4603      	mov	r3, r0
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d001      	beq.n	8004be4 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004be0:	2301      	movs	r3, #1
 8004be2:	e04c      	b.n	8004c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004be4:	2300      	movs	r3, #0
 8004be6:	617b      	str	r3, [r7, #20]
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	695b      	ldr	r3, [r3, #20]
 8004bee:	617b      	str	r3, [r7, #20]
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	699b      	ldr	r3, [r3, #24]
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bfc:	6a39      	ldr	r1, [r7, #32]
 8004bfe:	68f8      	ldr	r0, [r7, #12]
 8004c00:	f000 fa02 	bl	8005008 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c04:	4603      	mov	r3, r0
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d00d      	beq.n	8004c26 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d107      	bne.n	8004c22 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c20:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c22:	2301      	movs	r3, #1
 8004c24:	e02b      	b.n	8004c7e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c26:	88fb      	ldrh	r3, [r7, #6]
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d105      	bne.n	8004c38 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c2c:	893b      	ldrh	r3, [r7, #8]
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	611a      	str	r2, [r3, #16]
 8004c36:	e021      	b.n	8004c7c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c38:	893b      	ldrh	r3, [r7, #8]
 8004c3a:	0a1b      	lsrs	r3, r3, #8
 8004c3c:	b29b      	uxth	r3, r3
 8004c3e:	b2da      	uxtb	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004c48:	6a39      	ldr	r1, [r7, #32]
 8004c4a:	68f8      	ldr	r0, [r7, #12]
 8004c4c:	f000 f9dc 	bl	8005008 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c50:	4603      	mov	r3, r0
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d00d      	beq.n	8004c72 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	d107      	bne.n	8004c6e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	681a      	ldr	r2, [r3, #0]
 8004c64:	68fb      	ldr	r3, [r7, #12]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c6c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c6e:	2301      	movs	r3, #1
 8004c70:	e005      	b.n	8004c7e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c72:	893b      	ldrh	r3, [r7, #8]
 8004c74:	b2da      	uxtb	r2, r3
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004c7c:	2300      	movs	r3, #0
}
 8004c7e:	4618      	mov	r0, r3
 8004c80:	3718      	adds	r7, #24
 8004c82:	46bd      	mov	sp, r7
 8004c84:	bd80      	pop	{r7, pc}
 8004c86:	bf00      	nop
 8004c88:	00010002 	.word	0x00010002

08004c8c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004c8c:	b580      	push	{r7, lr}
 8004c8e:	b088      	sub	sp, #32
 8004c90:	af02      	add	r7, sp, #8
 8004c92:	60f8      	str	r0, [r7, #12]
 8004c94:	4608      	mov	r0, r1
 8004c96:	4611      	mov	r1, r2
 8004c98:	461a      	mov	r2, r3
 8004c9a:	4603      	mov	r3, r0
 8004c9c:	817b      	strh	r3, [r7, #10]
 8004c9e:	460b      	mov	r3, r1
 8004ca0:	813b      	strh	r3, [r7, #8]
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004cb4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cb6:	68fb      	ldr	r3, [r7, #12]
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	681a      	ldr	r2, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cc8:	9300      	str	r3, [sp, #0]
 8004cca:	6a3b      	ldr	r3, [r7, #32]
 8004ccc:	2200      	movs	r2, #0
 8004cce:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 f8c2 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d00d      	beq.n	8004cfa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cec:	d103      	bne.n	8004cf6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004cf4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e0aa      	b.n	8004e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004cfa:	897b      	ldrh	r3, [r7, #10]
 8004cfc:	b2db      	uxtb	r3, r3
 8004cfe:	461a      	mov	r2, r3
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d08:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d0c:	6a3a      	ldr	r2, [r7, #32]
 8004d0e:	4952      	ldr	r1, [pc, #328]	; (8004e58 <I2C_RequestMemoryRead+0x1cc>)
 8004d10:	68f8      	ldr	r0, [r7, #12]
 8004d12:	f000 f8fa 	bl	8004f0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d16:	4603      	mov	r3, r0
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d001      	beq.n	8004d20 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	e097      	b.n	8004e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d20:	2300      	movs	r3, #0
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	695b      	ldr	r3, [r3, #20]
 8004d2a:	617b      	str	r3, [r7, #20]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	699b      	ldr	r3, [r3, #24]
 8004d32:	617b      	str	r3, [r7, #20]
 8004d34:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d38:	6a39      	ldr	r1, [r7, #32]
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f000 f964 	bl	8005008 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d00d      	beq.n	8004d62 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d4a:	2b04      	cmp	r3, #4
 8004d4c:	d107      	bne.n	8004d5e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004d5c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004d5e:	2301      	movs	r3, #1
 8004d60:	e076      	b.n	8004e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004d62:	88fb      	ldrh	r3, [r7, #6]
 8004d64:	2b01      	cmp	r3, #1
 8004d66:	d105      	bne.n	8004d74 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004d68:	893b      	ldrh	r3, [r7, #8]
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	611a      	str	r2, [r3, #16]
 8004d72:	e021      	b.n	8004db8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004d74:	893b      	ldrh	r3, [r7, #8]
 8004d76:	0a1b      	lsrs	r3, r3, #8
 8004d78:	b29b      	uxth	r3, r3
 8004d7a:	b2da      	uxtb	r2, r3
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004d82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d84:	6a39      	ldr	r1, [r7, #32]
 8004d86:	68f8      	ldr	r0, [r7, #12]
 8004d88:	f000 f93e 	bl	8005008 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d8c:	4603      	mov	r3, r0
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d00d      	beq.n	8004dae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d96:	2b04      	cmp	r3, #4
 8004d98:	d107      	bne.n	8004daa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004da8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e050      	b.n	8004e50 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004dae:	893b      	ldrh	r3, [r7, #8]
 8004db0:	b2da      	uxtb	r2, r3
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004dba:	6a39      	ldr	r1, [r7, #32]
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f000 f923 	bl	8005008 <I2C_WaitOnTXEFlagUntilTimeout>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00d      	beq.n	8004de4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dcc:	2b04      	cmp	r3, #4
 8004dce:	d107      	bne.n	8004de0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dde:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e035      	b.n	8004e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004df2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004df6:	9300      	str	r3, [sp, #0]
 8004df8:	6a3b      	ldr	r3, [r7, #32]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004e00:	68f8      	ldr	r0, [r7, #12]
 8004e02:	f000 f82b 	bl	8004e5c <I2C_WaitOnFlagUntilTimeout>
 8004e06:	4603      	mov	r3, r0
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00d      	beq.n	8004e28 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e16:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e1a:	d103      	bne.n	8004e24 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004e1c:	68fb      	ldr	r3, [r7, #12]
 8004e1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004e22:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004e24:	2303      	movs	r3, #3
 8004e26:	e013      	b.n	8004e50 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004e28:	897b      	ldrh	r3, [r7, #10]
 8004e2a:	b2db      	uxtb	r3, r3
 8004e2c:	f043 0301 	orr.w	r3, r3, #1
 8004e30:	b2da      	uxtb	r2, r3
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e3a:	6a3a      	ldr	r2, [r7, #32]
 8004e3c:	4906      	ldr	r1, [pc, #24]	; (8004e58 <I2C_RequestMemoryRead+0x1cc>)
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f000 f863 	bl	8004f0a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d001      	beq.n	8004e4e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004e4a:	2301      	movs	r3, #1
 8004e4c:	e000      	b.n	8004e50 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004e4e:	2300      	movs	r3, #0
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3718      	adds	r7, #24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}
 8004e58:	00010002 	.word	0x00010002

08004e5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	b084      	sub	sp, #16
 8004e60:	af00      	add	r7, sp, #0
 8004e62:	60f8      	str	r0, [r7, #12]
 8004e64:	60b9      	str	r1, [r7, #8]
 8004e66:	603b      	str	r3, [r7, #0]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004e6c:	e025      	b.n	8004eba <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e74:	d021      	beq.n	8004eba <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e76:	f7fe fe75 	bl	8003b64 <HAL_GetTick>
 8004e7a:	4602      	mov	r2, r0
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	1ad3      	subs	r3, r2, r3
 8004e80:	683a      	ldr	r2, [r7, #0]
 8004e82:	429a      	cmp	r2, r3
 8004e84:	d302      	bcc.n	8004e8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d116      	bne.n	8004eba <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	2200      	movs	r2, #0
 8004e90:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	2220      	movs	r2, #32
 8004e96:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea6:	f043 0220 	orr.w	r2, r3, #32
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004eb6:	2301      	movs	r3, #1
 8004eb8:	e023      	b.n	8004f02 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	0c1b      	lsrs	r3, r3, #16
 8004ebe:	b2db      	uxtb	r3, r3
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d10d      	bne.n	8004ee0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	695b      	ldr	r3, [r3, #20]
 8004eca:	43da      	mvns	r2, r3
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	4013      	ands	r3, r2
 8004ed0:	b29b      	uxth	r3, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	bf0c      	ite	eq
 8004ed6:	2301      	moveq	r3, #1
 8004ed8:	2300      	movne	r3, #0
 8004eda:	b2db      	uxtb	r3, r3
 8004edc:	461a      	mov	r2, r3
 8004ede:	e00c      	b.n	8004efa <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	43da      	mvns	r2, r3
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	4013      	ands	r3, r2
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	bf0c      	ite	eq
 8004ef2:	2301      	moveq	r3, #1
 8004ef4:	2300      	movne	r3, #0
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	461a      	mov	r2, r3
 8004efa:	79fb      	ldrb	r3, [r7, #7]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d0b6      	beq.n	8004e6e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b084      	sub	sp, #16
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	60f8      	str	r0, [r7, #12]
 8004f12:	60b9      	str	r1, [r7, #8]
 8004f14:	607a      	str	r2, [r7, #4]
 8004f16:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004f18:	e051      	b.n	8004fbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	695b      	ldr	r3, [r3, #20]
 8004f20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f28:	d123      	bne.n	8004f72 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	681a      	ldr	r2, [r3, #0]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f38:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f42:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	2220      	movs	r2, #32
 8004f4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	2200      	movs	r2, #0
 8004f56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f5e:	f043 0204 	orr.w	r2, r3, #4
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	2200      	movs	r2, #0
 8004f6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	e046      	b.n	8005000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f78:	d021      	beq.n	8004fbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f7a:	f7fe fdf3 	bl	8003b64 <HAL_GetTick>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	1ad3      	subs	r3, r2, r3
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	429a      	cmp	r2, r3
 8004f88:	d302      	bcc.n	8004f90 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	d116      	bne.n	8004fbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	2220      	movs	r2, #32
 8004f9a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004faa:	f043 0220 	orr.w	r2, r3, #32
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	e020      	b.n	8005000 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	0c1b      	lsrs	r3, r3, #16
 8004fc2:	b2db      	uxtb	r3, r3
 8004fc4:	2b01      	cmp	r3, #1
 8004fc6:	d10c      	bne.n	8004fe2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	695b      	ldr	r3, [r3, #20]
 8004fce:	43da      	mvns	r2, r3
 8004fd0:	68bb      	ldr	r3, [r7, #8]
 8004fd2:	4013      	ands	r3, r2
 8004fd4:	b29b      	uxth	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	bf14      	ite	ne
 8004fda:	2301      	movne	r3, #1
 8004fdc:	2300      	moveq	r3, #0
 8004fde:	b2db      	uxtb	r3, r3
 8004fe0:	e00b      	b.n	8004ffa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	699b      	ldr	r3, [r3, #24]
 8004fe8:	43da      	mvns	r2, r3
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	4013      	ands	r3, r2
 8004fee:	b29b      	uxth	r3, r3
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	bf14      	ite	ne
 8004ff4:	2301      	movne	r3, #1
 8004ff6:	2300      	moveq	r3, #0
 8004ff8:	b2db      	uxtb	r3, r3
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d18d      	bne.n	8004f1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3710      	adds	r7, #16
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	60f8      	str	r0, [r7, #12]
 8005010:	60b9      	str	r1, [r7, #8]
 8005012:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005014:	e02d      	b.n	8005072 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005016:	68f8      	ldr	r0, [r7, #12]
 8005018:	f000 f8ce 	bl	80051b8 <I2C_IsAcknowledgeFailed>
 800501c:	4603      	mov	r3, r0
 800501e:	2b00      	cmp	r3, #0
 8005020:	d001      	beq.n	8005026 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005022:	2301      	movs	r3, #1
 8005024:	e02d      	b.n	8005082 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	f1b3 3fff 	cmp.w	r3, #4294967295
 800502c:	d021      	beq.n	8005072 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800502e:	f7fe fd99 	bl	8003b64 <HAL_GetTick>
 8005032:	4602      	mov	r2, r0
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	1ad3      	subs	r3, r2, r3
 8005038:	68ba      	ldr	r2, [r7, #8]
 800503a:	429a      	cmp	r2, r3
 800503c:	d302      	bcc.n	8005044 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800503e:	68bb      	ldr	r3, [r7, #8]
 8005040:	2b00      	cmp	r3, #0
 8005042:	d116      	bne.n	8005072 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	2200      	movs	r2, #0
 8005048:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	2220      	movs	r2, #32
 800504e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	2200      	movs	r2, #0
 8005056:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800505e:	f043 0220 	orr.w	r2, r3, #32
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	2200      	movs	r2, #0
 800506a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	e007      	b.n	8005082 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	695b      	ldr	r3, [r3, #20]
 8005078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800507c:	2b80      	cmp	r3, #128	; 0x80
 800507e:	d1ca      	bne.n	8005016 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005080:	2300      	movs	r3, #0
}
 8005082:	4618      	mov	r0, r3
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}

0800508a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800508a:	b580      	push	{r7, lr}
 800508c:	b084      	sub	sp, #16
 800508e:	af00      	add	r7, sp, #0
 8005090:	60f8      	str	r0, [r7, #12]
 8005092:	60b9      	str	r1, [r7, #8]
 8005094:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005096:	e02d      	b.n	80050f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005098:	68f8      	ldr	r0, [r7, #12]
 800509a:	f000 f88d 	bl	80051b8 <I2C_IsAcknowledgeFailed>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80050a4:	2301      	movs	r3, #1
 80050a6:	e02d      	b.n	8005104 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ae:	d021      	beq.n	80050f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b0:	f7fe fd58 	bl	8003b64 <HAL_GetTick>
 80050b4:	4602      	mov	r2, r0
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	1ad3      	subs	r3, r2, r3
 80050ba:	68ba      	ldr	r2, [r7, #8]
 80050bc:	429a      	cmp	r2, r3
 80050be:	d302      	bcc.n	80050c6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d116      	bne.n	80050f4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	2200      	movs	r2, #0
 80050ca:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80050cc:	68fb      	ldr	r3, [r7, #12]
 80050ce:	2220      	movs	r2, #32
 80050d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2200      	movs	r2, #0
 80050d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e0:	f043 0220 	orr.w	r2, r3, #32
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	2200      	movs	r2, #0
 80050ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80050f0:	2301      	movs	r3, #1
 80050f2:	e007      	b.n	8005104 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	695b      	ldr	r3, [r3, #20]
 80050fa:	f003 0304 	and.w	r3, r3, #4
 80050fe:	2b04      	cmp	r3, #4
 8005100:	d1ca      	bne.n	8005098 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005102:	2300      	movs	r3, #0
}
 8005104:	4618      	mov	r0, r3
 8005106:	3710      	adds	r7, #16
 8005108:	46bd      	mov	sp, r7
 800510a:	bd80      	pop	{r7, pc}

0800510c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b084      	sub	sp, #16
 8005110:	af00      	add	r7, sp, #0
 8005112:	60f8      	str	r0, [r7, #12]
 8005114:	60b9      	str	r1, [r7, #8]
 8005116:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005118:	e042      	b.n	80051a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	695b      	ldr	r3, [r3, #20]
 8005120:	f003 0310 	and.w	r3, r3, #16
 8005124:	2b10      	cmp	r3, #16
 8005126:	d119      	bne.n	800515c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f06f 0210 	mvn.w	r2, #16
 8005130:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	2200      	movs	r2, #0
 8005136:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	2220      	movs	r2, #32
 800513c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	2200      	movs	r2, #0
 8005144:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8005158:	2301      	movs	r3, #1
 800515a:	e029      	b.n	80051b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800515c:	f7fe fd02 	bl	8003b64 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	429a      	cmp	r2, r3
 800516a:	d302      	bcc.n	8005172 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	2b00      	cmp	r3, #0
 8005170:	d116      	bne.n	80051a0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	2220      	movs	r2, #32
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2200      	movs	r2, #0
 8005184:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800518c:	f043 0220 	orr.w	r2, r3, #32
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	2200      	movs	r2, #0
 8005198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800519c:	2301      	movs	r3, #1
 800519e:	e007      	b.n	80051b0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051aa:	2b40      	cmp	r3, #64	; 0x40
 80051ac:	d1b5      	bne.n	800511a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80051ae:	2300      	movs	r3, #0
}
 80051b0:	4618      	mov	r0, r3
 80051b2:	3710      	adds	r7, #16
 80051b4:	46bd      	mov	sp, r7
 80051b6:	bd80      	pop	{r7, pc}

080051b8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	695b      	ldr	r3, [r3, #20]
 80051c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051ca:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ce:	d11b      	bne.n	8005208 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051d8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	2200      	movs	r2, #0
 80051de:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2220      	movs	r2, #32
 80051e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2200      	movs	r2, #0
 80051ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f4:	f043 0204 	orr.w	r2, r3, #4
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2200      	movs	r2, #0
 8005200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005204:	2301      	movs	r3, #1
 8005206:	e000      	b.n	800520a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	370c      	adds	r7, #12
 800520e:	46bd      	mov	sp, r7
 8005210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005214:	4770      	bx	lr

08005216 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005216:	b480      	push	{r7}
 8005218:	b083      	sub	sp, #12
 800521a:	af00      	add	r7, sp, #0
 800521c:	6078      	str	r0, [r7, #4]
 800521e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005226:	b2db      	uxtb	r3, r3
 8005228:	2b20      	cmp	r3, #32
 800522a:	d129      	bne.n	8005280 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2224      	movs	r2, #36	; 0x24
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	681a      	ldr	r2, [r3, #0]
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f022 0201 	bic.w	r2, r2, #1
 8005242:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	f022 0210 	bic.w	r2, r2, #16
 8005252:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	683a      	ldr	r2, [r7, #0]
 8005260:	430a      	orrs	r2, r1
 8005262:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f042 0201 	orr.w	r2, r2, #1
 8005272:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2220      	movs	r2, #32
 8005278:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800527c:	2300      	movs	r3, #0
 800527e:	e000      	b.n	8005282 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8005280:	2302      	movs	r3, #2
  }
}
 8005282:	4618      	mov	r0, r3
 8005284:	370c      	adds	r7, #12
 8005286:	46bd      	mov	sp, r7
 8005288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528c:	4770      	bx	lr

0800528e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800528e:	b480      	push	{r7}
 8005290:	b085      	sub	sp, #20
 8005292:	af00      	add	r7, sp, #0
 8005294:	6078      	str	r0, [r7, #4]
 8005296:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005298:	2300      	movs	r3, #0
 800529a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052a2:	b2db      	uxtb	r3, r3
 80052a4:	2b20      	cmp	r3, #32
 80052a6:	d12a      	bne.n	80052fe <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2224      	movs	r2, #36	; 0x24
 80052ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	f022 0201 	bic.w	r2, r2, #1
 80052be:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c6:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80052c8:	89fb      	ldrh	r3, [r7, #14]
 80052ca:	f023 030f 	bic.w	r3, r3, #15
 80052ce:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	b29a      	uxth	r2, r3
 80052d4:	89fb      	ldrh	r3, [r7, #14]
 80052d6:	4313      	orrs	r3, r2
 80052d8:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	89fa      	ldrh	r2, [r7, #14]
 80052e0:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f042 0201 	orr.w	r2, r2, #1
 80052f0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	2220      	movs	r2, #32
 80052f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80052fa:	2300      	movs	r3, #0
 80052fc:	e000      	b.n	8005300 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80052fe:	2302      	movs	r3, #2
  }
}
 8005300:	4618      	mov	r0, r3
 8005302:	3714      	adds	r7, #20
 8005304:	46bd      	mov	sp, r7
 8005306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530a:	4770      	bx	lr

0800530c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800530c:	b580      	push	{r7, lr}
 800530e:	b082      	sub	sp, #8
 8005310:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8005312:	2300      	movs	r3, #0
 8005314:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8005316:	2300      	movs	r3, #0
 8005318:	603b      	str	r3, [r7, #0]
 800531a:	4b20      	ldr	r3, [pc, #128]	; (800539c <HAL_PWREx_EnableOverDrive+0x90>)
 800531c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800531e:	4a1f      	ldr	r2, [pc, #124]	; (800539c <HAL_PWREx_EnableOverDrive+0x90>)
 8005320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005324:	6413      	str	r3, [r2, #64]	; 0x40
 8005326:	4b1d      	ldr	r3, [pc, #116]	; (800539c <HAL_PWREx_EnableOverDrive+0x90>)
 8005328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800532a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800532e:	603b      	str	r3, [r7, #0]
 8005330:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8005332:	4b1b      	ldr	r3, [pc, #108]	; (80053a0 <HAL_PWREx_EnableOverDrive+0x94>)
 8005334:	2201      	movs	r2, #1
 8005336:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005338:	f7fe fc14 	bl	8003b64 <HAL_GetTick>
 800533c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800533e:	e009      	b.n	8005354 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005340:	f7fe fc10 	bl	8003b64 <HAL_GetTick>
 8005344:	4602      	mov	r2, r0
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	1ad3      	subs	r3, r2, r3
 800534a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800534e:	d901      	bls.n	8005354 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8005350:	2303      	movs	r3, #3
 8005352:	e01f      	b.n	8005394 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8005354:	4b13      	ldr	r3, [pc, #76]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005356:	685b      	ldr	r3, [r3, #4]
 8005358:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800535c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005360:	d1ee      	bne.n	8005340 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8005362:	4b11      	ldr	r3, [pc, #68]	; (80053a8 <HAL_PWREx_EnableOverDrive+0x9c>)
 8005364:	2201      	movs	r2, #1
 8005366:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005368:	f7fe fbfc 	bl	8003b64 <HAL_GetTick>
 800536c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800536e:	e009      	b.n	8005384 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8005370:	f7fe fbf8 	bl	8003b64 <HAL_GetTick>
 8005374:	4602      	mov	r2, r0
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800537e:	d901      	bls.n	8005384 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8005380:	2303      	movs	r3, #3
 8005382:	e007      	b.n	8005394 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8005384:	4b07      	ldr	r3, [pc, #28]	; (80053a4 <HAL_PWREx_EnableOverDrive+0x98>)
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800538c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005390:	d1ee      	bne.n	8005370 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}
 800539c:	40023800 	.word	0x40023800
 80053a0:	420e0040 	.word	0x420e0040
 80053a4:	40007000 	.word	0x40007000
 80053a8:	420e0044 	.word	0x420e0044

080053ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053ac:	b580      	push	{r7, lr}
 80053ae:	b086      	sub	sp, #24
 80053b0:	af00      	add	r7, sp, #0
 80053b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d101      	bne.n	80053be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053ba:	2301      	movs	r3, #1
 80053bc:	e267      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0301 	and.w	r3, r3, #1
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d075      	beq.n	80054b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053ca:	4b88      	ldr	r3, [pc, #544]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 030c 	and.w	r3, r3, #12
 80053d2:	2b04      	cmp	r3, #4
 80053d4:	d00c      	beq.n	80053f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053d6:	4b85      	ldr	r3, [pc, #532]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80053de:	2b08      	cmp	r3, #8
 80053e0:	d112      	bne.n	8005408 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80053e2:	4b82      	ldr	r3, [pc, #520]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80053ee:	d10b      	bne.n	8005408 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053f0:	4b7e      	ldr	r3, [pc, #504]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d05b      	beq.n	80054b4 <HAL_RCC_OscConfig+0x108>
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	685b      	ldr	r3, [r3, #4]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d157      	bne.n	80054b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005404:	2301      	movs	r3, #1
 8005406:	e242      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	685b      	ldr	r3, [r3, #4]
 800540c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005410:	d106      	bne.n	8005420 <HAL_RCC_OscConfig+0x74>
 8005412:	4b76      	ldr	r3, [pc, #472]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	4a75      	ldr	r2, [pc, #468]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800541c:	6013      	str	r3, [r2, #0]
 800541e:	e01d      	b.n	800545c <HAL_RCC_OscConfig+0xb0>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	685b      	ldr	r3, [r3, #4]
 8005424:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005428:	d10c      	bne.n	8005444 <HAL_RCC_OscConfig+0x98>
 800542a:	4b70      	ldr	r3, [pc, #448]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a6f      	ldr	r2, [pc, #444]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005430:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005434:	6013      	str	r3, [r2, #0]
 8005436:	4b6d      	ldr	r3, [pc, #436]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005438:	681b      	ldr	r3, [r3, #0]
 800543a:	4a6c      	ldr	r2, [pc, #432]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 800543c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005440:	6013      	str	r3, [r2, #0]
 8005442:	e00b      	b.n	800545c <HAL_RCC_OscConfig+0xb0>
 8005444:	4b69      	ldr	r3, [pc, #420]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	4a68      	ldr	r2, [pc, #416]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 800544a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800544e:	6013      	str	r3, [r2, #0]
 8005450:	4b66      	ldr	r3, [pc, #408]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	4a65      	ldr	r2, [pc, #404]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800545a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	685b      	ldr	r3, [r3, #4]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d013      	beq.n	800548c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005464:	f7fe fb7e 	bl	8003b64 <HAL_GetTick>
 8005468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800546a:	e008      	b.n	800547e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800546c:	f7fe fb7a 	bl	8003b64 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	2b64      	cmp	r3, #100	; 0x64
 8005478:	d901      	bls.n	800547e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800547a:	2303      	movs	r3, #3
 800547c:	e207      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800547e:	4b5b      	ldr	r3, [pc, #364]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005486:	2b00      	cmp	r3, #0
 8005488:	d0f0      	beq.n	800546c <HAL_RCC_OscConfig+0xc0>
 800548a:	e014      	b.n	80054b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800548c:	f7fe fb6a 	bl	8003b64 <HAL_GetTick>
 8005490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005492:	e008      	b.n	80054a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005494:	f7fe fb66 	bl	8003b64 <HAL_GetTick>
 8005498:	4602      	mov	r2, r0
 800549a:	693b      	ldr	r3, [r7, #16]
 800549c:	1ad3      	subs	r3, r2, r3
 800549e:	2b64      	cmp	r3, #100	; 0x64
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e1f3      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80054a6:	4b51      	ldr	r3, [pc, #324]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1f0      	bne.n	8005494 <HAL_RCC_OscConfig+0xe8>
 80054b2:	e000      	b.n	80054b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80054b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	f003 0302 	and.w	r3, r3, #2
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d063      	beq.n	800558a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054c2:	4b4a      	ldr	r3, [pc, #296]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80054c4:	689b      	ldr	r3, [r3, #8]
 80054c6:	f003 030c 	and.w	r3, r3, #12
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00b      	beq.n	80054e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054ce:	4b47      	ldr	r3, [pc, #284]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d11c      	bne.n	8005514 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80054da:	4b44      	ldr	r3, [pc, #272]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d116      	bne.n	8005514 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80054e6:	4b41      	ldr	r3, [pc, #260]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0302 	and.w	r3, r3, #2
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d005      	beq.n	80054fe <HAL_RCC_OscConfig+0x152>
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	68db      	ldr	r3, [r3, #12]
 80054f6:	2b01      	cmp	r3, #1
 80054f8:	d001      	beq.n	80054fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80054fa:	2301      	movs	r3, #1
 80054fc:	e1c7      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054fe:	4b3b      	ldr	r3, [pc, #236]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	691b      	ldr	r3, [r3, #16]
 800550a:	00db      	lsls	r3, r3, #3
 800550c:	4937      	ldr	r1, [pc, #220]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 800550e:	4313      	orrs	r3, r2
 8005510:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005512:	e03a      	b.n	800558a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	68db      	ldr	r3, [r3, #12]
 8005518:	2b00      	cmp	r3, #0
 800551a:	d020      	beq.n	800555e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800551c:	4b34      	ldr	r3, [pc, #208]	; (80055f0 <HAL_RCC_OscConfig+0x244>)
 800551e:	2201      	movs	r2, #1
 8005520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005522:	f7fe fb1f 	bl	8003b64 <HAL_GetTick>
 8005526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005528:	e008      	b.n	800553c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800552a:	f7fe fb1b 	bl	8003b64 <HAL_GetTick>
 800552e:	4602      	mov	r2, r0
 8005530:	693b      	ldr	r3, [r7, #16]
 8005532:	1ad3      	subs	r3, r2, r3
 8005534:	2b02      	cmp	r3, #2
 8005536:	d901      	bls.n	800553c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005538:	2303      	movs	r3, #3
 800553a:	e1a8      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800553c:	4b2b      	ldr	r3, [pc, #172]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f003 0302 	and.w	r3, r3, #2
 8005544:	2b00      	cmp	r3, #0
 8005546:	d0f0      	beq.n	800552a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005548:	4b28      	ldr	r3, [pc, #160]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	691b      	ldr	r3, [r3, #16]
 8005554:	00db      	lsls	r3, r3, #3
 8005556:	4925      	ldr	r1, [pc, #148]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005558:	4313      	orrs	r3, r2
 800555a:	600b      	str	r3, [r1, #0]
 800555c:	e015      	b.n	800558a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800555e:	4b24      	ldr	r3, [pc, #144]	; (80055f0 <HAL_RCC_OscConfig+0x244>)
 8005560:	2200      	movs	r2, #0
 8005562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005564:	f7fe fafe 	bl	8003b64 <HAL_GetTick>
 8005568:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800556a:	e008      	b.n	800557e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800556c:	f7fe fafa 	bl	8003b64 <HAL_GetTick>
 8005570:	4602      	mov	r2, r0
 8005572:	693b      	ldr	r3, [r7, #16]
 8005574:	1ad3      	subs	r3, r2, r3
 8005576:	2b02      	cmp	r3, #2
 8005578:	d901      	bls.n	800557e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800557a:	2303      	movs	r3, #3
 800557c:	e187      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800557e:	4b1b      	ldr	r3, [pc, #108]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0302 	and.w	r3, r3, #2
 8005586:	2b00      	cmp	r3, #0
 8005588:	d1f0      	bne.n	800556c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f003 0308 	and.w	r3, r3, #8
 8005592:	2b00      	cmp	r3, #0
 8005594:	d036      	beq.n	8005604 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	2b00      	cmp	r3, #0
 800559c:	d016      	beq.n	80055cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800559e:	4b15      	ldr	r3, [pc, #84]	; (80055f4 <HAL_RCC_OscConfig+0x248>)
 80055a0:	2201      	movs	r2, #1
 80055a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055a4:	f7fe fade 	bl	8003b64 <HAL_GetTick>
 80055a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055aa:	e008      	b.n	80055be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055ac:	f7fe fada 	bl	8003b64 <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	2b02      	cmp	r3, #2
 80055b8:	d901      	bls.n	80055be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e167      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80055be:	4b0b      	ldr	r3, [pc, #44]	; (80055ec <HAL_RCC_OscConfig+0x240>)
 80055c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055c2:	f003 0302 	and.w	r3, r3, #2
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d0f0      	beq.n	80055ac <HAL_RCC_OscConfig+0x200>
 80055ca:	e01b      	b.n	8005604 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80055cc:	4b09      	ldr	r3, [pc, #36]	; (80055f4 <HAL_RCC_OscConfig+0x248>)
 80055ce:	2200      	movs	r2, #0
 80055d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80055d2:	f7fe fac7 	bl	8003b64 <HAL_GetTick>
 80055d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055d8:	e00e      	b.n	80055f8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80055da:	f7fe fac3 	bl	8003b64 <HAL_GetTick>
 80055de:	4602      	mov	r2, r0
 80055e0:	693b      	ldr	r3, [r7, #16]
 80055e2:	1ad3      	subs	r3, r2, r3
 80055e4:	2b02      	cmp	r3, #2
 80055e6:	d907      	bls.n	80055f8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80055e8:	2303      	movs	r3, #3
 80055ea:	e150      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
 80055ec:	40023800 	.word	0x40023800
 80055f0:	42470000 	.word	0x42470000
 80055f4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80055f8:	4b88      	ldr	r3, [pc, #544]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80055fa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80055fc:	f003 0302 	and.w	r3, r3, #2
 8005600:	2b00      	cmp	r3, #0
 8005602:	d1ea      	bne.n	80055da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	f003 0304 	and.w	r3, r3, #4
 800560c:	2b00      	cmp	r3, #0
 800560e:	f000 8097 	beq.w	8005740 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005612:	2300      	movs	r3, #0
 8005614:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005616:	4b81      	ldr	r3, [pc, #516]	; (800581c <HAL_RCC_OscConfig+0x470>)
 8005618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800561a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800561e:	2b00      	cmp	r3, #0
 8005620:	d10f      	bne.n	8005642 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005622:	2300      	movs	r3, #0
 8005624:	60bb      	str	r3, [r7, #8]
 8005626:	4b7d      	ldr	r3, [pc, #500]	; (800581c <HAL_RCC_OscConfig+0x470>)
 8005628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800562a:	4a7c      	ldr	r2, [pc, #496]	; (800581c <HAL_RCC_OscConfig+0x470>)
 800562c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005630:	6413      	str	r3, [r2, #64]	; 0x40
 8005632:	4b7a      	ldr	r3, [pc, #488]	; (800581c <HAL_RCC_OscConfig+0x470>)
 8005634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800563a:	60bb      	str	r3, [r7, #8]
 800563c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800563e:	2301      	movs	r3, #1
 8005640:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005642:	4b77      	ldr	r3, [pc, #476]	; (8005820 <HAL_RCC_OscConfig+0x474>)
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800564a:	2b00      	cmp	r3, #0
 800564c:	d118      	bne.n	8005680 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800564e:	4b74      	ldr	r3, [pc, #464]	; (8005820 <HAL_RCC_OscConfig+0x474>)
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	4a73      	ldr	r2, [pc, #460]	; (8005820 <HAL_RCC_OscConfig+0x474>)
 8005654:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800565a:	f7fe fa83 	bl	8003b64 <HAL_GetTick>
 800565e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005660:	e008      	b.n	8005674 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005662:	f7fe fa7f 	bl	8003b64 <HAL_GetTick>
 8005666:	4602      	mov	r2, r0
 8005668:	693b      	ldr	r3, [r7, #16]
 800566a:	1ad3      	subs	r3, r2, r3
 800566c:	2b02      	cmp	r3, #2
 800566e:	d901      	bls.n	8005674 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005670:	2303      	movs	r3, #3
 8005672:	e10c      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005674:	4b6a      	ldr	r3, [pc, #424]	; (8005820 <HAL_RCC_OscConfig+0x474>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800567c:	2b00      	cmp	r3, #0
 800567e:	d0f0      	beq.n	8005662 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	689b      	ldr	r3, [r3, #8]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d106      	bne.n	8005696 <HAL_RCC_OscConfig+0x2ea>
 8005688:	4b64      	ldr	r3, [pc, #400]	; (800581c <HAL_RCC_OscConfig+0x470>)
 800568a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800568c:	4a63      	ldr	r2, [pc, #396]	; (800581c <HAL_RCC_OscConfig+0x470>)
 800568e:	f043 0301 	orr.w	r3, r3, #1
 8005692:	6713      	str	r3, [r2, #112]	; 0x70
 8005694:	e01c      	b.n	80056d0 <HAL_RCC_OscConfig+0x324>
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	689b      	ldr	r3, [r3, #8]
 800569a:	2b05      	cmp	r3, #5
 800569c:	d10c      	bne.n	80056b8 <HAL_RCC_OscConfig+0x30c>
 800569e:	4b5f      	ldr	r3, [pc, #380]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056a2:	4a5e      	ldr	r2, [pc, #376]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056a4:	f043 0304 	orr.w	r3, r3, #4
 80056a8:	6713      	str	r3, [r2, #112]	; 0x70
 80056aa:	4b5c      	ldr	r3, [pc, #368]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056ae:	4a5b      	ldr	r2, [pc, #364]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056b0:	f043 0301 	orr.w	r3, r3, #1
 80056b4:	6713      	str	r3, [r2, #112]	; 0x70
 80056b6:	e00b      	b.n	80056d0 <HAL_RCC_OscConfig+0x324>
 80056b8:	4b58      	ldr	r3, [pc, #352]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056bc:	4a57      	ldr	r2, [pc, #348]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056be:	f023 0301 	bic.w	r3, r3, #1
 80056c2:	6713      	str	r3, [r2, #112]	; 0x70
 80056c4:	4b55      	ldr	r3, [pc, #340]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056c8:	4a54      	ldr	r2, [pc, #336]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056ca:	f023 0304 	bic.w	r3, r3, #4
 80056ce:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	689b      	ldr	r3, [r3, #8]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d015      	beq.n	8005704 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80056d8:	f7fe fa44 	bl	8003b64 <HAL_GetTick>
 80056dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056de:	e00a      	b.n	80056f6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80056e0:	f7fe fa40 	bl	8003b64 <HAL_GetTick>
 80056e4:	4602      	mov	r2, r0
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80056ee:	4293      	cmp	r3, r2
 80056f0:	d901      	bls.n	80056f6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80056f2:	2303      	movs	r3, #3
 80056f4:	e0cb      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80056f6:	4b49      	ldr	r3, [pc, #292]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80056f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056fa:	f003 0302 	and.w	r3, r3, #2
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d0ee      	beq.n	80056e0 <HAL_RCC_OscConfig+0x334>
 8005702:	e014      	b.n	800572e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005704:	f7fe fa2e 	bl	8003b64 <HAL_GetTick>
 8005708:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800570a:	e00a      	b.n	8005722 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800570c:	f7fe fa2a 	bl	8003b64 <HAL_GetTick>
 8005710:	4602      	mov	r2, r0
 8005712:	693b      	ldr	r3, [r7, #16]
 8005714:	1ad3      	subs	r3, r2, r3
 8005716:	f241 3288 	movw	r2, #5000	; 0x1388
 800571a:	4293      	cmp	r3, r2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e0b5      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005722:	4b3e      	ldr	r3, [pc, #248]	; (800581c <HAL_RCC_OscConfig+0x470>)
 8005724:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	2b00      	cmp	r3, #0
 800572c:	d1ee      	bne.n	800570c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800572e:	7dfb      	ldrb	r3, [r7, #23]
 8005730:	2b01      	cmp	r3, #1
 8005732:	d105      	bne.n	8005740 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005734:	4b39      	ldr	r3, [pc, #228]	; (800581c <HAL_RCC_OscConfig+0x470>)
 8005736:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005738:	4a38      	ldr	r2, [pc, #224]	; (800581c <HAL_RCC_OscConfig+0x470>)
 800573a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800573e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	699b      	ldr	r3, [r3, #24]
 8005744:	2b00      	cmp	r3, #0
 8005746:	f000 80a1 	beq.w	800588c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800574a:	4b34      	ldr	r3, [pc, #208]	; (800581c <HAL_RCC_OscConfig+0x470>)
 800574c:	689b      	ldr	r3, [r3, #8]
 800574e:	f003 030c 	and.w	r3, r3, #12
 8005752:	2b08      	cmp	r3, #8
 8005754:	d05c      	beq.n	8005810 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	699b      	ldr	r3, [r3, #24]
 800575a:	2b02      	cmp	r3, #2
 800575c:	d141      	bne.n	80057e2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800575e:	4b31      	ldr	r3, [pc, #196]	; (8005824 <HAL_RCC_OscConfig+0x478>)
 8005760:	2200      	movs	r2, #0
 8005762:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005764:	f7fe f9fe 	bl	8003b64 <HAL_GetTick>
 8005768:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800576a:	e008      	b.n	800577e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800576c:	f7fe f9fa 	bl	8003b64 <HAL_GetTick>
 8005770:	4602      	mov	r2, r0
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	1ad3      	subs	r3, r2, r3
 8005776:	2b02      	cmp	r3, #2
 8005778:	d901      	bls.n	800577e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800577a:	2303      	movs	r3, #3
 800577c:	e087      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800577e:	4b27      	ldr	r3, [pc, #156]	; (800581c <HAL_RCC_OscConfig+0x470>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005786:	2b00      	cmp	r3, #0
 8005788:	d1f0      	bne.n	800576c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	69da      	ldr	r2, [r3, #28]
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	6a1b      	ldr	r3, [r3, #32]
 8005792:	431a      	orrs	r2, r3
 8005794:	687b      	ldr	r3, [r7, #4]
 8005796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005798:	019b      	lsls	r3, r3, #6
 800579a:	431a      	orrs	r2, r3
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057a0:	085b      	lsrs	r3, r3, #1
 80057a2:	3b01      	subs	r3, #1
 80057a4:	041b      	lsls	r3, r3, #16
 80057a6:	431a      	orrs	r2, r3
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057ac:	061b      	lsls	r3, r3, #24
 80057ae:	491b      	ldr	r1, [pc, #108]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80057b0:	4313      	orrs	r3, r2
 80057b2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057b4:	4b1b      	ldr	r3, [pc, #108]	; (8005824 <HAL_RCC_OscConfig+0x478>)
 80057b6:	2201      	movs	r2, #1
 80057b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057ba:	f7fe f9d3 	bl	8003b64 <HAL_GetTick>
 80057be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057c0:	e008      	b.n	80057d4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057c2:	f7fe f9cf 	bl	8003b64 <HAL_GetTick>
 80057c6:	4602      	mov	r2, r0
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	1ad3      	subs	r3, r2, r3
 80057cc:	2b02      	cmp	r3, #2
 80057ce:	d901      	bls.n	80057d4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80057d0:	2303      	movs	r3, #3
 80057d2:	e05c      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80057d4:	4b11      	ldr	r3, [pc, #68]	; (800581c <HAL_RCC_OscConfig+0x470>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d0f0      	beq.n	80057c2 <HAL_RCC_OscConfig+0x416>
 80057e0:	e054      	b.n	800588c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80057e2:	4b10      	ldr	r3, [pc, #64]	; (8005824 <HAL_RCC_OscConfig+0x478>)
 80057e4:	2200      	movs	r2, #0
 80057e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80057e8:	f7fe f9bc 	bl	8003b64 <HAL_GetTick>
 80057ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80057ee:	e008      	b.n	8005802 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80057f0:	f7fe f9b8 	bl	8003b64 <HAL_GetTick>
 80057f4:	4602      	mov	r2, r0
 80057f6:	693b      	ldr	r3, [r7, #16]
 80057f8:	1ad3      	subs	r3, r2, r3
 80057fa:	2b02      	cmp	r3, #2
 80057fc:	d901      	bls.n	8005802 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80057fe:	2303      	movs	r3, #3
 8005800:	e045      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005802:	4b06      	ldr	r3, [pc, #24]	; (800581c <HAL_RCC_OscConfig+0x470>)
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d1f0      	bne.n	80057f0 <HAL_RCC_OscConfig+0x444>
 800580e:	e03d      	b.n	800588c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	699b      	ldr	r3, [r3, #24]
 8005814:	2b01      	cmp	r3, #1
 8005816:	d107      	bne.n	8005828 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005818:	2301      	movs	r3, #1
 800581a:	e038      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
 800581c:	40023800 	.word	0x40023800
 8005820:	40007000 	.word	0x40007000
 8005824:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005828:	4b1b      	ldr	r3, [pc, #108]	; (8005898 <HAL_RCC_OscConfig+0x4ec>)
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	699b      	ldr	r3, [r3, #24]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d028      	beq.n	8005888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005840:	429a      	cmp	r2, r3
 8005842:	d121      	bne.n	8005888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800584e:	429a      	cmp	r2, r3
 8005850:	d11a      	bne.n	8005888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005852:	68fa      	ldr	r2, [r7, #12]
 8005854:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005858:	4013      	ands	r3, r2
 800585a:	687a      	ldr	r2, [r7, #4]
 800585c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800585e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005860:	4293      	cmp	r3, r2
 8005862:	d111      	bne.n	8005888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800586e:	085b      	lsrs	r3, r3, #1
 8005870:	3b01      	subs	r3, #1
 8005872:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005874:	429a      	cmp	r2, r3
 8005876:	d107      	bne.n	8005888 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005882:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005884:	429a      	cmp	r2, r3
 8005886:	d001      	beq.n	800588c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005888:	2301      	movs	r3, #1
 800588a:	e000      	b.n	800588e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800588c:	2300      	movs	r3, #0
}
 800588e:	4618      	mov	r0, r3
 8005890:	3718      	adds	r7, #24
 8005892:	46bd      	mov	sp, r7
 8005894:	bd80      	pop	{r7, pc}
 8005896:	bf00      	nop
 8005898:	40023800 	.word	0x40023800

0800589c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800589c:	b580      	push	{r7, lr}
 800589e:	b084      	sub	sp, #16
 80058a0:	af00      	add	r7, sp, #0
 80058a2:	6078      	str	r0, [r7, #4]
 80058a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d101      	bne.n	80058b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80058ac:	2301      	movs	r3, #1
 80058ae:	e0cc      	b.n	8005a4a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80058b0:	4b68      	ldr	r3, [pc, #416]	; (8005a54 <HAL_RCC_ClockConfig+0x1b8>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f003 030f 	and.w	r3, r3, #15
 80058b8:	683a      	ldr	r2, [r7, #0]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d90c      	bls.n	80058d8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058be:	4b65      	ldr	r3, [pc, #404]	; (8005a54 <HAL_RCC_ClockConfig+0x1b8>)
 80058c0:	683a      	ldr	r2, [r7, #0]
 80058c2:	b2d2      	uxtb	r2, r2
 80058c4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058c6:	4b63      	ldr	r3, [pc, #396]	; (8005a54 <HAL_RCC_ClockConfig+0x1b8>)
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f003 030f 	and.w	r3, r3, #15
 80058ce:	683a      	ldr	r2, [r7, #0]
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d001      	beq.n	80058d8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e0b8      	b.n	8005a4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f003 0302 	and.w	r3, r3, #2
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d020      	beq.n	8005926 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f003 0304 	and.w	r3, r3, #4
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d005      	beq.n	80058fc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80058f0:	4b59      	ldr	r3, [pc, #356]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 80058f2:	689b      	ldr	r3, [r3, #8]
 80058f4:	4a58      	ldr	r2, [pc, #352]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 80058f6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80058fa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f003 0308 	and.w	r3, r3, #8
 8005904:	2b00      	cmp	r3, #0
 8005906:	d005      	beq.n	8005914 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005908:	4b53      	ldr	r3, [pc, #332]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 800590a:	689b      	ldr	r3, [r3, #8]
 800590c:	4a52      	ldr	r2, [pc, #328]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 800590e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005912:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005914:	4b50      	ldr	r3, [pc, #320]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 8005916:	689b      	ldr	r3, [r3, #8]
 8005918:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	689b      	ldr	r3, [r3, #8]
 8005920:	494d      	ldr	r1, [pc, #308]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 8005922:	4313      	orrs	r3, r2
 8005924:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f003 0301 	and.w	r3, r3, #1
 800592e:	2b00      	cmp	r3, #0
 8005930:	d044      	beq.n	80059bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	685b      	ldr	r3, [r3, #4]
 8005936:	2b01      	cmp	r3, #1
 8005938:	d107      	bne.n	800594a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800593a:	4b47      	ldr	r3, [pc, #284]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005942:	2b00      	cmp	r3, #0
 8005944:	d119      	bne.n	800597a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005946:	2301      	movs	r3, #1
 8005948:	e07f      	b.n	8005a4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	2b02      	cmp	r3, #2
 8005950:	d003      	beq.n	800595a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005956:	2b03      	cmp	r3, #3
 8005958:	d107      	bne.n	800596a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800595a:	4b3f      	ldr	r3, [pc, #252]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d109      	bne.n	800597a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005966:	2301      	movs	r3, #1
 8005968:	e06f      	b.n	8005a4a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800596a:	4b3b      	ldr	r3, [pc, #236]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f003 0302 	and.w	r3, r3, #2
 8005972:	2b00      	cmp	r3, #0
 8005974:	d101      	bne.n	800597a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005976:	2301      	movs	r3, #1
 8005978:	e067      	b.n	8005a4a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800597a:	4b37      	ldr	r3, [pc, #220]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 800597c:	689b      	ldr	r3, [r3, #8]
 800597e:	f023 0203 	bic.w	r2, r3, #3
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	685b      	ldr	r3, [r3, #4]
 8005986:	4934      	ldr	r1, [pc, #208]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 8005988:	4313      	orrs	r3, r2
 800598a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800598c:	f7fe f8ea 	bl	8003b64 <HAL_GetTick>
 8005990:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005992:	e00a      	b.n	80059aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005994:	f7fe f8e6 	bl	8003b64 <HAL_GetTick>
 8005998:	4602      	mov	r2, r0
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	1ad3      	subs	r3, r2, r3
 800599e:	f241 3288 	movw	r2, #5000	; 0x1388
 80059a2:	4293      	cmp	r3, r2
 80059a4:	d901      	bls.n	80059aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80059a6:	2303      	movs	r3, #3
 80059a8:	e04f      	b.n	8005a4a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80059aa:	4b2b      	ldr	r3, [pc, #172]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 80059ac:	689b      	ldr	r3, [r3, #8]
 80059ae:	f003 020c 	and.w	r2, r3, #12
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	685b      	ldr	r3, [r3, #4]
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	429a      	cmp	r2, r3
 80059ba:	d1eb      	bne.n	8005994 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80059bc:	4b25      	ldr	r3, [pc, #148]	; (8005a54 <HAL_RCC_ClockConfig+0x1b8>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 030f 	and.w	r3, r3, #15
 80059c4:	683a      	ldr	r2, [r7, #0]
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d20c      	bcs.n	80059e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80059ca:	4b22      	ldr	r3, [pc, #136]	; (8005a54 <HAL_RCC_ClockConfig+0x1b8>)
 80059cc:	683a      	ldr	r2, [r7, #0]
 80059ce:	b2d2      	uxtb	r2, r2
 80059d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80059d2:	4b20      	ldr	r3, [pc, #128]	; (8005a54 <HAL_RCC_ClockConfig+0x1b8>)
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	683a      	ldr	r2, [r7, #0]
 80059dc:	429a      	cmp	r2, r3
 80059de:	d001      	beq.n	80059e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80059e0:	2301      	movs	r3, #1
 80059e2:	e032      	b.n	8005a4a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f003 0304 	and.w	r3, r3, #4
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d008      	beq.n	8005a02 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80059f0:	4b19      	ldr	r3, [pc, #100]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 80059f2:	689b      	ldr	r3, [r3, #8]
 80059f4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	68db      	ldr	r3, [r3, #12]
 80059fc:	4916      	ldr	r1, [pc, #88]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 80059fe:	4313      	orrs	r3, r2
 8005a00:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f003 0308 	and.w	r3, r3, #8
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d009      	beq.n	8005a22 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005a0e:	4b12      	ldr	r3, [pc, #72]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	691b      	ldr	r3, [r3, #16]
 8005a1a:	00db      	lsls	r3, r3, #3
 8005a1c:	490e      	ldr	r1, [pc, #56]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005a22:	f000 f821 	bl	8005a68 <HAL_RCC_GetSysClockFreq>
 8005a26:	4602      	mov	r2, r0
 8005a28:	4b0b      	ldr	r3, [pc, #44]	; (8005a58 <HAL_RCC_ClockConfig+0x1bc>)
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	091b      	lsrs	r3, r3, #4
 8005a2e:	f003 030f 	and.w	r3, r3, #15
 8005a32:	490a      	ldr	r1, [pc, #40]	; (8005a5c <HAL_RCC_ClockConfig+0x1c0>)
 8005a34:	5ccb      	ldrb	r3, [r1, r3]
 8005a36:	fa22 f303 	lsr.w	r3, r2, r3
 8005a3a:	4a09      	ldr	r2, [pc, #36]	; (8005a60 <HAL_RCC_ClockConfig+0x1c4>)
 8005a3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005a3e:	4b09      	ldr	r3, [pc, #36]	; (8005a64 <HAL_RCC_ClockConfig+0x1c8>)
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7fe f84a 	bl	8003adc <HAL_InitTick>

  return HAL_OK;
 8005a48:	2300      	movs	r3, #0
}
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	3710      	adds	r7, #16
 8005a4e:	46bd      	mov	sp, r7
 8005a50:	bd80      	pop	{r7, pc}
 8005a52:	bf00      	nop
 8005a54:	40023c00 	.word	0x40023c00
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	0800e8e8 	.word	0x0800e8e8
 8005a60:	20000000 	.word	0x20000000
 8005a64:	20000004 	.word	0x20000004

08005a68 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005a68:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005a6c:	b090      	sub	sp, #64	; 0x40
 8005a6e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005a70:	2300      	movs	r3, #0
 8005a72:	637b      	str	r3, [r7, #52]	; 0x34
 8005a74:	2300      	movs	r3, #0
 8005a76:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005a78:	2300      	movs	r3, #0
 8005a7a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005a80:	4b59      	ldr	r3, [pc, #356]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005a82:	689b      	ldr	r3, [r3, #8]
 8005a84:	f003 030c 	and.w	r3, r3, #12
 8005a88:	2b08      	cmp	r3, #8
 8005a8a:	d00d      	beq.n	8005aa8 <HAL_RCC_GetSysClockFreq+0x40>
 8005a8c:	2b08      	cmp	r3, #8
 8005a8e:	f200 80a1 	bhi.w	8005bd4 <HAL_RCC_GetSysClockFreq+0x16c>
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <HAL_RCC_GetSysClockFreq+0x34>
 8005a96:	2b04      	cmp	r3, #4
 8005a98:	d003      	beq.n	8005aa2 <HAL_RCC_GetSysClockFreq+0x3a>
 8005a9a:	e09b      	b.n	8005bd4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005a9c:	4b53      	ldr	r3, [pc, #332]	; (8005bec <HAL_RCC_GetSysClockFreq+0x184>)
 8005a9e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005aa0:	e09b      	b.n	8005bda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005aa2:	4b53      	ldr	r3, [pc, #332]	; (8005bf0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005aa4:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005aa6:	e098      	b.n	8005bda <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005aa8:	4b4f      	ldr	r3, [pc, #316]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005aaa:	685b      	ldr	r3, [r3, #4]
 8005aac:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005ab0:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005ab2:	4b4d      	ldr	r3, [pc, #308]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ab4:	685b      	ldr	r3, [r3, #4]
 8005ab6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d028      	beq.n	8005b10 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005abe:	4b4a      	ldr	r3, [pc, #296]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	099b      	lsrs	r3, r3, #6
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	623b      	str	r3, [r7, #32]
 8005ac8:	627a      	str	r2, [r7, #36]	; 0x24
 8005aca:	6a3b      	ldr	r3, [r7, #32]
 8005acc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	4b47      	ldr	r3, [pc, #284]	; (8005bf0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ad4:	fb03 f201 	mul.w	r2, r3, r1
 8005ad8:	2300      	movs	r3, #0
 8005ada:	fb00 f303 	mul.w	r3, r0, r3
 8005ade:	4413      	add	r3, r2
 8005ae0:	4a43      	ldr	r2, [pc, #268]	; (8005bf0 <HAL_RCC_GetSysClockFreq+0x188>)
 8005ae2:	fba0 1202 	umull	r1, r2, r0, r2
 8005ae6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005ae8:	460a      	mov	r2, r1
 8005aea:	62ba      	str	r2, [r7, #40]	; 0x28
 8005aec:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005aee:	4413      	add	r3, r2
 8005af0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005af2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005af4:	2200      	movs	r2, #0
 8005af6:	61bb      	str	r3, [r7, #24]
 8005af8:	61fa      	str	r2, [r7, #28]
 8005afa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005afe:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005b02:	f7fb f8d1 	bl	8000ca8 <__aeabi_uldivmod>
 8005b06:	4602      	mov	r2, r0
 8005b08:	460b      	mov	r3, r1
 8005b0a:	4613      	mov	r3, r2
 8005b0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005b0e:	e053      	b.n	8005bb8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005b10:	4b35      	ldr	r3, [pc, #212]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005b12:	685b      	ldr	r3, [r3, #4]
 8005b14:	099b      	lsrs	r3, r3, #6
 8005b16:	2200      	movs	r2, #0
 8005b18:	613b      	str	r3, [r7, #16]
 8005b1a:	617a      	str	r2, [r7, #20]
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005b22:	f04f 0b00 	mov.w	fp, #0
 8005b26:	4652      	mov	r2, sl
 8005b28:	465b      	mov	r3, fp
 8005b2a:	f04f 0000 	mov.w	r0, #0
 8005b2e:	f04f 0100 	mov.w	r1, #0
 8005b32:	0159      	lsls	r1, r3, #5
 8005b34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005b38:	0150      	lsls	r0, r2, #5
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	ebb2 080a 	subs.w	r8, r2, sl
 8005b42:	eb63 090b 	sbc.w	r9, r3, fp
 8005b46:	f04f 0200 	mov.w	r2, #0
 8005b4a:	f04f 0300 	mov.w	r3, #0
 8005b4e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005b52:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005b56:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005b5a:	ebb2 0408 	subs.w	r4, r2, r8
 8005b5e:	eb63 0509 	sbc.w	r5, r3, r9
 8005b62:	f04f 0200 	mov.w	r2, #0
 8005b66:	f04f 0300 	mov.w	r3, #0
 8005b6a:	00eb      	lsls	r3, r5, #3
 8005b6c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b70:	00e2      	lsls	r2, r4, #3
 8005b72:	4614      	mov	r4, r2
 8005b74:	461d      	mov	r5, r3
 8005b76:	eb14 030a 	adds.w	r3, r4, sl
 8005b7a:	603b      	str	r3, [r7, #0]
 8005b7c:	eb45 030b 	adc.w	r3, r5, fp
 8005b80:	607b      	str	r3, [r7, #4]
 8005b82:	f04f 0200 	mov.w	r2, #0
 8005b86:	f04f 0300 	mov.w	r3, #0
 8005b8a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b8e:	4629      	mov	r1, r5
 8005b90:	028b      	lsls	r3, r1, #10
 8005b92:	4621      	mov	r1, r4
 8005b94:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b98:	4621      	mov	r1, r4
 8005b9a:	028a      	lsls	r2, r1, #10
 8005b9c:	4610      	mov	r0, r2
 8005b9e:	4619      	mov	r1, r3
 8005ba0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	60bb      	str	r3, [r7, #8]
 8005ba6:	60fa      	str	r2, [r7, #12]
 8005ba8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005bac:	f7fb f87c 	bl	8000ca8 <__aeabi_uldivmod>
 8005bb0:	4602      	mov	r2, r0
 8005bb2:	460b      	mov	r3, r1
 8005bb4:	4613      	mov	r3, r2
 8005bb6:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005bb8:	4b0b      	ldr	r3, [pc, #44]	; (8005be8 <HAL_RCC_GetSysClockFreq+0x180>)
 8005bba:	685b      	ldr	r3, [r3, #4]
 8005bbc:	0c1b      	lsrs	r3, r3, #16
 8005bbe:	f003 0303 	and.w	r3, r3, #3
 8005bc2:	3301      	adds	r3, #1
 8005bc4:	005b      	lsls	r3, r3, #1
 8005bc6:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005bc8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005bca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bcc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005bd0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005bd2:	e002      	b.n	8005bda <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005bd4:	4b05      	ldr	r3, [pc, #20]	; (8005bec <HAL_RCC_GetSysClockFreq+0x184>)
 8005bd6:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005bd8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	3740      	adds	r7, #64	; 0x40
 8005be0:	46bd      	mov	sp, r7
 8005be2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005be6:	bf00      	nop
 8005be8:	40023800 	.word	0x40023800
 8005bec:	00f42400 	.word	0x00f42400
 8005bf0:	017d7840 	.word	0x017d7840

08005bf4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005bf4:	b480      	push	{r7}
 8005bf6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005bf8:	4b03      	ldr	r3, [pc, #12]	; (8005c08 <HAL_RCC_GetHCLKFreq+0x14>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
}
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c04:	4770      	bx	lr
 8005c06:	bf00      	nop
 8005c08:	20000000 	.word	0x20000000

08005c0c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005c0c:	b580      	push	{r7, lr}
 8005c0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005c10:	f7ff fff0 	bl	8005bf4 <HAL_RCC_GetHCLKFreq>
 8005c14:	4602      	mov	r2, r0
 8005c16:	4b05      	ldr	r3, [pc, #20]	; (8005c2c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	0a9b      	lsrs	r3, r3, #10
 8005c1c:	f003 0307 	and.w	r3, r3, #7
 8005c20:	4903      	ldr	r1, [pc, #12]	; (8005c30 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005c22:	5ccb      	ldrb	r3, [r1, r3]
 8005c24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c28:	4618      	mov	r0, r3
 8005c2a:	bd80      	pop	{r7, pc}
 8005c2c:	40023800 	.word	0x40023800
 8005c30:	0800e8f8 	.word	0x0800e8f8

08005c34 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005c38:	f7ff ffdc 	bl	8005bf4 <HAL_RCC_GetHCLKFreq>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	4b05      	ldr	r3, [pc, #20]	; (8005c54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005c40:	689b      	ldr	r3, [r3, #8]
 8005c42:	0b5b      	lsrs	r3, r3, #13
 8005c44:	f003 0307 	and.w	r3, r3, #7
 8005c48:	4903      	ldr	r1, [pc, #12]	; (8005c58 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005c4a:	5ccb      	ldrb	r3, [r1, r3]
 8005c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	bd80      	pop	{r7, pc}
 8005c54:	40023800 	.word	0x40023800
 8005c58:	0800e8f8 	.word	0x0800e8f8

08005c5c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c5c:	b580      	push	{r7, lr}
 8005c5e:	b086      	sub	sp, #24
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005c64:	2300      	movs	r3, #0
 8005c66:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005c68:	2300      	movs	r3, #0
 8005c6a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f003 0301 	and.w	r3, r3, #1
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d10b      	bne.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d105      	bne.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d075      	beq.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005c90:	4b91      	ldr	r3, [pc, #580]	; (8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005c92:	2200      	movs	r2, #0
 8005c94:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005c96:	f7fd ff65 	bl	8003b64 <HAL_GetTick>
 8005c9a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005c9c:	e008      	b.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005c9e:	f7fd ff61 	bl	8003b64 <HAL_GetTick>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	697b      	ldr	r3, [r7, #20]
 8005ca6:	1ad3      	subs	r3, r2, r3
 8005ca8:	2b02      	cmp	r3, #2
 8005caa:	d901      	bls.n	8005cb0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005cac:	2303      	movs	r3, #3
 8005cae:	e189      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005cb0:	4b8a      	ldr	r3, [pc, #552]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d1f0      	bne.n	8005c9e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0301 	and.w	r3, r3, #1
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d009      	beq.n	8005cdc <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	685b      	ldr	r3, [r3, #4]
 8005ccc:	019a      	lsls	r2, r3, #6
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	071b      	lsls	r3, r3, #28
 8005cd4:	4981      	ldr	r1, [pc, #516]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	f003 0302 	and.w	r3, r3, #2
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d01f      	beq.n	8005d28 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8005ce8:	4b7c      	ldr	r3, [pc, #496]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005cea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005cee:	0f1b      	lsrs	r3, r3, #28
 8005cf0:	f003 0307 	and.w	r3, r3, #7
 8005cf4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	685b      	ldr	r3, [r3, #4]
 8005cfa:	019a      	lsls	r2, r3, #6
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	061b      	lsls	r3, r3, #24
 8005d02:	431a      	orrs	r2, r3
 8005d04:	693b      	ldr	r3, [r7, #16]
 8005d06:	071b      	lsls	r3, r3, #28
 8005d08:	4974      	ldr	r1, [pc, #464]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d0a:	4313      	orrs	r3, r2
 8005d0c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8005d10:	4b72      	ldr	r3, [pc, #456]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005d16:	f023 021f 	bic.w	r2, r3, #31
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	69db      	ldr	r3, [r3, #28]
 8005d1e:	3b01      	subs	r3, #1
 8005d20:	496e      	ldr	r1, [pc, #440]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d22:	4313      	orrs	r3, r2
 8005d24:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d00d      	beq.n	8005d50 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	685b      	ldr	r3, [r3, #4]
 8005d38:	019a      	lsls	r2, r3, #6
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	68db      	ldr	r3, [r3, #12]
 8005d3e:	061b      	lsls	r3, r3, #24
 8005d40:	431a      	orrs	r2, r3
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	689b      	ldr	r3, [r3, #8]
 8005d46:	071b      	lsls	r3, r3, #28
 8005d48:	4964      	ldr	r1, [pc, #400]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005d50:	4b61      	ldr	r3, [pc, #388]	; (8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8005d52:	2201      	movs	r2, #1
 8005d54:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d56:	f7fd ff05 	bl	8003b64 <HAL_GetTick>
 8005d5a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d5c:	e008      	b.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005d5e:	f7fd ff01 	bl	8003b64 <HAL_GetTick>
 8005d62:	4602      	mov	r2, r0
 8005d64:	697b      	ldr	r3, [r7, #20]
 8005d66:	1ad3      	subs	r3, r2, r3
 8005d68:	2b02      	cmp	r3, #2
 8005d6a:	d901      	bls.n	8005d70 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	e129      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005d70:	4b5a      	ldr	r3, [pc, #360]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d0f0      	beq.n	8005d5e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0304 	and.w	r3, r3, #4
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d105      	bne.n	8005d94 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d079      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8005d94:	4b52      	ldr	r3, [pc, #328]	; (8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005d9a:	f7fd fee3 	bl	8003b64 <HAL_GetTick>
 8005d9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005da0:	e008      	b.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005da2:	f7fd fedf 	bl	8003b64 <HAL_GetTick>
 8005da6:	4602      	mov	r2, r0
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	1ad3      	subs	r3, r2, r3
 8005dac:	2b02      	cmp	r3, #2
 8005dae:	d901      	bls.n	8005db4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005db0:	2303      	movs	r3, #3
 8005db2:	e107      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8005db4:	4b49      	ldr	r3, [pc, #292]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005dbc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005dc0:	d0ef      	beq.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 0304 	and.w	r3, r3, #4
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d020      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8005dce:	4b43      	ldr	r3, [pc, #268]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005dd0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dd4:	0f1b      	lsrs	r3, r3, #28
 8005dd6:	f003 0307 	and.w	r3, r3, #7
 8005dda:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	691b      	ldr	r3, [r3, #16]
 8005de0:	019a      	lsls	r2, r3, #6
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	695b      	ldr	r3, [r3, #20]
 8005de6:	061b      	lsls	r3, r3, #24
 8005de8:	431a      	orrs	r2, r3
 8005dea:	693b      	ldr	r3, [r7, #16]
 8005dec:	071b      	lsls	r3, r3, #28
 8005dee:	493b      	ldr	r1, [pc, #236]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005df0:	4313      	orrs	r3, r2
 8005df2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8005df6:	4b39      	ldr	r3, [pc, #228]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005df8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005dfc:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	6a1b      	ldr	r3, [r3, #32]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	021b      	lsls	r3, r3, #8
 8005e08:	4934      	ldr	r1, [pc, #208]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f003 0308 	and.w	r3, r3, #8
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d01e      	beq.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8005e1c:	4b2f      	ldr	r3, [pc, #188]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e22:	0e1b      	lsrs	r3, r3, #24
 8005e24:	f003 030f 	and.w	r3, r3, #15
 8005e28:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	691b      	ldr	r3, [r3, #16]
 8005e2e:	019a      	lsls	r2, r3, #6
 8005e30:	693b      	ldr	r3, [r7, #16]
 8005e32:	061b      	lsls	r3, r3, #24
 8005e34:	431a      	orrs	r2, r3
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	699b      	ldr	r3, [r3, #24]
 8005e3a:	071b      	lsls	r3, r3, #28
 8005e3c:	4927      	ldr	r1, [pc, #156]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8005e44:	4b25      	ldr	r3, [pc, #148]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e46:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005e4a:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e52:	4922      	ldr	r1, [pc, #136]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e54:	4313      	orrs	r3, r2
 8005e56:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8005e5a:	4b21      	ldr	r3, [pc, #132]	; (8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e60:	f7fd fe80 	bl	8003b64 <HAL_GetTick>
 8005e64:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e66:	e008      	b.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8005e68:	f7fd fe7c 	bl	8003b64 <HAL_GetTick>
 8005e6c:	4602      	mov	r2, r0
 8005e6e:	697b      	ldr	r3, [r7, #20]
 8005e70:	1ad3      	subs	r3, r2, r3
 8005e72:	2b02      	cmp	r3, #2
 8005e74:	d901      	bls.n	8005e7a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e76:	2303      	movs	r3, #3
 8005e78:	e0a4      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8005e7a:	4b18      	ldr	r3, [pc, #96]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005e82:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005e86:	d1ef      	bne.n	8005e68 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	f003 0320 	and.w	r3, r3, #32
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f000 808b 	beq.w	8005fac <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005e96:	2300      	movs	r3, #0
 8005e98:	60fb      	str	r3, [r7, #12]
 8005e9a:	4b10      	ldr	r3, [pc, #64]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005e9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e9e:	4a0f      	ldr	r2, [pc, #60]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ea0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ea4:	6413      	str	r3, [r2, #64]	; 0x40
 8005ea6:	4b0d      	ldr	r3, [pc, #52]	; (8005edc <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8005ea8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eaa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005eae:	60fb      	str	r3, [r7, #12]
 8005eb0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005eb2:	4b0c      	ldr	r3, [pc, #48]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	4a0b      	ldr	r2, [pc, #44]	; (8005ee4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8005eb8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ebc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ebe:	f7fd fe51 	bl	8003b64 <HAL_GetTick>
 8005ec2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ec4:	e010      	b.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005ec6:	f7fd fe4d 	bl	8003b64 <HAL_GetTick>
 8005eca:	4602      	mov	r2, r0
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	1ad3      	subs	r3, r2, r3
 8005ed0:	2b02      	cmp	r3, #2
 8005ed2:	d909      	bls.n	8005ee8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8005ed4:	2303      	movs	r3, #3
 8005ed6:	e075      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8005ed8:	42470068 	.word	0x42470068
 8005edc:	40023800 	.word	0x40023800
 8005ee0:	42470070 	.word	0x42470070
 8005ee4:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005ee8:	4b38      	ldr	r3, [pc, #224]	; (8005fcc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d0e8      	beq.n	8005ec6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005ef4:	4b36      	ldr	r3, [pc, #216]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ef8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005efc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005efe:	693b      	ldr	r3, [r7, #16]
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d02f      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f08:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f0c:	693a      	ldr	r2, [r7, #16]
 8005f0e:	429a      	cmp	r2, r3
 8005f10:	d028      	beq.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f12:	4b2f      	ldr	r3, [pc, #188]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f1a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f1c:	4b2d      	ldr	r3, [pc, #180]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005f1e:	2201      	movs	r2, #1
 8005f20:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f22:	4b2c      	ldr	r3, [pc, #176]	; (8005fd4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8005f24:	2200      	movs	r2, #0
 8005f26:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005f28:	4a29      	ldr	r2, [pc, #164]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f2e:	4b28      	ldr	r3, [pc, #160]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f32:	f003 0301 	and.w	r3, r3, #1
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	d114      	bne.n	8005f64 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005f3a:	f7fd fe13 	bl	8003b64 <HAL_GetTick>
 8005f3e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f40:	e00a      	b.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f42:	f7fd fe0f 	bl	8003b64 <HAL_GetTick>
 8005f46:	4602      	mov	r2, r0
 8005f48:	697b      	ldr	r3, [r7, #20]
 8005f4a:	1ad3      	subs	r3, r2, r3
 8005f4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d901      	bls.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8005f54:	2303      	movs	r3, #3
 8005f56:	e035      	b.n	8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f58:	4b1d      	ldr	r3, [pc, #116]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f5a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f5c:	f003 0302 	and.w	r3, r3, #2
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d0ee      	beq.n	8005f42 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f68:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f6c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f70:	d10d      	bne.n	8005f8e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8005f72:	4b17      	ldr	r3, [pc, #92]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f7e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005f82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f86:	4912      	ldr	r1, [pc, #72]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f88:	4313      	orrs	r3, r2
 8005f8a:	608b      	str	r3, [r1, #8]
 8005f8c:	e005      	b.n	8005f9a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8005f8e:	4b10      	ldr	r3, [pc, #64]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f90:	689b      	ldr	r3, [r3, #8]
 8005f92:	4a0f      	ldr	r2, [pc, #60]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f94:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005f98:	6093      	str	r3, [r2, #8]
 8005f9a:	4b0d      	ldr	r3, [pc, #52]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005f9c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fa6:	490a      	ldr	r1, [pc, #40]	; (8005fd0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8005fa8:	4313      	orrs	r3, r2
 8005faa:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f003 0310 	and.w	r3, r3, #16
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d004      	beq.n	8005fc2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8005fbe:	4b06      	ldr	r3, [pc, #24]	; (8005fd8 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8005fc0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8005fc2:	2300      	movs	r3, #0
}
 8005fc4:	4618      	mov	r0, r3
 8005fc6:	3718      	adds	r7, #24
 8005fc8:	46bd      	mov	sp, r7
 8005fca:	bd80      	pop	{r7, pc}
 8005fcc:	40007000 	.word	0x40007000
 8005fd0:	40023800 	.word	0x40023800
 8005fd4:	42470e40 	.word	0x42470e40
 8005fd8:	424711e0 	.word	0x424711e0

08005fdc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005fdc:	b580      	push	{r7, lr}
 8005fde:	b084      	sub	sp, #16
 8005fe0:	af00      	add	r7, sp, #0
 8005fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d101      	bne.n	8005ff2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	e066      	b.n	80060c0 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	7f5b      	ldrb	r3, [r3, #29]
 8005ff6:	b2db      	uxtb	r3, r3
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d105      	bne.n	8006008 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2200      	movs	r2, #0
 8006000:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f7fc fd6c 	bl	8002ae0 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	2202      	movs	r2, #2
 800600c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	22ca      	movs	r2, #202	; 0xca
 8006014:	625a      	str	r2, [r3, #36]	; 0x24
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	2253      	movs	r2, #83	; 0x53
 800601c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800601e:	6878      	ldr	r0, [r7, #4]
 8006020:	f000 f87a 	bl	8006118 <RTC_EnterInitMode>
 8006024:	4603      	mov	r3, r0
 8006026:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8006028:	7bfb      	ldrb	r3, [r7, #15]
 800602a:	2b00      	cmp	r3, #0
 800602c:	d12c      	bne.n	8006088 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	689b      	ldr	r3, [r3, #8]
 8006034:	687a      	ldr	r2, [r7, #4]
 8006036:	6812      	ldr	r2, [r2, #0]
 8006038:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800603c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006040:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	6899      	ldr	r1, [r3, #8]
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	685a      	ldr	r2, [r3, #4]
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	691b      	ldr	r3, [r3, #16]
 8006050:	431a      	orrs	r2, r3
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	431a      	orrs	r2, r3
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	430a      	orrs	r2, r1
 800605e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	687a      	ldr	r2, [r7, #4]
 8006066:	68d2      	ldr	r2, [r2, #12]
 8006068:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	6919      	ldr	r1, [r3, #16]
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	689b      	ldr	r3, [r3, #8]
 8006074:	041a      	lsls	r2, r3, #16
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	430a      	orrs	r2, r1
 800607c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f000 f881 	bl	8006186 <RTC_ExitInitMode>
 8006084:	4603      	mov	r3, r0
 8006086:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006088:	7bfb      	ldrb	r3, [r7, #15]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d113      	bne.n	80060b6 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800609c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	699a      	ldr	r2, [r3, #24]
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	430a      	orrs	r2, r1
 80060ae:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2201      	movs	r2, #1
 80060b4:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	22ff      	movs	r2, #255	; 0xff
 80060bc:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 80060be:	7bfb      	ldrb	r3, [r7, #15]
}
 80060c0:	4618      	mov	r0, r3
 80060c2:	3710      	adds	r7, #16
 80060c4:	46bd      	mov	sp, r7
 80060c6:	bd80      	pop	{r7, pc}

080060c8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80060c8:	b580      	push	{r7, lr}
 80060ca:	b084      	sub	sp, #16
 80060cc:	af00      	add	r7, sp, #0
 80060ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060d0:	2300      	movs	r3, #0
 80060d2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	68da      	ldr	r2, [r3, #12]
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060e2:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80060e4:	f7fd fd3e 	bl	8003b64 <HAL_GetTick>
 80060e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80060ea:	e009      	b.n	8006100 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80060ec:	f7fd fd3a 	bl	8003b64 <HAL_GetTick>
 80060f0:	4602      	mov	r2, r0
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80060fa:	d901      	bls.n	8006100 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80060fc:	2303      	movs	r3, #3
 80060fe:	e007      	b.n	8006110 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68db      	ldr	r3, [r3, #12]
 8006106:	f003 0320 	and.w	r3, r3, #32
 800610a:	2b00      	cmp	r3, #0
 800610c:	d0ee      	beq.n	80060ec <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800610e:	2300      	movs	r3, #0
}
 8006110:	4618      	mov	r0, r3
 8006112:	3710      	adds	r7, #16
 8006114:	46bd      	mov	sp, r7
 8006116:	bd80      	pop	{r7, pc}

08006118 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006120:	2300      	movs	r3, #0
 8006122:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006124:	2300      	movs	r3, #0
 8006126:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	68db      	ldr	r3, [r3, #12]
 800612e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006132:	2b00      	cmp	r3, #0
 8006134:	d122      	bne.n	800617c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68da      	ldr	r2, [r3, #12]
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006144:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006146:	f7fd fd0d 	bl	8003b64 <HAL_GetTick>
 800614a:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800614c:	e00c      	b.n	8006168 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800614e:	f7fd fd09 	bl	8003b64 <HAL_GetTick>
 8006152:	4602      	mov	r2, r0
 8006154:	68bb      	ldr	r3, [r7, #8]
 8006156:	1ad3      	subs	r3, r2, r3
 8006158:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800615c:	d904      	bls.n	8006168 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2204      	movs	r2, #4
 8006162:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006172:	2b00      	cmp	r3, #0
 8006174:	d102      	bne.n	800617c <RTC_EnterInitMode+0x64>
 8006176:	7bfb      	ldrb	r3, [r7, #15]
 8006178:	2b01      	cmp	r3, #1
 800617a:	d1e8      	bne.n	800614e <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800617c:	7bfb      	ldrb	r3, [r7, #15]
}
 800617e:	4618      	mov	r0, r3
 8006180:	3710      	adds	r7, #16
 8006182:	46bd      	mov	sp, r7
 8006184:	bd80      	pop	{r7, pc}

08006186 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006186:	b580      	push	{r7, lr}
 8006188:	b084      	sub	sp, #16
 800618a:	af00      	add	r7, sp, #0
 800618c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800618e:	2300      	movs	r3, #0
 8006190:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	68da      	ldr	r2, [r3, #12]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80061a0:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	689b      	ldr	r3, [r3, #8]
 80061a8:	f003 0320 	and.w	r3, r3, #32
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d10a      	bne.n	80061c6 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80061b0:	6878      	ldr	r0, [r7, #4]
 80061b2:	f7ff ff89 	bl	80060c8 <HAL_RTC_WaitForSynchro>
 80061b6:	4603      	mov	r3, r0
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d004      	beq.n	80061c6 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2204      	movs	r2, #4
 80061c0:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80061c2:	2301      	movs	r3, #1
 80061c4:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80061c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80061c8:	4618      	mov	r0, r3
 80061ca:	3710      	adds	r7, #16
 80061cc:	46bd      	mov	sp, r7
 80061ce:	bd80      	pop	{r7, pc}

080061d0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80061d0:	b580      	push	{r7, lr}
 80061d2:	b082      	sub	sp, #8
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d101      	bne.n	80061e2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e041      	b.n	8006266 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80061e8:	b2db      	uxtb	r3, r3
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d106      	bne.n	80061fc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	2200      	movs	r2, #0
 80061f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7fd f980 	bl	80034fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	2202      	movs	r2, #2
 8006200:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	681a      	ldr	r2, [r3, #0]
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	3304      	adds	r3, #4
 800620c:	4619      	mov	r1, r3
 800620e:	4610      	mov	r0, r2
 8006210:	f000 feda 	bl	8006fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2201      	movs	r2, #1
 8006220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2201      	movs	r2, #1
 8006228:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	2201      	movs	r2, #1
 8006230:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2201      	movs	r2, #1
 8006238:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	2201      	movs	r2, #1
 8006240:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2201      	movs	r2, #1
 8006248:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	2201      	movs	r2, #1
 8006250:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	2201      	movs	r2, #1
 8006258:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006264:	2300      	movs	r3, #0
}
 8006266:	4618      	mov	r0, r3
 8006268:	3708      	adds	r7, #8
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}

0800626e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800626e:	b580      	push	{r7, lr}
 8006270:	b082      	sub	sp, #8
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	2b00      	cmp	r3, #0
 800627a:	d101      	bne.n	8006280 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800627c:	2301      	movs	r3, #1
 800627e:	e041      	b.n	8006304 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006286:	b2db      	uxtb	r3, r3
 8006288:	2b00      	cmp	r3, #0
 800628a:	d106      	bne.n	800629a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006294:	6878      	ldr	r0, [r7, #4]
 8006296:	f000 f839 	bl	800630c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	2202      	movs	r2, #2
 800629e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	3304      	adds	r3, #4
 80062aa:	4619      	mov	r1, r3
 80062ac:	4610      	mov	r0, r2
 80062ae:	f000 fe8b 	bl	8006fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	2201      	movs	r2, #1
 80062ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062da:	687b      	ldr	r3, [r7, #4]
 80062dc:	2201      	movs	r2, #1
 80062de:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	2201      	movs	r2, #1
 80062e6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2201      	movs	r2, #1
 80062ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2201      	movs	r2, #1
 80062f6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	2201      	movs	r2, #1
 80062fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006302:	2300      	movs	r3, #0
}
 8006304:	4618      	mov	r0, r3
 8006306:	3708      	adds	r7, #8
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800630c:	b480      	push	{r7}
 800630e:	b083      	sub	sp, #12
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631e:	4770      	bx	lr

08006320 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006320:	b580      	push	{r7, lr}
 8006322:	b084      	sub	sp, #16
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d109      	bne.n	8006344 <HAL_TIM_PWM_Start+0x24>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b01      	cmp	r3, #1
 800633a:	bf14      	ite	ne
 800633c:	2301      	movne	r3, #1
 800633e:	2300      	moveq	r3, #0
 8006340:	b2db      	uxtb	r3, r3
 8006342:	e022      	b.n	800638a <HAL_TIM_PWM_Start+0x6a>
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2b04      	cmp	r3, #4
 8006348:	d109      	bne.n	800635e <HAL_TIM_PWM_Start+0x3e>
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006350:	b2db      	uxtb	r3, r3
 8006352:	2b01      	cmp	r3, #1
 8006354:	bf14      	ite	ne
 8006356:	2301      	movne	r3, #1
 8006358:	2300      	moveq	r3, #0
 800635a:	b2db      	uxtb	r3, r3
 800635c:	e015      	b.n	800638a <HAL_TIM_PWM_Start+0x6a>
 800635e:	683b      	ldr	r3, [r7, #0]
 8006360:	2b08      	cmp	r3, #8
 8006362:	d109      	bne.n	8006378 <HAL_TIM_PWM_Start+0x58>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b01      	cmp	r3, #1
 800636e:	bf14      	ite	ne
 8006370:	2301      	movne	r3, #1
 8006372:	2300      	moveq	r3, #0
 8006374:	b2db      	uxtb	r3, r3
 8006376:	e008      	b.n	800638a <HAL_TIM_PWM_Start+0x6a>
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b01      	cmp	r3, #1
 8006382:	bf14      	ite	ne
 8006384:	2301      	movne	r3, #1
 8006386:	2300      	moveq	r3, #0
 8006388:	b2db      	uxtb	r3, r3
 800638a:	2b00      	cmp	r3, #0
 800638c:	d001      	beq.n	8006392 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800638e:	2301      	movs	r3, #1
 8006390:	e07c      	b.n	800648c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006392:	683b      	ldr	r3, [r7, #0]
 8006394:	2b00      	cmp	r3, #0
 8006396:	d104      	bne.n	80063a2 <HAL_TIM_PWM_Start+0x82>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2202      	movs	r2, #2
 800639c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80063a0:	e013      	b.n	80063ca <HAL_TIM_PWM_Start+0xaa>
 80063a2:	683b      	ldr	r3, [r7, #0]
 80063a4:	2b04      	cmp	r3, #4
 80063a6:	d104      	bne.n	80063b2 <HAL_TIM_PWM_Start+0x92>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	2202      	movs	r2, #2
 80063ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80063b0:	e00b      	b.n	80063ca <HAL_TIM_PWM_Start+0xaa>
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	2b08      	cmp	r3, #8
 80063b6:	d104      	bne.n	80063c2 <HAL_TIM_PWM_Start+0xa2>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2202      	movs	r2, #2
 80063bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80063c0:	e003      	b.n	80063ca <HAL_TIM_PWM_Start+0xaa>
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	2202      	movs	r2, #2
 80063c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	2201      	movs	r2, #1
 80063d0:	6839      	ldr	r1, [r7, #0]
 80063d2:	4618      	mov	r0, r3
 80063d4:	f001 fa0c 	bl	80077f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	4a2d      	ldr	r2, [pc, #180]	; (8006494 <HAL_TIM_PWM_Start+0x174>)
 80063de:	4293      	cmp	r3, r2
 80063e0:	d004      	beq.n	80063ec <HAL_TIM_PWM_Start+0xcc>
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	681b      	ldr	r3, [r3, #0]
 80063e6:	4a2c      	ldr	r2, [pc, #176]	; (8006498 <HAL_TIM_PWM_Start+0x178>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d101      	bne.n	80063f0 <HAL_TIM_PWM_Start+0xd0>
 80063ec:	2301      	movs	r3, #1
 80063ee:	e000      	b.n	80063f2 <HAL_TIM_PWM_Start+0xd2>
 80063f0:	2300      	movs	r3, #0
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d007      	beq.n	8006406 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006404:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a22      	ldr	r2, [pc, #136]	; (8006494 <HAL_TIM_PWM_Start+0x174>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d022      	beq.n	8006456 <HAL_TIM_PWM_Start+0x136>
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006418:	d01d      	beq.n	8006456 <HAL_TIM_PWM_Start+0x136>
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	4a1f      	ldr	r2, [pc, #124]	; (800649c <HAL_TIM_PWM_Start+0x17c>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d018      	beq.n	8006456 <HAL_TIM_PWM_Start+0x136>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	4a1d      	ldr	r2, [pc, #116]	; (80064a0 <HAL_TIM_PWM_Start+0x180>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d013      	beq.n	8006456 <HAL_TIM_PWM_Start+0x136>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	4a1c      	ldr	r2, [pc, #112]	; (80064a4 <HAL_TIM_PWM_Start+0x184>)
 8006434:	4293      	cmp	r3, r2
 8006436:	d00e      	beq.n	8006456 <HAL_TIM_PWM_Start+0x136>
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	4a16      	ldr	r2, [pc, #88]	; (8006498 <HAL_TIM_PWM_Start+0x178>)
 800643e:	4293      	cmp	r3, r2
 8006440:	d009      	beq.n	8006456 <HAL_TIM_PWM_Start+0x136>
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4a18      	ldr	r2, [pc, #96]	; (80064a8 <HAL_TIM_PWM_Start+0x188>)
 8006448:	4293      	cmp	r3, r2
 800644a:	d004      	beq.n	8006456 <HAL_TIM_PWM_Start+0x136>
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	681b      	ldr	r3, [r3, #0]
 8006450:	4a16      	ldr	r2, [pc, #88]	; (80064ac <HAL_TIM_PWM_Start+0x18c>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d111      	bne.n	800647a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	689b      	ldr	r3, [r3, #8]
 800645c:	f003 0307 	and.w	r3, r3, #7
 8006460:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	2b06      	cmp	r3, #6
 8006466:	d010      	beq.n	800648a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	681a      	ldr	r2, [r3, #0]
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f042 0201 	orr.w	r2, r2, #1
 8006476:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006478:	e007      	b.n	800648a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	681a      	ldr	r2, [r3, #0]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	f042 0201 	orr.w	r2, r2, #1
 8006488:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800648a:	2300      	movs	r3, #0
}
 800648c:	4618      	mov	r0, r3
 800648e:	3710      	adds	r7, #16
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}
 8006494:	40010000 	.word	0x40010000
 8006498:	40010400 	.word	0x40010400
 800649c:	40000400 	.word	0x40000400
 80064a0:	40000800 	.word	0x40000800
 80064a4:	40000c00 	.word	0x40000c00
 80064a8:	40014000 	.word	0x40014000
 80064ac:	40001800 	.word	0x40001800

080064b0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b082      	sub	sp, #8
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
 80064b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	2200      	movs	r2, #0
 80064c0:	6839      	ldr	r1, [r7, #0]
 80064c2:	4618      	mov	r0, r3
 80064c4:	f001 f994 	bl	80077f0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	4a2e      	ldr	r2, [pc, #184]	; (8006588 <HAL_TIM_PWM_Stop+0xd8>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d004      	beq.n	80064dc <HAL_TIM_PWM_Stop+0x2c>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	4a2d      	ldr	r2, [pc, #180]	; (800658c <HAL_TIM_PWM_Stop+0xdc>)
 80064d8:	4293      	cmp	r3, r2
 80064da:	d101      	bne.n	80064e0 <HAL_TIM_PWM_Stop+0x30>
 80064dc:	2301      	movs	r3, #1
 80064de:	e000      	b.n	80064e2 <HAL_TIM_PWM_Stop+0x32>
 80064e0:	2300      	movs	r3, #0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d017      	beq.n	8006516 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	6a1a      	ldr	r2, [r3, #32]
 80064ec:	f241 1311 	movw	r3, #4369	; 0x1111
 80064f0:	4013      	ands	r3, r2
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d10f      	bne.n	8006516 <HAL_TIM_PWM_Stop+0x66>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	6a1a      	ldr	r2, [r3, #32]
 80064fc:	f240 4344 	movw	r3, #1092	; 0x444
 8006500:	4013      	ands	r3, r2
 8006502:	2b00      	cmp	r3, #0
 8006504:	d107      	bne.n	8006516 <HAL_TIM_PWM_Stop+0x66>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006514:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	6a1a      	ldr	r2, [r3, #32]
 800651c:	f241 1311 	movw	r3, #4369	; 0x1111
 8006520:	4013      	ands	r3, r2
 8006522:	2b00      	cmp	r3, #0
 8006524:	d10f      	bne.n	8006546 <HAL_TIM_PWM_Stop+0x96>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	6a1a      	ldr	r2, [r3, #32]
 800652c:	f240 4344 	movw	r3, #1092	; 0x444
 8006530:	4013      	ands	r3, r2
 8006532:	2b00      	cmp	r3, #0
 8006534:	d107      	bne.n	8006546 <HAL_TIM_PWM_Stop+0x96>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	681a      	ldr	r2, [r3, #0]
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	f022 0201 	bic.w	r2, r2, #1
 8006544:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	2b00      	cmp	r3, #0
 800654a:	d104      	bne.n	8006556 <HAL_TIM_PWM_Stop+0xa6>
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	2201      	movs	r2, #1
 8006550:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006554:	e013      	b.n	800657e <HAL_TIM_PWM_Stop+0xce>
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	2b04      	cmp	r3, #4
 800655a:	d104      	bne.n	8006566 <HAL_TIM_PWM_Stop+0xb6>
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006564:	e00b      	b.n	800657e <HAL_TIM_PWM_Stop+0xce>
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	2b08      	cmp	r3, #8
 800656a:	d104      	bne.n	8006576 <HAL_TIM_PWM_Stop+0xc6>
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2201      	movs	r2, #1
 8006570:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006574:	e003      	b.n	800657e <HAL_TIM_PWM_Stop+0xce>
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2201      	movs	r2, #1
 800657a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3708      	adds	r7, #8
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	40010000 	.word	0x40010000
 800658c:	40010400 	.word	0x40010400

08006590 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8006590:	b580      	push	{r7, lr}
 8006592:	b082      	sub	sp, #8
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	2b00      	cmp	r3, #0
 800659c:	d101      	bne.n	80065a2 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800659e:	2301      	movs	r3, #1
 80065a0:	e041      	b.n	8006626 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80065a8:	b2db      	uxtb	r3, r3
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d106      	bne.n	80065bc <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2200      	movs	r2, #0
 80065b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 f839 	bl	800662e <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	2202      	movs	r2, #2
 80065c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	681a      	ldr	r2, [r3, #0]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	3304      	adds	r3, #4
 80065cc:	4619      	mov	r1, r3
 80065ce:	4610      	mov	r0, r2
 80065d0:	f000 fcfa 	bl	8006fc8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	2201      	movs	r2, #1
 80065d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2201      	movs	r2, #1
 80065e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	2201      	movs	r2, #1
 80065e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2201      	movs	r2, #1
 80065f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2201      	movs	r2, #1
 80065f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2201      	movs	r2, #1
 8006600:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	2201      	movs	r2, #1
 8006608:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2201      	movs	r2, #1
 8006610:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	2201      	movs	r2, #1
 8006618:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2201      	movs	r2, #1
 8006620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006624:	2300      	movs	r3, #0
}
 8006626:	4618      	mov	r0, r3
 8006628:	3708      	adds	r7, #8
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}

0800662e <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 800662e:	b480      	push	{r7}
 8006630:	b083      	sub	sp, #12
 8006632:	af00      	add	r7, sp, #0
 8006634:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8006636:	bf00      	nop
 8006638:	370c      	adds	r7, #12
 800663a:	46bd      	mov	sp, r7
 800663c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006640:	4770      	bx	lr
	...

08006644 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006644:	b580      	push	{r7, lr}
 8006646:	b084      	sub	sp, #16
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800664e:	2300      	movs	r3, #0
 8006650:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	2b00      	cmp	r3, #0
 8006656:	d104      	bne.n	8006662 <HAL_TIM_IC_Start_IT+0x1e>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800665e:	b2db      	uxtb	r3, r3
 8006660:	e013      	b.n	800668a <HAL_TIM_IC_Start_IT+0x46>
 8006662:	683b      	ldr	r3, [r7, #0]
 8006664:	2b04      	cmp	r3, #4
 8006666:	d104      	bne.n	8006672 <HAL_TIM_IC_Start_IT+0x2e>
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800666e:	b2db      	uxtb	r3, r3
 8006670:	e00b      	b.n	800668a <HAL_TIM_IC_Start_IT+0x46>
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	2b08      	cmp	r3, #8
 8006676:	d104      	bne.n	8006682 <HAL_TIM_IC_Start_IT+0x3e>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800667e:	b2db      	uxtb	r3, r3
 8006680:	e003      	b.n	800668a <HAL_TIM_IC_Start_IT+0x46>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006688:	b2db      	uxtb	r3, r3
 800668a:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d104      	bne.n	800669c <HAL_TIM_IC_Start_IT+0x58>
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006698:	b2db      	uxtb	r3, r3
 800669a:	e013      	b.n	80066c4 <HAL_TIM_IC_Start_IT+0x80>
 800669c:	683b      	ldr	r3, [r7, #0]
 800669e:	2b04      	cmp	r3, #4
 80066a0:	d104      	bne.n	80066ac <HAL_TIM_IC_Start_IT+0x68>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80066a8:	b2db      	uxtb	r3, r3
 80066aa:	e00b      	b.n	80066c4 <HAL_TIM_IC_Start_IT+0x80>
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	2b08      	cmp	r3, #8
 80066b0:	d104      	bne.n	80066bc <HAL_TIM_IC_Start_IT+0x78>
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80066b8:	b2db      	uxtb	r3, r3
 80066ba:	e003      	b.n	80066c4 <HAL_TIM_IC_Start_IT+0x80>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80066c2:	b2db      	uxtb	r3, r3
 80066c4:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 80066c6:	7bbb      	ldrb	r3, [r7, #14]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d102      	bne.n	80066d2 <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 80066cc:	7b7b      	ldrb	r3, [r7, #13]
 80066ce:	2b01      	cmp	r3, #1
 80066d0:	d001      	beq.n	80066d6 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 80066d2:	2301      	movs	r3, #1
 80066d4:	e0cc      	b.n	8006870 <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80066d6:	683b      	ldr	r3, [r7, #0]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d104      	bne.n	80066e6 <HAL_TIM_IC_Start_IT+0xa2>
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2202      	movs	r2, #2
 80066e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80066e4:	e013      	b.n	800670e <HAL_TIM_IC_Start_IT+0xca>
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	2b04      	cmp	r3, #4
 80066ea:	d104      	bne.n	80066f6 <HAL_TIM_IC_Start_IT+0xb2>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	2202      	movs	r2, #2
 80066f0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80066f4:	e00b      	b.n	800670e <HAL_TIM_IC_Start_IT+0xca>
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	2b08      	cmp	r3, #8
 80066fa:	d104      	bne.n	8006706 <HAL_TIM_IC_Start_IT+0xc2>
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2202      	movs	r2, #2
 8006700:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006704:	e003      	b.n	800670e <HAL_TIM_IC_Start_IT+0xca>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2202      	movs	r2, #2
 800670a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	2b00      	cmp	r3, #0
 8006712:	d104      	bne.n	800671e <HAL_TIM_IC_Start_IT+0xda>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2202      	movs	r2, #2
 8006718:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800671c:	e013      	b.n	8006746 <HAL_TIM_IC_Start_IT+0x102>
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	2b04      	cmp	r3, #4
 8006722:	d104      	bne.n	800672e <HAL_TIM_IC_Start_IT+0xea>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	2202      	movs	r2, #2
 8006728:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800672c:	e00b      	b.n	8006746 <HAL_TIM_IC_Start_IT+0x102>
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	2b08      	cmp	r3, #8
 8006732:	d104      	bne.n	800673e <HAL_TIM_IC_Start_IT+0xfa>
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	2202      	movs	r2, #2
 8006738:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800673c:	e003      	b.n	8006746 <HAL_TIM_IC_Start_IT+0x102>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2202      	movs	r2, #2
 8006742:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b0c      	cmp	r3, #12
 800674a:	d841      	bhi.n	80067d0 <HAL_TIM_IC_Start_IT+0x18c>
 800674c:	a201      	add	r2, pc, #4	; (adr r2, 8006754 <HAL_TIM_IC_Start_IT+0x110>)
 800674e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006752:	bf00      	nop
 8006754:	08006789 	.word	0x08006789
 8006758:	080067d1 	.word	0x080067d1
 800675c:	080067d1 	.word	0x080067d1
 8006760:	080067d1 	.word	0x080067d1
 8006764:	0800679b 	.word	0x0800679b
 8006768:	080067d1 	.word	0x080067d1
 800676c:	080067d1 	.word	0x080067d1
 8006770:	080067d1 	.word	0x080067d1
 8006774:	080067ad 	.word	0x080067ad
 8006778:	080067d1 	.word	0x080067d1
 800677c:	080067d1 	.word	0x080067d1
 8006780:	080067d1 	.word	0x080067d1
 8006784:	080067bf 	.word	0x080067bf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	68da      	ldr	r2, [r3, #12]
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f042 0202 	orr.w	r2, r2, #2
 8006796:	60da      	str	r2, [r3, #12]
      break;
 8006798:	e01d      	b.n	80067d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	68da      	ldr	r2, [r3, #12]
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	f042 0204 	orr.w	r2, r2, #4
 80067a8:	60da      	str	r2, [r3, #12]
      break;
 80067aa:	e014      	b.n	80067d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	68da      	ldr	r2, [r3, #12]
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f042 0208 	orr.w	r2, r2, #8
 80067ba:	60da      	str	r2, [r3, #12]
      break;
 80067bc:	e00b      	b.n	80067d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	68da      	ldr	r2, [r3, #12]
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	f042 0210 	orr.w	r2, r2, #16
 80067cc:	60da      	str	r2, [r3, #12]
      break;
 80067ce:	e002      	b.n	80067d6 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 80067d0:	2301      	movs	r3, #1
 80067d2:	73fb      	strb	r3, [r7, #15]
      break;
 80067d4:	bf00      	nop
  }

  if (status == HAL_OK)
 80067d6:	7bfb      	ldrb	r3, [r7, #15]
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d148      	bne.n	800686e <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2201      	movs	r2, #1
 80067e2:	6839      	ldr	r1, [r7, #0]
 80067e4:	4618      	mov	r0, r3
 80067e6:	f001 f803 	bl	80077f0 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a22      	ldr	r2, [pc, #136]	; (8006878 <HAL_TIM_IC_Start_IT+0x234>)
 80067f0:	4293      	cmp	r3, r2
 80067f2:	d022      	beq.n	800683a <HAL_TIM_IC_Start_IT+0x1f6>
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80067fc:	d01d      	beq.n	800683a <HAL_TIM_IC_Start_IT+0x1f6>
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a1e      	ldr	r2, [pc, #120]	; (800687c <HAL_TIM_IC_Start_IT+0x238>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d018      	beq.n	800683a <HAL_TIM_IC_Start_IT+0x1f6>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	4a1c      	ldr	r2, [pc, #112]	; (8006880 <HAL_TIM_IC_Start_IT+0x23c>)
 800680e:	4293      	cmp	r3, r2
 8006810:	d013      	beq.n	800683a <HAL_TIM_IC_Start_IT+0x1f6>
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	4a1b      	ldr	r2, [pc, #108]	; (8006884 <HAL_TIM_IC_Start_IT+0x240>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d00e      	beq.n	800683a <HAL_TIM_IC_Start_IT+0x1f6>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a19      	ldr	r2, [pc, #100]	; (8006888 <HAL_TIM_IC_Start_IT+0x244>)
 8006822:	4293      	cmp	r3, r2
 8006824:	d009      	beq.n	800683a <HAL_TIM_IC_Start_IT+0x1f6>
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	4a18      	ldr	r2, [pc, #96]	; (800688c <HAL_TIM_IC_Start_IT+0x248>)
 800682c:	4293      	cmp	r3, r2
 800682e:	d004      	beq.n	800683a <HAL_TIM_IC_Start_IT+0x1f6>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	4a16      	ldr	r2, [pc, #88]	; (8006890 <HAL_TIM_IC_Start_IT+0x24c>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d111      	bne.n	800685e <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	689b      	ldr	r3, [r3, #8]
 8006840:	f003 0307 	and.w	r3, r3, #7
 8006844:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006846:	68bb      	ldr	r3, [r7, #8]
 8006848:	2b06      	cmp	r3, #6
 800684a:	d010      	beq.n	800686e <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681a      	ldr	r2, [r3, #0]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f042 0201 	orr.w	r2, r2, #1
 800685a:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800685c:	e007      	b.n	800686e <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	681a      	ldr	r2, [r3, #0]
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	f042 0201 	orr.w	r2, r2, #1
 800686c:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800686e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006870:	4618      	mov	r0, r3
 8006872:	3710      	adds	r7, #16
 8006874:	46bd      	mov	sp, r7
 8006876:	bd80      	pop	{r7, pc}
 8006878:	40010000 	.word	0x40010000
 800687c:	40000400 	.word	0x40000400
 8006880:	40000800 	.word	0x40000800
 8006884:	40000c00 	.word	0x40000c00
 8006888:	40010400 	.word	0x40010400
 800688c:	40014000 	.word	0x40014000
 8006890:	40001800 	.word	0x40001800

08006894 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b082      	sub	sp, #8
 8006898:	af00      	add	r7, sp, #0
 800689a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	691b      	ldr	r3, [r3, #16]
 80068a2:	f003 0302 	and.w	r3, r3, #2
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	d122      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f003 0302 	and.w	r3, r3, #2
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d11b      	bne.n	80068f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	f06f 0202 	mvn.w	r2, #2
 80068c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2201      	movs	r2, #1
 80068c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	699b      	ldr	r3, [r3, #24]
 80068ce:	f003 0303 	and.w	r3, r3, #3
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d003      	beq.n	80068de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80068d6:	6878      	ldr	r0, [r7, #4]
 80068d8:	f7fb fbc2 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
 80068dc:	e005      	b.n	80068ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 fb54 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80068e4:	6878      	ldr	r0, [r7, #4]
 80068e6:	f000 fb5b 	bl	8006fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	681b      	ldr	r3, [r3, #0]
 80068f4:	691b      	ldr	r3, [r3, #16]
 80068f6:	f003 0304 	and.w	r3, r3, #4
 80068fa:	2b04      	cmp	r3, #4
 80068fc:	d122      	bne.n	8006944 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	68db      	ldr	r3, [r3, #12]
 8006904:	f003 0304 	and.w	r3, r3, #4
 8006908:	2b04      	cmp	r3, #4
 800690a:	d11b      	bne.n	8006944 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	f06f 0204 	mvn.w	r2, #4
 8006914:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2202      	movs	r2, #2
 800691a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	681b      	ldr	r3, [r3, #0]
 8006920:	699b      	ldr	r3, [r3, #24]
 8006922:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006926:	2b00      	cmp	r3, #0
 8006928:	d003      	beq.n	8006932 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f7fb fb98 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
 8006930:	e005      	b.n	800693e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f000 fb2a 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006938:	6878      	ldr	r0, [r7, #4]
 800693a:	f000 fb31 	bl	8006fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2200      	movs	r2, #0
 8006942:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	691b      	ldr	r3, [r3, #16]
 800694a:	f003 0308 	and.w	r3, r3, #8
 800694e:	2b08      	cmp	r3, #8
 8006950:	d122      	bne.n	8006998 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	68db      	ldr	r3, [r3, #12]
 8006958:	f003 0308 	and.w	r3, r3, #8
 800695c:	2b08      	cmp	r3, #8
 800695e:	d11b      	bne.n	8006998 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	f06f 0208 	mvn.w	r2, #8
 8006968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	2204      	movs	r2, #4
 800696e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	69db      	ldr	r3, [r3, #28]
 8006976:	f003 0303 	and.w	r3, r3, #3
 800697a:	2b00      	cmp	r3, #0
 800697c:	d003      	beq.n	8006986 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800697e:	6878      	ldr	r0, [r7, #4]
 8006980:	f7fb fb6e 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
 8006984:	e005      	b.n	8006992 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 fb00 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800698c:	6878      	ldr	r0, [r7, #4]
 800698e:	f000 fb07 	bl	8006fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	f003 0310 	and.w	r3, r3, #16
 80069a2:	2b10      	cmp	r3, #16
 80069a4:	d122      	bne.n	80069ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	68db      	ldr	r3, [r3, #12]
 80069ac:	f003 0310 	and.w	r3, r3, #16
 80069b0:	2b10      	cmp	r3, #16
 80069b2:	d11b      	bne.n	80069ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f06f 0210 	mvn.w	r2, #16
 80069bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	2208      	movs	r2, #8
 80069c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	69db      	ldr	r3, [r3, #28]
 80069ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d003      	beq.n	80069da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7fb fb44 	bl	8002060 <HAL_TIM_IC_CaptureCallback>
 80069d8:	e005      	b.n	80069e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069da:	6878      	ldr	r0, [r7, #4]
 80069dc:	f000 fad6 	bl	8006f8c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069e0:	6878      	ldr	r0, [r7, #4]
 80069e2:	f000 fadd 	bl	8006fa0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2200      	movs	r2, #0
 80069ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	691b      	ldr	r3, [r3, #16]
 80069f2:	f003 0301 	and.w	r3, r3, #1
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d10e      	bne.n	8006a18 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	68db      	ldr	r3, [r3, #12]
 8006a00:	f003 0301 	and.w	r3, r3, #1
 8006a04:	2b01      	cmp	r3, #1
 8006a06:	d107      	bne.n	8006a18 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f06f 0201 	mvn.w	r2, #1
 8006a10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f000 fab0 	bl	8006f78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	691b      	ldr	r3, [r3, #16]
 8006a1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a22:	2b80      	cmp	r3, #128	; 0x80
 8006a24:	d10e      	bne.n	8006a44 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	68db      	ldr	r3, [r3, #12]
 8006a2c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a30:	2b80      	cmp	r3, #128	; 0x80
 8006a32:	d107      	bne.n	8006a44 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006a3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006a3e:	6878      	ldr	r0, [r7, #4]
 8006a40:	f000 ff82 	bl	8007948 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	691b      	ldr	r3, [r3, #16]
 8006a4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a4e:	2b40      	cmp	r3, #64	; 0x40
 8006a50:	d10e      	bne.n	8006a70 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	68db      	ldr	r3, [r3, #12]
 8006a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a5c:	2b40      	cmp	r3, #64	; 0x40
 8006a5e:	d107      	bne.n	8006a70 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006a68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f000 faa2 	bl	8006fb4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	691b      	ldr	r3, [r3, #16]
 8006a76:	f003 0320 	and.w	r3, r3, #32
 8006a7a:	2b20      	cmp	r3, #32
 8006a7c:	d10e      	bne.n	8006a9c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	68db      	ldr	r3, [r3, #12]
 8006a84:	f003 0320 	and.w	r3, r3, #32
 8006a88:	2b20      	cmp	r3, #32
 8006a8a:	d107      	bne.n	8006a9c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f06f 0220 	mvn.w	r2, #32
 8006a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006a96:	6878      	ldr	r0, [r7, #4]
 8006a98:	f000 ff4c 	bl	8007934 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006a9c:	bf00      	nop
 8006a9e:	3708      	adds	r7, #8
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	bd80      	pop	{r7, pc}

08006aa4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8006aa4:	b580      	push	{r7, lr}
 8006aa6:	b086      	sub	sp, #24
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006aba:	2b01      	cmp	r3, #1
 8006abc:	d101      	bne.n	8006ac2 <HAL_TIM_IC_ConfigChannel+0x1e>
 8006abe:	2302      	movs	r3, #2
 8006ac0:	e088      	b.n	8006bd4 <HAL_TIM_IC_ConfigChannel+0x130>
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	2201      	movs	r2, #1
 8006ac6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d11b      	bne.n	8006b08 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	6818      	ldr	r0, [r3, #0]
 8006ad4:	68bb      	ldr	r3, [r7, #8]
 8006ad6:	6819      	ldr	r1, [r3, #0]
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	685a      	ldr	r2, [r3, #4]
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	68db      	ldr	r3, [r3, #12]
 8006ae0:	f000 fcc2 	bl	8007468 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8006ae4:	68fb      	ldr	r3, [r7, #12]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	699a      	ldr	r2, [r3, #24]
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	681b      	ldr	r3, [r3, #0]
 8006aee:	f022 020c 	bic.w	r2, r2, #12
 8006af2:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	6999      	ldr	r1, [r3, #24]
 8006afa:	68bb      	ldr	r3, [r7, #8]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	430a      	orrs	r2, r1
 8006b04:	619a      	str	r2, [r3, #24]
 8006b06:	e060      	b.n	8006bca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2b04      	cmp	r3, #4
 8006b0c:	d11c      	bne.n	8006b48 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	6818      	ldr	r0, [r3, #0]
 8006b12:	68bb      	ldr	r3, [r7, #8]
 8006b14:	6819      	ldr	r1, [r3, #0]
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	685a      	ldr	r2, [r3, #4]
 8006b1a:	68bb      	ldr	r3, [r7, #8]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	f000 fd46 	bl	80075ae <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	699a      	ldr	r2, [r3, #24]
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006b30:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	6999      	ldr	r1, [r3, #24]
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	021a      	lsls	r2, r3, #8
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	430a      	orrs	r2, r1
 8006b44:	619a      	str	r2, [r3, #24]
 8006b46:	e040      	b.n	8006bca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2b08      	cmp	r3, #8
 8006b4c:	d11b      	bne.n	8006b86 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	6818      	ldr	r0, [r3, #0]
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	6819      	ldr	r1, [r3, #0]
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	685a      	ldr	r2, [r3, #4]
 8006b5a:	68bb      	ldr	r3, [r7, #8]
 8006b5c:	68db      	ldr	r3, [r3, #12]
 8006b5e:	f000 fd93 	bl	8007688 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	69da      	ldr	r2, [r3, #28]
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	f022 020c 	bic.w	r2, r2, #12
 8006b70:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	69d9      	ldr	r1, [r3, #28]
 8006b78:	68bb      	ldr	r3, [r7, #8]
 8006b7a:	689a      	ldr	r2, [r3, #8]
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	430a      	orrs	r2, r1
 8006b82:	61da      	str	r2, [r3, #28]
 8006b84:	e021      	b.n	8006bca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	2b0c      	cmp	r3, #12
 8006b8a:	d11c      	bne.n	8006bc6 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	6818      	ldr	r0, [r3, #0]
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	6819      	ldr	r1, [r3, #0]
 8006b94:	68bb      	ldr	r3, [r7, #8]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	68db      	ldr	r3, [r3, #12]
 8006b9c:	f000 fdb0 	bl	8007700 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	69da      	ldr	r2, [r3, #28]
 8006ba6:	68fb      	ldr	r3, [r7, #12]
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8006bae:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	69d9      	ldr	r1, [r3, #28]
 8006bb6:	68bb      	ldr	r3, [r7, #8]
 8006bb8:	689b      	ldr	r3, [r3, #8]
 8006bba:	021a      	lsls	r2, r3, #8
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	430a      	orrs	r2, r1
 8006bc2:	61da      	str	r2, [r3, #28]
 8006bc4:	e001      	b.n	8006bca <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8006bc6:	2301      	movs	r3, #1
 8006bc8:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	2200      	movs	r2, #0
 8006bce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006bd2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006bd4:	4618      	mov	r0, r3
 8006bd6:	3718      	adds	r7, #24
 8006bd8:	46bd      	mov	sp, r7
 8006bda:	bd80      	pop	{r7, pc}

08006bdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006bdc:	b580      	push	{r7, lr}
 8006bde:	b086      	sub	sp, #24
 8006be0:	af00      	add	r7, sp, #0
 8006be2:	60f8      	str	r0, [r7, #12]
 8006be4:	60b9      	str	r1, [r7, #8]
 8006be6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006be8:	2300      	movs	r3, #0
 8006bea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006bf2:	2b01      	cmp	r3, #1
 8006bf4:	d101      	bne.n	8006bfa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006bf6:	2302      	movs	r3, #2
 8006bf8:	e0ae      	b.n	8006d58 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006bfa:	68fb      	ldr	r3, [r7, #12]
 8006bfc:	2201      	movs	r2, #1
 8006bfe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	2b0c      	cmp	r3, #12
 8006c06:	f200 809f 	bhi.w	8006d48 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006c0a:	a201      	add	r2, pc, #4	; (adr r2, 8006c10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c10:	08006c45 	.word	0x08006c45
 8006c14:	08006d49 	.word	0x08006d49
 8006c18:	08006d49 	.word	0x08006d49
 8006c1c:	08006d49 	.word	0x08006d49
 8006c20:	08006c85 	.word	0x08006c85
 8006c24:	08006d49 	.word	0x08006d49
 8006c28:	08006d49 	.word	0x08006d49
 8006c2c:	08006d49 	.word	0x08006d49
 8006c30:	08006cc7 	.word	0x08006cc7
 8006c34:	08006d49 	.word	0x08006d49
 8006c38:	08006d49 	.word	0x08006d49
 8006c3c:	08006d49 	.word	0x08006d49
 8006c40:	08006d07 	.word	0x08006d07
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	68b9      	ldr	r1, [r7, #8]
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	f000 fa5c 	bl	8007108 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	699a      	ldr	r2, [r3, #24]
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f042 0208 	orr.w	r2, r2, #8
 8006c5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	699a      	ldr	r2, [r3, #24]
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	f022 0204 	bic.w	r2, r2, #4
 8006c6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	6999      	ldr	r1, [r3, #24]
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	691a      	ldr	r2, [r3, #16]
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	430a      	orrs	r2, r1
 8006c80:	619a      	str	r2, [r3, #24]
      break;
 8006c82:	e064      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	68b9      	ldr	r1, [r7, #8]
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f000 faac 	bl	80071e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	699a      	ldr	r2, [r3, #24]
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006c9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	699a      	ldr	r2, [r3, #24]
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006cae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	6999      	ldr	r1, [r3, #24]
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	021a      	lsls	r2, r3, #8
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	430a      	orrs	r2, r1
 8006cc2:	619a      	str	r2, [r3, #24]
      break;
 8006cc4:	e043      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	68b9      	ldr	r1, [r7, #8]
 8006ccc:	4618      	mov	r0, r3
 8006cce:	f000 fb01 	bl	80072d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	69da      	ldr	r2, [r3, #28]
 8006cd8:	68fb      	ldr	r3, [r7, #12]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f042 0208 	orr.w	r2, r2, #8
 8006ce0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	69da      	ldr	r2, [r3, #28]
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f022 0204 	bic.w	r2, r2, #4
 8006cf0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	69d9      	ldr	r1, [r3, #28]
 8006cf8:	68bb      	ldr	r3, [r7, #8]
 8006cfa:	691a      	ldr	r2, [r3, #16]
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	430a      	orrs	r2, r1
 8006d02:	61da      	str	r2, [r3, #28]
      break;
 8006d04:	e023      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	68b9      	ldr	r1, [r7, #8]
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f000 fb55 	bl	80073bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	69da      	ldr	r2, [r3, #28]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006d20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	69da      	ldr	r2, [r3, #28]
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006d30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	69d9      	ldr	r1, [r3, #28]
 8006d38:	68bb      	ldr	r3, [r7, #8]
 8006d3a:	691b      	ldr	r3, [r3, #16]
 8006d3c:	021a      	lsls	r2, r3, #8
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	430a      	orrs	r2, r1
 8006d44:	61da      	str	r2, [r3, #28]
      break;
 8006d46:	e002      	b.n	8006d4e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	2200      	movs	r2, #0
 8006d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006d56:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3718      	adds	r7, #24
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	bd80      	pop	{r7, pc}

08006d60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
 8006d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006d6a:	2300      	movs	r3, #0
 8006d6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d101      	bne.n	8006d7c <HAL_TIM_ConfigClockSource+0x1c>
 8006d78:	2302      	movs	r3, #2
 8006d7a:	e0b4      	b.n	8006ee6 <HAL_TIM_ConfigClockSource+0x186>
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	2201      	movs	r2, #1
 8006d80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2202      	movs	r2, #2
 8006d88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	689b      	ldr	r3, [r3, #8]
 8006d92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006d94:	68bb      	ldr	r3, [r7, #8]
 8006d96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006d9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006da2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	68ba      	ldr	r2, [r7, #8]
 8006daa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006dac:	683b      	ldr	r3, [r7, #0]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006db4:	d03e      	beq.n	8006e34 <HAL_TIM_ConfigClockSource+0xd4>
 8006db6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006dba:	f200 8087 	bhi.w	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006dbe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dc2:	f000 8086 	beq.w	8006ed2 <HAL_TIM_ConfigClockSource+0x172>
 8006dc6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006dca:	d87f      	bhi.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006dcc:	2b70      	cmp	r3, #112	; 0x70
 8006dce:	d01a      	beq.n	8006e06 <HAL_TIM_ConfigClockSource+0xa6>
 8006dd0:	2b70      	cmp	r3, #112	; 0x70
 8006dd2:	d87b      	bhi.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006dd4:	2b60      	cmp	r3, #96	; 0x60
 8006dd6:	d050      	beq.n	8006e7a <HAL_TIM_ConfigClockSource+0x11a>
 8006dd8:	2b60      	cmp	r3, #96	; 0x60
 8006dda:	d877      	bhi.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006ddc:	2b50      	cmp	r3, #80	; 0x50
 8006dde:	d03c      	beq.n	8006e5a <HAL_TIM_ConfigClockSource+0xfa>
 8006de0:	2b50      	cmp	r3, #80	; 0x50
 8006de2:	d873      	bhi.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006de4:	2b40      	cmp	r3, #64	; 0x40
 8006de6:	d058      	beq.n	8006e9a <HAL_TIM_ConfigClockSource+0x13a>
 8006de8:	2b40      	cmp	r3, #64	; 0x40
 8006dea:	d86f      	bhi.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006dec:	2b30      	cmp	r3, #48	; 0x30
 8006dee:	d064      	beq.n	8006eba <HAL_TIM_ConfigClockSource+0x15a>
 8006df0:	2b30      	cmp	r3, #48	; 0x30
 8006df2:	d86b      	bhi.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006df4:	2b20      	cmp	r3, #32
 8006df6:	d060      	beq.n	8006eba <HAL_TIM_ConfigClockSource+0x15a>
 8006df8:	2b20      	cmp	r3, #32
 8006dfa:	d867      	bhi.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d05c      	beq.n	8006eba <HAL_TIM_ConfigClockSource+0x15a>
 8006e00:	2b10      	cmp	r3, #16
 8006e02:	d05a      	beq.n	8006eba <HAL_TIM_ConfigClockSource+0x15a>
 8006e04:	e062      	b.n	8006ecc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6818      	ldr	r0, [r3, #0]
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	6899      	ldr	r1, [r3, #8]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	685a      	ldr	r2, [r3, #4]
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	f000 fccb 	bl	80077b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	689b      	ldr	r3, [r3, #8]
 8006e20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006e28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	68ba      	ldr	r2, [r7, #8]
 8006e30:	609a      	str	r2, [r3, #8]
      break;
 8006e32:	e04f      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6818      	ldr	r0, [r3, #0]
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	6899      	ldr	r1, [r3, #8]
 8006e3c:	683b      	ldr	r3, [r7, #0]
 8006e3e:	685a      	ldr	r2, [r3, #4]
 8006e40:	683b      	ldr	r3, [r7, #0]
 8006e42:	68db      	ldr	r3, [r3, #12]
 8006e44:	f000 fcb4 	bl	80077b0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	689a      	ldr	r2, [r3, #8]
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006e56:	609a      	str	r2, [r3, #8]
      break;
 8006e58:	e03c      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	6818      	ldr	r0, [r3, #0]
 8006e5e:	683b      	ldr	r3, [r7, #0]
 8006e60:	6859      	ldr	r1, [r3, #4]
 8006e62:	683b      	ldr	r3, [r7, #0]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	461a      	mov	r2, r3
 8006e68:	f000 fb72 	bl	8007550 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	2150      	movs	r1, #80	; 0x50
 8006e72:	4618      	mov	r0, r3
 8006e74:	f000 fc81 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 8006e78:	e02c      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	6818      	ldr	r0, [r3, #0]
 8006e7e:	683b      	ldr	r3, [r7, #0]
 8006e80:	6859      	ldr	r1, [r3, #4]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	68db      	ldr	r3, [r3, #12]
 8006e86:	461a      	mov	r2, r3
 8006e88:	f000 fbce 	bl	8007628 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	2160      	movs	r1, #96	; 0x60
 8006e92:	4618      	mov	r0, r3
 8006e94:	f000 fc71 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 8006e98:	e01c      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	6818      	ldr	r0, [r3, #0]
 8006e9e:	683b      	ldr	r3, [r7, #0]
 8006ea0:	6859      	ldr	r1, [r3, #4]
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	461a      	mov	r2, r3
 8006ea8:	f000 fb52 	bl	8007550 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	2140      	movs	r1, #64	; 0x40
 8006eb2:	4618      	mov	r0, r3
 8006eb4:	f000 fc61 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 8006eb8:	e00c      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681a      	ldr	r2, [r3, #0]
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	4619      	mov	r1, r3
 8006ec4:	4610      	mov	r0, r2
 8006ec6:	f000 fc58 	bl	800777a <TIM_ITRx_SetConfig>
      break;
 8006eca:	e003      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006ecc:	2301      	movs	r3, #1
 8006ece:	73fb      	strb	r3, [r7, #15]
      break;
 8006ed0:	e000      	b.n	8006ed4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006ed2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	2201      	movs	r2, #1
 8006ed8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	3710      	adds	r7, #16
 8006eea:	46bd      	mov	sp, r7
 8006eec:	bd80      	pop	{r7, pc}
	...

08006ef0 <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	b085      	sub	sp, #20
 8006ef4:	af00      	add	r7, sp, #0
 8006ef6:	6078      	str	r0, [r7, #4]
 8006ef8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8006efa:	2300      	movs	r3, #0
 8006efc:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8006efe:	683b      	ldr	r3, [r7, #0]
 8006f00:	2b0c      	cmp	r3, #12
 8006f02:	d831      	bhi.n	8006f68 <HAL_TIM_ReadCapturedValue+0x78>
 8006f04:	a201      	add	r2, pc, #4	; (adr r2, 8006f0c <HAL_TIM_ReadCapturedValue+0x1c>)
 8006f06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f0a:	bf00      	nop
 8006f0c:	08006f41 	.word	0x08006f41
 8006f10:	08006f69 	.word	0x08006f69
 8006f14:	08006f69 	.word	0x08006f69
 8006f18:	08006f69 	.word	0x08006f69
 8006f1c:	08006f4b 	.word	0x08006f4b
 8006f20:	08006f69 	.word	0x08006f69
 8006f24:	08006f69 	.word	0x08006f69
 8006f28:	08006f69 	.word	0x08006f69
 8006f2c:	08006f55 	.word	0x08006f55
 8006f30:	08006f69 	.word	0x08006f69
 8006f34:	08006f69 	.word	0x08006f69
 8006f38:	08006f69 	.word	0x08006f69
 8006f3c:	08006f5f 	.word	0x08006f5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f46:	60fb      	str	r3, [r7, #12]

      break;
 8006f48:	e00f      	b.n	8006f6a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f50:	60fb      	str	r3, [r7, #12]

      break;
 8006f52:	e00a      	b.n	8006f6a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f5a:	60fb      	str	r3, [r7, #12]

      break;
 8006f5c:	e005      	b.n	8006f6a <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f64:	60fb      	str	r3, [r7, #12]

      break;
 8006f66:	e000      	b.n	8006f6a <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8006f68:	bf00      	nop
  }

  return tmpreg;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
}
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	3714      	adds	r7, #20
 8006f70:	46bd      	mov	sp, r7
 8006f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f76:	4770      	bx	lr

08006f78 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006f80:	bf00      	nop
 8006f82:	370c      	adds	r7, #12
 8006f84:	46bd      	mov	sp, r7
 8006f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8a:	4770      	bx	lr

08006f8c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006f8c:	b480      	push	{r7}
 8006f8e:	b083      	sub	sp, #12
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006f94:	bf00      	nop
 8006f96:	370c      	adds	r7, #12
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f9e:	4770      	bx	lr

08006fa0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006fa0:	b480      	push	{r7}
 8006fa2:	b083      	sub	sp, #12
 8006fa4:	af00      	add	r7, sp, #0
 8006fa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006fa8:	bf00      	nop
 8006faa:	370c      	adds	r7, #12
 8006fac:	46bd      	mov	sp, r7
 8006fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb2:	4770      	bx	lr

08006fb4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006fb4:	b480      	push	{r7}
 8006fb6:	b083      	sub	sp, #12
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006fbc:	bf00      	nop
 8006fbe:	370c      	adds	r7, #12
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc6:	4770      	bx	lr

08006fc8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b085      	sub	sp, #20
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	6078      	str	r0, [r7, #4]
 8006fd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	4a40      	ldr	r2, [pc, #256]	; (80070dc <TIM_Base_SetConfig+0x114>)
 8006fdc:	4293      	cmp	r3, r2
 8006fde:	d013      	beq.n	8007008 <TIM_Base_SetConfig+0x40>
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006fe6:	d00f      	beq.n	8007008 <TIM_Base_SetConfig+0x40>
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	4a3d      	ldr	r2, [pc, #244]	; (80070e0 <TIM_Base_SetConfig+0x118>)
 8006fec:	4293      	cmp	r3, r2
 8006fee:	d00b      	beq.n	8007008 <TIM_Base_SetConfig+0x40>
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	4a3c      	ldr	r2, [pc, #240]	; (80070e4 <TIM_Base_SetConfig+0x11c>)
 8006ff4:	4293      	cmp	r3, r2
 8006ff6:	d007      	beq.n	8007008 <TIM_Base_SetConfig+0x40>
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	4a3b      	ldr	r2, [pc, #236]	; (80070e8 <TIM_Base_SetConfig+0x120>)
 8006ffc:	4293      	cmp	r3, r2
 8006ffe:	d003      	beq.n	8007008 <TIM_Base_SetConfig+0x40>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	4a3a      	ldr	r2, [pc, #232]	; (80070ec <TIM_Base_SetConfig+0x124>)
 8007004:	4293      	cmp	r3, r2
 8007006:	d108      	bne.n	800701a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800700e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	68fa      	ldr	r2, [r7, #12]
 8007016:	4313      	orrs	r3, r2
 8007018:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	4a2f      	ldr	r2, [pc, #188]	; (80070dc <TIM_Base_SetConfig+0x114>)
 800701e:	4293      	cmp	r3, r2
 8007020:	d02b      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007028:	d027      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	4a2c      	ldr	r2, [pc, #176]	; (80070e0 <TIM_Base_SetConfig+0x118>)
 800702e:	4293      	cmp	r3, r2
 8007030:	d023      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	4a2b      	ldr	r2, [pc, #172]	; (80070e4 <TIM_Base_SetConfig+0x11c>)
 8007036:	4293      	cmp	r3, r2
 8007038:	d01f      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	4a2a      	ldr	r2, [pc, #168]	; (80070e8 <TIM_Base_SetConfig+0x120>)
 800703e:	4293      	cmp	r3, r2
 8007040:	d01b      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	4a29      	ldr	r2, [pc, #164]	; (80070ec <TIM_Base_SetConfig+0x124>)
 8007046:	4293      	cmp	r3, r2
 8007048:	d017      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	4a28      	ldr	r2, [pc, #160]	; (80070f0 <TIM_Base_SetConfig+0x128>)
 800704e:	4293      	cmp	r3, r2
 8007050:	d013      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	4a27      	ldr	r2, [pc, #156]	; (80070f4 <TIM_Base_SetConfig+0x12c>)
 8007056:	4293      	cmp	r3, r2
 8007058:	d00f      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a26      	ldr	r2, [pc, #152]	; (80070f8 <TIM_Base_SetConfig+0x130>)
 800705e:	4293      	cmp	r3, r2
 8007060:	d00b      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	4a25      	ldr	r2, [pc, #148]	; (80070fc <TIM_Base_SetConfig+0x134>)
 8007066:	4293      	cmp	r3, r2
 8007068:	d007      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	4a24      	ldr	r2, [pc, #144]	; (8007100 <TIM_Base_SetConfig+0x138>)
 800706e:	4293      	cmp	r3, r2
 8007070:	d003      	beq.n	800707a <TIM_Base_SetConfig+0xb2>
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	4a23      	ldr	r2, [pc, #140]	; (8007104 <TIM_Base_SetConfig+0x13c>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d108      	bne.n	800708c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007080:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	68db      	ldr	r3, [r3, #12]
 8007086:	68fa      	ldr	r2, [r7, #12]
 8007088:	4313      	orrs	r3, r2
 800708a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	695b      	ldr	r3, [r3, #20]
 8007096:	4313      	orrs	r3, r2
 8007098:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	68fa      	ldr	r2, [r7, #12]
 800709e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	689a      	ldr	r2, [r3, #8]
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	681a      	ldr	r2, [r3, #0]
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	4a0a      	ldr	r2, [pc, #40]	; (80070dc <TIM_Base_SetConfig+0x114>)
 80070b4:	4293      	cmp	r3, r2
 80070b6:	d003      	beq.n	80070c0 <TIM_Base_SetConfig+0xf8>
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	4a0c      	ldr	r2, [pc, #48]	; (80070ec <TIM_Base_SetConfig+0x124>)
 80070bc:	4293      	cmp	r3, r2
 80070be:	d103      	bne.n	80070c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	691a      	ldr	r2, [r3, #16]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	615a      	str	r2, [r3, #20]
}
 80070ce:	bf00      	nop
 80070d0:	3714      	adds	r7, #20
 80070d2:	46bd      	mov	sp, r7
 80070d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d8:	4770      	bx	lr
 80070da:	bf00      	nop
 80070dc:	40010000 	.word	0x40010000
 80070e0:	40000400 	.word	0x40000400
 80070e4:	40000800 	.word	0x40000800
 80070e8:	40000c00 	.word	0x40000c00
 80070ec:	40010400 	.word	0x40010400
 80070f0:	40014000 	.word	0x40014000
 80070f4:	40014400 	.word	0x40014400
 80070f8:	40014800 	.word	0x40014800
 80070fc:	40001800 	.word	0x40001800
 8007100:	40001c00 	.word	0x40001c00
 8007104:	40002000 	.word	0x40002000

08007108 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007108:	b480      	push	{r7}
 800710a:	b087      	sub	sp, #28
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6a1b      	ldr	r3, [r3, #32]
 8007116:	f023 0201 	bic.w	r2, r3, #1
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a1b      	ldr	r3, [r3, #32]
 8007122:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	685b      	ldr	r3, [r3, #4]
 8007128:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	699b      	ldr	r3, [r3, #24]
 800712e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007136:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007138:	68fb      	ldr	r3, [r7, #12]
 800713a:	f023 0303 	bic.w	r3, r3, #3
 800713e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007140:	683b      	ldr	r3, [r7, #0]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	68fa      	ldr	r2, [r7, #12]
 8007146:	4313      	orrs	r3, r2
 8007148:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	f023 0302 	bic.w	r3, r3, #2
 8007150:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007152:	683b      	ldr	r3, [r7, #0]
 8007154:	689b      	ldr	r3, [r3, #8]
 8007156:	697a      	ldr	r2, [r7, #20]
 8007158:	4313      	orrs	r3, r2
 800715a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	4a20      	ldr	r2, [pc, #128]	; (80071e0 <TIM_OC1_SetConfig+0xd8>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d003      	beq.n	800716c <TIM_OC1_SetConfig+0x64>
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	4a1f      	ldr	r2, [pc, #124]	; (80071e4 <TIM_OC1_SetConfig+0xdc>)
 8007168:	4293      	cmp	r3, r2
 800716a:	d10c      	bne.n	8007186 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800716c:	697b      	ldr	r3, [r7, #20]
 800716e:	f023 0308 	bic.w	r3, r3, #8
 8007172:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	68db      	ldr	r3, [r3, #12]
 8007178:	697a      	ldr	r2, [r7, #20]
 800717a:	4313      	orrs	r3, r2
 800717c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800717e:	697b      	ldr	r3, [r7, #20]
 8007180:	f023 0304 	bic.w	r3, r3, #4
 8007184:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	4a15      	ldr	r2, [pc, #84]	; (80071e0 <TIM_OC1_SetConfig+0xd8>)
 800718a:	4293      	cmp	r3, r2
 800718c:	d003      	beq.n	8007196 <TIM_OC1_SetConfig+0x8e>
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	4a14      	ldr	r2, [pc, #80]	; (80071e4 <TIM_OC1_SetConfig+0xdc>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d111      	bne.n	80071ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800719c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800719e:	693b      	ldr	r3, [r7, #16]
 80071a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80071a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80071a6:	683b      	ldr	r3, [r7, #0]
 80071a8:	695b      	ldr	r3, [r3, #20]
 80071aa:	693a      	ldr	r2, [r7, #16]
 80071ac:	4313      	orrs	r3, r2
 80071ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	693a      	ldr	r2, [r7, #16]
 80071b6:	4313      	orrs	r3, r2
 80071b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	68fa      	ldr	r2, [r7, #12]
 80071c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80071c6:	683b      	ldr	r3, [r7, #0]
 80071c8:	685a      	ldr	r2, [r3, #4]
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	697a      	ldr	r2, [r7, #20]
 80071d2:	621a      	str	r2, [r3, #32]
}
 80071d4:	bf00      	nop
 80071d6:	371c      	adds	r7, #28
 80071d8:	46bd      	mov	sp, r7
 80071da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071de:	4770      	bx	lr
 80071e0:	40010000 	.word	0x40010000
 80071e4:	40010400 	.word	0x40010400

080071e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80071e8:	b480      	push	{r7}
 80071ea:	b087      	sub	sp, #28
 80071ec:	af00      	add	r7, sp, #0
 80071ee:	6078      	str	r0, [r7, #4]
 80071f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	f023 0210 	bic.w	r2, r3, #16
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	6a1b      	ldr	r3, [r3, #32]
 8007202:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	685b      	ldr	r3, [r3, #4]
 8007208:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	699b      	ldr	r3, [r3, #24]
 800720e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007216:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007218:	68fb      	ldr	r3, [r7, #12]
 800721a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800721e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007220:	683b      	ldr	r3, [r7, #0]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	021b      	lsls	r3, r3, #8
 8007226:	68fa      	ldr	r2, [r7, #12]
 8007228:	4313      	orrs	r3, r2
 800722a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	f023 0320 	bic.w	r3, r3, #32
 8007232:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	011b      	lsls	r3, r3, #4
 800723a:	697a      	ldr	r2, [r7, #20]
 800723c:	4313      	orrs	r3, r2
 800723e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	4a22      	ldr	r2, [pc, #136]	; (80072cc <TIM_OC2_SetConfig+0xe4>)
 8007244:	4293      	cmp	r3, r2
 8007246:	d003      	beq.n	8007250 <TIM_OC2_SetConfig+0x68>
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	4a21      	ldr	r2, [pc, #132]	; (80072d0 <TIM_OC2_SetConfig+0xe8>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d10d      	bne.n	800726c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007250:	697b      	ldr	r3, [r7, #20]
 8007252:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007256:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007258:	683b      	ldr	r3, [r7, #0]
 800725a:	68db      	ldr	r3, [r3, #12]
 800725c:	011b      	lsls	r3, r3, #4
 800725e:	697a      	ldr	r2, [r7, #20]
 8007260:	4313      	orrs	r3, r2
 8007262:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007264:	697b      	ldr	r3, [r7, #20]
 8007266:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800726a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	4a17      	ldr	r2, [pc, #92]	; (80072cc <TIM_OC2_SetConfig+0xe4>)
 8007270:	4293      	cmp	r3, r2
 8007272:	d003      	beq.n	800727c <TIM_OC2_SetConfig+0x94>
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	4a16      	ldr	r2, [pc, #88]	; (80072d0 <TIM_OC2_SetConfig+0xe8>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d113      	bne.n	80072a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800727c:	693b      	ldr	r3, [r7, #16]
 800727e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007282:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007284:	693b      	ldr	r3, [r7, #16]
 8007286:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800728a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800728c:	683b      	ldr	r3, [r7, #0]
 800728e:	695b      	ldr	r3, [r3, #20]
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	693a      	ldr	r2, [r7, #16]
 8007294:	4313      	orrs	r3, r2
 8007296:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007298:	683b      	ldr	r3, [r7, #0]
 800729a:	699b      	ldr	r3, [r3, #24]
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	693a      	ldr	r2, [r7, #16]
 80072a0:	4313      	orrs	r3, r2
 80072a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	693a      	ldr	r2, [r7, #16]
 80072a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	68fa      	ldr	r2, [r7, #12]
 80072ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80072b0:	683b      	ldr	r3, [r7, #0]
 80072b2:	685a      	ldr	r2, [r3, #4]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	697a      	ldr	r2, [r7, #20]
 80072bc:	621a      	str	r2, [r3, #32]
}
 80072be:	bf00      	nop
 80072c0:	371c      	adds	r7, #28
 80072c2:	46bd      	mov	sp, r7
 80072c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c8:	4770      	bx	lr
 80072ca:	bf00      	nop
 80072cc:	40010000 	.word	0x40010000
 80072d0:	40010400 	.word	0x40010400

080072d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b087      	sub	sp, #28
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6a1b      	ldr	r3, [r3, #32]
 80072e2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	6a1b      	ldr	r3, [r3, #32]
 80072ee:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	69db      	ldr	r3, [r3, #28]
 80072fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007302:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f023 0303 	bic.w	r3, r3, #3
 800730a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	4313      	orrs	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007316:	697b      	ldr	r3, [r7, #20]
 8007318:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800731c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800731e:	683b      	ldr	r3, [r7, #0]
 8007320:	689b      	ldr	r3, [r3, #8]
 8007322:	021b      	lsls	r3, r3, #8
 8007324:	697a      	ldr	r2, [r7, #20]
 8007326:	4313      	orrs	r3, r2
 8007328:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	4a21      	ldr	r2, [pc, #132]	; (80073b4 <TIM_OC3_SetConfig+0xe0>)
 800732e:	4293      	cmp	r3, r2
 8007330:	d003      	beq.n	800733a <TIM_OC3_SetConfig+0x66>
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	4a20      	ldr	r2, [pc, #128]	; (80073b8 <TIM_OC3_SetConfig+0xe4>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d10d      	bne.n	8007356 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007340:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007342:	683b      	ldr	r3, [r7, #0]
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	021b      	lsls	r3, r3, #8
 8007348:	697a      	ldr	r2, [r7, #20]
 800734a:	4313      	orrs	r3, r2
 800734c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007354:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	4a16      	ldr	r2, [pc, #88]	; (80073b4 <TIM_OC3_SetConfig+0xe0>)
 800735a:	4293      	cmp	r3, r2
 800735c:	d003      	beq.n	8007366 <TIM_OC3_SetConfig+0x92>
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	4a15      	ldr	r2, [pc, #84]	; (80073b8 <TIM_OC3_SetConfig+0xe4>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d113      	bne.n	800738e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007366:	693b      	ldr	r3, [r7, #16]
 8007368:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800736c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800736e:	693b      	ldr	r3, [r7, #16]
 8007370:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007374:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007376:	683b      	ldr	r3, [r7, #0]
 8007378:	695b      	ldr	r3, [r3, #20]
 800737a:	011b      	lsls	r3, r3, #4
 800737c:	693a      	ldr	r2, [r7, #16]
 800737e:	4313      	orrs	r3, r2
 8007380:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	011b      	lsls	r3, r3, #4
 8007388:	693a      	ldr	r2, [r7, #16]
 800738a:	4313      	orrs	r3, r2
 800738c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	693a      	ldr	r2, [r7, #16]
 8007392:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	68fa      	ldr	r2, [r7, #12]
 8007398:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	685a      	ldr	r2, [r3, #4]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	621a      	str	r2, [r3, #32]
}
 80073a8:	bf00      	nop
 80073aa:	371c      	adds	r7, #28
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	40010000 	.word	0x40010000
 80073b8:	40010400 	.word	0x40010400

080073bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80073bc:	b480      	push	{r7}
 80073be:	b087      	sub	sp, #28
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	6078      	str	r0, [r7, #4]
 80073c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a1b      	ldr	r3, [r3, #32]
 80073ca:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6a1b      	ldr	r3, [r3, #32]
 80073d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	685b      	ldr	r3, [r3, #4]
 80073dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	69db      	ldr	r3, [r3, #28]
 80073e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80073ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	021b      	lsls	r3, r3, #8
 80073fa:	68fa      	ldr	r2, [r7, #12]
 80073fc:	4313      	orrs	r3, r2
 80073fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007400:	693b      	ldr	r3, [r7, #16]
 8007402:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007406:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	689b      	ldr	r3, [r3, #8]
 800740c:	031b      	lsls	r3, r3, #12
 800740e:	693a      	ldr	r2, [r7, #16]
 8007410:	4313      	orrs	r3, r2
 8007412:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	4a12      	ldr	r2, [pc, #72]	; (8007460 <TIM_OC4_SetConfig+0xa4>)
 8007418:	4293      	cmp	r3, r2
 800741a:	d003      	beq.n	8007424 <TIM_OC4_SetConfig+0x68>
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	4a11      	ldr	r2, [pc, #68]	; (8007464 <TIM_OC4_SetConfig+0xa8>)
 8007420:	4293      	cmp	r3, r2
 8007422:	d109      	bne.n	8007438 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800742a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800742c:	683b      	ldr	r3, [r7, #0]
 800742e:	695b      	ldr	r3, [r3, #20]
 8007430:	019b      	lsls	r3, r3, #6
 8007432:	697a      	ldr	r2, [r7, #20]
 8007434:	4313      	orrs	r3, r2
 8007436:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	697a      	ldr	r2, [r7, #20]
 800743c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	68fa      	ldr	r2, [r7, #12]
 8007442:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	685a      	ldr	r2, [r3, #4]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	693a      	ldr	r2, [r7, #16]
 8007450:	621a      	str	r2, [r3, #32]
}
 8007452:	bf00      	nop
 8007454:	371c      	adds	r7, #28
 8007456:	46bd      	mov	sp, r7
 8007458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800745c:	4770      	bx	lr
 800745e:	bf00      	nop
 8007460:	40010000 	.word	0x40010000
 8007464:	40010400 	.word	0x40010400

08007468 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8007468:	b480      	push	{r7}
 800746a:	b087      	sub	sp, #28
 800746c:	af00      	add	r7, sp, #0
 800746e:	60f8      	str	r0, [r7, #12]
 8007470:	60b9      	str	r1, [r7, #8]
 8007472:	607a      	str	r2, [r7, #4]
 8007474:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007476:	68fb      	ldr	r3, [r7, #12]
 8007478:	6a1b      	ldr	r3, [r3, #32]
 800747a:	f023 0201 	bic.w	r2, r3, #1
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	699b      	ldr	r3, [r3, #24]
 8007486:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6a1b      	ldr	r3, [r3, #32]
 800748c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800748e:	68fb      	ldr	r3, [r7, #12]
 8007490:	4a28      	ldr	r2, [pc, #160]	; (8007534 <TIM_TI1_SetConfig+0xcc>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d01b      	beq.n	80074ce <TIM_TI1_SetConfig+0x66>
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800749c:	d017      	beq.n	80074ce <TIM_TI1_SetConfig+0x66>
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	4a25      	ldr	r2, [pc, #148]	; (8007538 <TIM_TI1_SetConfig+0xd0>)
 80074a2:	4293      	cmp	r3, r2
 80074a4:	d013      	beq.n	80074ce <TIM_TI1_SetConfig+0x66>
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	4a24      	ldr	r2, [pc, #144]	; (800753c <TIM_TI1_SetConfig+0xd4>)
 80074aa:	4293      	cmp	r3, r2
 80074ac:	d00f      	beq.n	80074ce <TIM_TI1_SetConfig+0x66>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	4a23      	ldr	r2, [pc, #140]	; (8007540 <TIM_TI1_SetConfig+0xd8>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d00b      	beq.n	80074ce <TIM_TI1_SetConfig+0x66>
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	4a22      	ldr	r2, [pc, #136]	; (8007544 <TIM_TI1_SetConfig+0xdc>)
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d007      	beq.n	80074ce <TIM_TI1_SetConfig+0x66>
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	4a21      	ldr	r2, [pc, #132]	; (8007548 <TIM_TI1_SetConfig+0xe0>)
 80074c2:	4293      	cmp	r3, r2
 80074c4:	d003      	beq.n	80074ce <TIM_TI1_SetConfig+0x66>
 80074c6:	68fb      	ldr	r3, [r7, #12]
 80074c8:	4a20      	ldr	r2, [pc, #128]	; (800754c <TIM_TI1_SetConfig+0xe4>)
 80074ca:	4293      	cmp	r3, r2
 80074cc:	d101      	bne.n	80074d2 <TIM_TI1_SetConfig+0x6a>
 80074ce:	2301      	movs	r3, #1
 80074d0:	e000      	b.n	80074d4 <TIM_TI1_SetConfig+0x6c>
 80074d2:	2300      	movs	r3, #0
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d008      	beq.n	80074ea <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80074d8:	697b      	ldr	r3, [r7, #20]
 80074da:	f023 0303 	bic.w	r3, r3, #3
 80074de:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80074e0:	697a      	ldr	r2, [r7, #20]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	617b      	str	r3, [r7, #20]
 80074e8:	e003      	b.n	80074f2 <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80074ea:	697b      	ldr	r3, [r7, #20]
 80074ec:	f043 0301 	orr.w	r3, r3, #1
 80074f0:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80074f2:	697b      	ldr	r3, [r7, #20]
 80074f4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80074f8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 80074fa:	683b      	ldr	r3, [r7, #0]
 80074fc:	011b      	lsls	r3, r3, #4
 80074fe:	b2db      	uxtb	r3, r3
 8007500:	697a      	ldr	r2, [r7, #20]
 8007502:	4313      	orrs	r3, r2
 8007504:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007506:	693b      	ldr	r3, [r7, #16]
 8007508:	f023 030a 	bic.w	r3, r3, #10
 800750c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	f003 030a 	and.w	r3, r3, #10
 8007514:	693a      	ldr	r2, [r7, #16]
 8007516:	4313      	orrs	r3, r2
 8007518:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	697a      	ldr	r2, [r7, #20]
 800751e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	693a      	ldr	r2, [r7, #16]
 8007524:	621a      	str	r2, [r3, #32]
}
 8007526:	bf00      	nop
 8007528:	371c      	adds	r7, #28
 800752a:	46bd      	mov	sp, r7
 800752c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007530:	4770      	bx	lr
 8007532:	bf00      	nop
 8007534:	40010000 	.word	0x40010000
 8007538:	40000400 	.word	0x40000400
 800753c:	40000800 	.word	0x40000800
 8007540:	40000c00 	.word	0x40000c00
 8007544:	40010400 	.word	0x40010400
 8007548:	40014000 	.word	0x40014000
 800754c:	40001800 	.word	0x40001800

08007550 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007550:	b480      	push	{r7}
 8007552:	b087      	sub	sp, #28
 8007554:	af00      	add	r7, sp, #0
 8007556:	60f8      	str	r0, [r7, #12]
 8007558:	60b9      	str	r1, [r7, #8]
 800755a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	6a1b      	ldr	r3, [r3, #32]
 8007560:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	6a1b      	ldr	r3, [r3, #32]
 8007566:	f023 0201 	bic.w	r2, r3, #1
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	699b      	ldr	r3, [r3, #24]
 8007572:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007574:	693b      	ldr	r3, [r7, #16]
 8007576:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800757a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	011b      	lsls	r3, r3, #4
 8007580:	693a      	ldr	r2, [r7, #16]
 8007582:	4313      	orrs	r3, r2
 8007584:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007586:	697b      	ldr	r3, [r7, #20]
 8007588:	f023 030a 	bic.w	r3, r3, #10
 800758c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800758e:	697a      	ldr	r2, [r7, #20]
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	4313      	orrs	r3, r2
 8007594:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	693a      	ldr	r2, [r7, #16]
 800759a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	697a      	ldr	r2, [r7, #20]
 80075a0:	621a      	str	r2, [r3, #32]
}
 80075a2:	bf00      	nop
 80075a4:	371c      	adds	r7, #28
 80075a6:	46bd      	mov	sp, r7
 80075a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ac:	4770      	bx	lr

080075ae <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80075ae:	b480      	push	{r7}
 80075b0:	b087      	sub	sp, #28
 80075b2:	af00      	add	r7, sp, #0
 80075b4:	60f8      	str	r0, [r7, #12]
 80075b6:	60b9      	str	r1, [r7, #8]
 80075b8:	607a      	str	r2, [r7, #4]
 80075ba:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	6a1b      	ldr	r3, [r3, #32]
 80075c0:	f023 0210 	bic.w	r2, r3, #16
 80075c4:	68fb      	ldr	r3, [r7, #12]
 80075c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	699b      	ldr	r3, [r3, #24]
 80075cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	6a1b      	ldr	r3, [r3, #32]
 80075d2:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	021b      	lsls	r3, r3, #8
 80075e0:	697a      	ldr	r2, [r7, #20]
 80075e2:	4313      	orrs	r3, r2
 80075e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80075e6:	697b      	ldr	r3, [r7, #20]
 80075e8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80075ec:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80075ee:	683b      	ldr	r3, [r7, #0]
 80075f0:	031b      	lsls	r3, r3, #12
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	697a      	ldr	r2, [r7, #20]
 80075f6:	4313      	orrs	r3, r2
 80075f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80075fa:	693b      	ldr	r3, [r7, #16]
 80075fc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007600:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 8007602:	68bb      	ldr	r3, [r7, #8]
 8007604:	011b      	lsls	r3, r3, #4
 8007606:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800760a:	693a      	ldr	r2, [r7, #16]
 800760c:	4313      	orrs	r3, r2
 800760e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	697a      	ldr	r2, [r7, #20]
 8007614:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	693a      	ldr	r2, [r7, #16]
 800761a:	621a      	str	r2, [r3, #32]
}
 800761c:	bf00      	nop
 800761e:	371c      	adds	r7, #28
 8007620:	46bd      	mov	sp, r7
 8007622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007626:	4770      	bx	lr

08007628 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007628:	b480      	push	{r7}
 800762a:	b087      	sub	sp, #28
 800762c:	af00      	add	r7, sp, #0
 800762e:	60f8      	str	r0, [r7, #12]
 8007630:	60b9      	str	r1, [r7, #8]
 8007632:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	6a1b      	ldr	r3, [r3, #32]
 8007638:	f023 0210 	bic.w	r2, r3, #16
 800763c:	68fb      	ldr	r3, [r7, #12]
 800763e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	699b      	ldr	r3, [r3, #24]
 8007644:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6a1b      	ldr	r3, [r3, #32]
 800764a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007652:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	031b      	lsls	r3, r3, #12
 8007658:	697a      	ldr	r2, [r7, #20]
 800765a:	4313      	orrs	r3, r2
 800765c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800765e:	693b      	ldr	r3, [r7, #16]
 8007660:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007664:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007666:	68bb      	ldr	r3, [r7, #8]
 8007668:	011b      	lsls	r3, r3, #4
 800766a:	693a      	ldr	r2, [r7, #16]
 800766c:	4313      	orrs	r3, r2
 800766e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	697a      	ldr	r2, [r7, #20]
 8007674:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	693a      	ldr	r2, [r7, #16]
 800767a:	621a      	str	r2, [r3, #32]
}
 800767c:	bf00      	nop
 800767e:	371c      	adds	r7, #28
 8007680:	46bd      	mov	sp, r7
 8007682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007686:	4770      	bx	lr

08007688 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007688:	b480      	push	{r7}
 800768a:	b087      	sub	sp, #28
 800768c:	af00      	add	r7, sp, #0
 800768e:	60f8      	str	r0, [r7, #12]
 8007690:	60b9      	str	r1, [r7, #8]
 8007692:	607a      	str	r2, [r7, #4]
 8007694:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007696:	68fb      	ldr	r3, [r7, #12]
 8007698:	6a1b      	ldr	r3, [r3, #32]
 800769a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800769e:	68fb      	ldr	r3, [r7, #12]
 80076a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	69db      	ldr	r3, [r3, #28]
 80076a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6a1b      	ldr	r3, [r3, #32]
 80076ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 80076ae:	697b      	ldr	r3, [r7, #20]
 80076b0:	f023 0303 	bic.w	r3, r3, #3
 80076b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 80076b6:	697a      	ldr	r2, [r7, #20]
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	4313      	orrs	r3, r2
 80076bc:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 80076be:	697b      	ldr	r3, [r7, #20]
 80076c0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80076c4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 80076c6:	683b      	ldr	r3, [r7, #0]
 80076c8:	011b      	lsls	r3, r3, #4
 80076ca:	b2db      	uxtb	r3, r3
 80076cc:	697a      	ldr	r2, [r7, #20]
 80076ce:	4313      	orrs	r3, r2
 80076d0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 80076d8:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 80076da:	68bb      	ldr	r3, [r7, #8]
 80076dc:	021b      	lsls	r3, r3, #8
 80076de:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 80076e2:	693a      	ldr	r2, [r7, #16]
 80076e4:	4313      	orrs	r3, r2
 80076e6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	697a      	ldr	r2, [r7, #20]
 80076ec:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	693a      	ldr	r2, [r7, #16]
 80076f2:	621a      	str	r2, [r3, #32]
}
 80076f4:	bf00      	nop
 80076f6:	371c      	adds	r7, #28
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr

08007700 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8007700:	b480      	push	{r7}
 8007702:	b087      	sub	sp, #28
 8007704:	af00      	add	r7, sp, #0
 8007706:	60f8      	str	r0, [r7, #12]
 8007708:	60b9      	str	r1, [r7, #8]
 800770a:	607a      	str	r2, [r7, #4]
 800770c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800770e:	68fb      	ldr	r3, [r7, #12]
 8007710:	6a1b      	ldr	r3, [r3, #32]
 8007712:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	69db      	ldr	r3, [r3, #28]
 800771e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007720:	68fb      	ldr	r3, [r7, #12]
 8007722:	6a1b      	ldr	r3, [r3, #32]
 8007724:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8007726:	697b      	ldr	r3, [r7, #20]
 8007728:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800772c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	021b      	lsls	r3, r3, #8
 8007732:	697a      	ldr	r2, [r7, #20]
 8007734:	4313      	orrs	r3, r2
 8007736:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 8007738:	697b      	ldr	r3, [r7, #20]
 800773a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800773e:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	031b      	lsls	r3, r3, #12
 8007744:	b29b      	uxth	r3, r3
 8007746:	697a      	ldr	r2, [r7, #20]
 8007748:	4313      	orrs	r3, r2
 800774a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800774c:	693b      	ldr	r3, [r7, #16]
 800774e:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 8007752:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	031b      	lsls	r3, r3, #12
 8007758:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800775c:	693a      	ldr	r2, [r7, #16]
 800775e:	4313      	orrs	r3, r2
 8007760:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	697a      	ldr	r2, [r7, #20]
 8007766:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	693a      	ldr	r2, [r7, #16]
 800776c:	621a      	str	r2, [r3, #32]
}
 800776e:	bf00      	nop
 8007770:	371c      	adds	r7, #28
 8007772:	46bd      	mov	sp, r7
 8007774:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007778:	4770      	bx	lr

0800777a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800777a:	b480      	push	{r7}
 800777c:	b085      	sub	sp, #20
 800777e:	af00      	add	r7, sp, #0
 8007780:	6078      	str	r0, [r7, #4]
 8007782:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	689b      	ldr	r3, [r3, #8]
 8007788:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007790:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007792:	683a      	ldr	r2, [r7, #0]
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	4313      	orrs	r3, r2
 8007798:	f043 0307 	orr.w	r3, r3, #7
 800779c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	68fa      	ldr	r2, [r7, #12]
 80077a2:	609a      	str	r2, [r3, #8]
}
 80077a4:	bf00      	nop
 80077a6:	3714      	adds	r7, #20
 80077a8:	46bd      	mov	sp, r7
 80077aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ae:	4770      	bx	lr

080077b0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80077b0:	b480      	push	{r7}
 80077b2:	b087      	sub	sp, #28
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	60f8      	str	r0, [r7, #12]
 80077b8:	60b9      	str	r1, [r7, #8]
 80077ba:	607a      	str	r2, [r7, #4]
 80077bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	689b      	ldr	r3, [r3, #8]
 80077c2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80077c4:	697b      	ldr	r3, [r7, #20]
 80077c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80077ca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80077cc:	683b      	ldr	r3, [r7, #0]
 80077ce:	021a      	lsls	r2, r3, #8
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	431a      	orrs	r2, r3
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	4313      	orrs	r3, r2
 80077d8:	697a      	ldr	r2, [r7, #20]
 80077da:	4313      	orrs	r3, r2
 80077dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	697a      	ldr	r2, [r7, #20]
 80077e2:	609a      	str	r2, [r3, #8]
}
 80077e4:	bf00      	nop
 80077e6:	371c      	adds	r7, #28
 80077e8:	46bd      	mov	sp, r7
 80077ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077ee:	4770      	bx	lr

080077f0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80077f0:	b480      	push	{r7}
 80077f2:	b087      	sub	sp, #28
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	60f8      	str	r0, [r7, #12]
 80077f8:	60b9      	str	r1, [r7, #8]
 80077fa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	f003 031f 	and.w	r3, r3, #31
 8007802:	2201      	movs	r2, #1
 8007804:	fa02 f303 	lsl.w	r3, r2, r3
 8007808:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	6a1a      	ldr	r2, [r3, #32]
 800780e:	697b      	ldr	r3, [r7, #20]
 8007810:	43db      	mvns	r3, r3
 8007812:	401a      	ands	r2, r3
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6a1a      	ldr	r2, [r3, #32]
 800781c:	68bb      	ldr	r3, [r7, #8]
 800781e:	f003 031f 	and.w	r3, r3, #31
 8007822:	6879      	ldr	r1, [r7, #4]
 8007824:	fa01 f303 	lsl.w	r3, r1, r3
 8007828:	431a      	orrs	r2, r3
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	621a      	str	r2, [r3, #32]
}
 800782e:	bf00      	nop
 8007830:	371c      	adds	r7, #28
 8007832:	46bd      	mov	sp, r7
 8007834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007838:	4770      	bx	lr
	...

0800783c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800783c:	b480      	push	{r7}
 800783e:	b085      	sub	sp, #20
 8007840:	af00      	add	r7, sp, #0
 8007842:	6078      	str	r0, [r7, #4]
 8007844:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800784c:	2b01      	cmp	r3, #1
 800784e:	d101      	bne.n	8007854 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007850:	2302      	movs	r3, #2
 8007852:	e05a      	b.n	800790a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2201      	movs	r2, #1
 8007858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	2202      	movs	r2, #2
 8007860:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	685b      	ldr	r3, [r3, #4]
 800786a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800787a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	4313      	orrs	r3, r2
 8007884:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	68fa      	ldr	r2, [r7, #12]
 800788c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	4a21      	ldr	r2, [pc, #132]	; (8007918 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d022      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80078a0:	d01d      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	4a1d      	ldr	r2, [pc, #116]	; (800791c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80078a8:	4293      	cmp	r3, r2
 80078aa:	d018      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a1b      	ldr	r2, [pc, #108]	; (8007920 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d013      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	4a1a      	ldr	r2, [pc, #104]	; (8007924 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 80078bc:	4293      	cmp	r3, r2
 80078be:	d00e      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	4a18      	ldr	r2, [pc, #96]	; (8007928 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 80078c6:	4293      	cmp	r3, r2
 80078c8:	d009      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a17      	ldr	r2, [pc, #92]	; (800792c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80078d0:	4293      	cmp	r3, r2
 80078d2:	d004      	beq.n	80078de <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	4a15      	ldr	r2, [pc, #84]	; (8007930 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d10c      	bne.n	80078f8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80078de:	68bb      	ldr	r3, [r7, #8]
 80078e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80078e4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	685b      	ldr	r3, [r3, #4]
 80078ea:	68ba      	ldr	r2, [r7, #8]
 80078ec:	4313      	orrs	r3, r2
 80078ee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	68ba      	ldr	r2, [r7, #8]
 80078f6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	2201      	movs	r2, #1
 80078fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2200      	movs	r2, #0
 8007904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007908:	2300      	movs	r3, #0
}
 800790a:	4618      	mov	r0, r3
 800790c:	3714      	adds	r7, #20
 800790e:	46bd      	mov	sp, r7
 8007910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007914:	4770      	bx	lr
 8007916:	bf00      	nop
 8007918:	40010000 	.word	0x40010000
 800791c:	40000400 	.word	0x40000400
 8007920:	40000800 	.word	0x40000800
 8007924:	40000c00 	.word	0x40000c00
 8007928:	40010400 	.word	0x40010400
 800792c:	40014000 	.word	0x40014000
 8007930:	40001800 	.word	0x40001800

08007934 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007934:	b480      	push	{r7}
 8007936:	b083      	sub	sp, #12
 8007938:	af00      	add	r7, sp, #0
 800793a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800793c:	bf00      	nop
 800793e:	370c      	adds	r7, #12
 8007940:	46bd      	mov	sp, r7
 8007942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007946:	4770      	bx	lr

08007948 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007948:	b480      	push	{r7}
 800794a:	b083      	sub	sp, #12
 800794c:	af00      	add	r7, sp, #0
 800794e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007950:	bf00      	nop
 8007952:	370c      	adds	r7, #12
 8007954:	46bd      	mov	sp, r7
 8007956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795a:	4770      	bx	lr

0800795c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d101      	bne.n	800796e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800796a:	2301      	movs	r3, #1
 800796c:	e03f      	b.n	80079ee <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007974:	b2db      	uxtb	r3, r3
 8007976:	2b00      	cmp	r3, #0
 8007978:	d106      	bne.n	8007988 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	2200      	movs	r2, #0
 800797e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	f7fb ff72 	bl	800386c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2224      	movs	r2, #36	; 0x24
 800798c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	68da      	ldr	r2, [r3, #12]
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800799e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 fddf 	bl	8008564 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	691a      	ldr	r2, [r3, #16]
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80079b4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	681b      	ldr	r3, [r3, #0]
 80079ba:	695a      	ldr	r2, [r3, #20]
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80079c4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	68da      	ldr	r2, [r3, #12]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80079d4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	2200      	movs	r2, #0
 80079da:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	2220      	movs	r2, #32
 80079e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	2220      	movs	r2, #32
 80079e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3708      	adds	r7, #8
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b08a      	sub	sp, #40	; 0x28
 80079fa:	af02      	add	r7, sp, #8
 80079fc:	60f8      	str	r0, [r7, #12]
 80079fe:	60b9      	str	r1, [r7, #8]
 8007a00:	603b      	str	r3, [r7, #0]
 8007a02:	4613      	mov	r3, r2
 8007a04:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007a06:	2300      	movs	r3, #0
 8007a08:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a0a:	68fb      	ldr	r3, [r7, #12]
 8007a0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	2b20      	cmp	r3, #32
 8007a14:	d17c      	bne.n	8007b10 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d002      	beq.n	8007a22 <HAL_UART_Transmit+0x2c>
 8007a1c:	88fb      	ldrh	r3, [r7, #6]
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d101      	bne.n	8007a26 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	e075      	b.n	8007b12 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a2c:	2b01      	cmp	r3, #1
 8007a2e:	d101      	bne.n	8007a34 <HAL_UART_Transmit+0x3e>
 8007a30:	2302      	movs	r3, #2
 8007a32:	e06e      	b.n	8007b12 <HAL_UART_Transmit+0x11c>
 8007a34:	68fb      	ldr	r3, [r7, #12]
 8007a36:	2201      	movs	r2, #1
 8007a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	2200      	movs	r2, #0
 8007a40:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	2221      	movs	r2, #33	; 0x21
 8007a46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007a4a:	f7fc f88b 	bl	8003b64 <HAL_GetTick>
 8007a4e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	88fa      	ldrh	r2, [r7, #6]
 8007a54:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	88fa      	ldrh	r2, [r7, #6]
 8007a5a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a64:	d108      	bne.n	8007a78 <HAL_UART_Transmit+0x82>
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	691b      	ldr	r3, [r3, #16]
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d104      	bne.n	8007a78 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007a72:	68bb      	ldr	r3, [r7, #8]
 8007a74:	61bb      	str	r3, [r7, #24]
 8007a76:	e003      	b.n	8007a80 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	2200      	movs	r2, #0
 8007a84:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8007a88:	e02a      	b.n	8007ae0 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007a8a:	683b      	ldr	r3, [r7, #0]
 8007a8c:	9300      	str	r3, [sp, #0]
 8007a8e:	697b      	ldr	r3, [r7, #20]
 8007a90:	2200      	movs	r2, #0
 8007a92:	2180      	movs	r1, #128	; 0x80
 8007a94:	68f8      	ldr	r0, [r7, #12]
 8007a96:	f000 fb1f 	bl	80080d8 <UART_WaitOnFlagUntilTimeout>
 8007a9a:	4603      	mov	r3, r0
 8007a9c:	2b00      	cmp	r3, #0
 8007a9e:	d001      	beq.n	8007aa4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8007aa0:	2303      	movs	r3, #3
 8007aa2:	e036      	b.n	8007b12 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8007aa4:	69fb      	ldr	r3, [r7, #28]
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	d10b      	bne.n	8007ac2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	881b      	ldrh	r3, [r3, #0]
 8007aae:	461a      	mov	r2, r3
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	681b      	ldr	r3, [r3, #0]
 8007ab4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007ab8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007aba:	69bb      	ldr	r3, [r7, #24]
 8007abc:	3302      	adds	r3, #2
 8007abe:	61bb      	str	r3, [r7, #24]
 8007ac0:	e007      	b.n	8007ad2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007ac2:	69fb      	ldr	r3, [r7, #28]
 8007ac4:	781a      	ldrb	r2, [r3, #0]
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007acc:	69fb      	ldr	r3, [r7, #28]
 8007ace:	3301      	adds	r3, #1
 8007ad0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ad6:	b29b      	uxth	r3, r3
 8007ad8:	3b01      	subs	r3, #1
 8007ada:	b29a      	uxth	r2, r3
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007ae4:	b29b      	uxth	r3, r3
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d1cf      	bne.n	8007a8a <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	9300      	str	r3, [sp, #0]
 8007aee:	697b      	ldr	r3, [r7, #20]
 8007af0:	2200      	movs	r2, #0
 8007af2:	2140      	movs	r1, #64	; 0x40
 8007af4:	68f8      	ldr	r0, [r7, #12]
 8007af6:	f000 faef 	bl	80080d8 <UART_WaitOnFlagUntilTimeout>
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e006      	b.n	8007b12 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	2220      	movs	r2, #32
 8007b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	e000      	b.n	8007b12 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8007b10:	2302      	movs	r3, #2
  }
}
 8007b12:	4618      	mov	r0, r3
 8007b14:	3720      	adds	r7, #32
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}

08007b1a <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007b1a:	b580      	push	{r7, lr}
 8007b1c:	b084      	sub	sp, #16
 8007b1e:	af00      	add	r7, sp, #0
 8007b20:	60f8      	str	r0, [r7, #12]
 8007b22:	60b9      	str	r1, [r7, #8]
 8007b24:	4613      	mov	r3, r2
 8007b26:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	2b20      	cmp	r3, #32
 8007b32:	d11d      	bne.n	8007b70 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007b34:	68bb      	ldr	r3, [r7, #8]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d002      	beq.n	8007b40 <HAL_UART_Receive_IT+0x26>
 8007b3a:	88fb      	ldrh	r3, [r7, #6]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d101      	bne.n	8007b44 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007b40:	2301      	movs	r3, #1
 8007b42:	e016      	b.n	8007b72 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d101      	bne.n	8007b52 <HAL_UART_Receive_IT+0x38>
 8007b4e:	2302      	movs	r3, #2
 8007b50:	e00f      	b.n	8007b72 <HAL_UART_Receive_IT+0x58>
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	2201      	movs	r2, #1
 8007b56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2200      	movs	r2, #0
 8007b5e:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007b60:	88fb      	ldrh	r3, [r7, #6]
 8007b62:	461a      	mov	r2, r3
 8007b64:	68b9      	ldr	r1, [r7, #8]
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f000 fb24 	bl	80081b4 <UART_Start_Receive_IT>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	e000      	b.n	8007b72 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007b70:	2302      	movs	r3, #2
  }
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3710      	adds	r7, #16
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
	...

08007b7c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007b7c:	b580      	push	{r7, lr}
 8007b7e:	b0ba      	sub	sp, #232	; 0xe8
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	681b      	ldr	r3, [r3, #0]
 8007b88:	681b      	ldr	r3, [r3, #0]
 8007b8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68db      	ldr	r3, [r3, #12]
 8007b94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8007ba2:	2300      	movs	r3, #0
 8007ba4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8007ba8:	2300      	movs	r3, #0
 8007baa:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007bae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bb2:	f003 030f 	and.w	r3, r3, #15
 8007bb6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8007bba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d10f      	bne.n	8007be2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007bc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007bc6:	f003 0320 	and.w	r3, r3, #32
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d009      	beq.n	8007be2 <HAL_UART_IRQHandler+0x66>
 8007bce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bd2:	f003 0320 	and.w	r3, r3, #32
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d003      	beq.n	8007be2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8007bda:	6878      	ldr	r0, [r7, #4]
 8007bdc:	f000 fc07 	bl	80083ee <UART_Receive_IT>
      return;
 8007be0:	e256      	b.n	8008090 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8007be2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f000 80de 	beq.w	8007da8 <HAL_UART_IRQHandler+0x22c>
 8007bec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007bf0:	f003 0301 	and.w	r3, r3, #1
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d106      	bne.n	8007c06 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007bf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007bfc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007c00:	2b00      	cmp	r3, #0
 8007c02:	f000 80d1 	beq.w	8007da8 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007c06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c0a:	f003 0301 	and.w	r3, r3, #1
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d00b      	beq.n	8007c2a <HAL_UART_IRQHandler+0xae>
 8007c12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c16:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d005      	beq.n	8007c2a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c22:	f043 0201 	orr.w	r2, r3, #1
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c2e:	f003 0304 	and.w	r3, r3, #4
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d00b      	beq.n	8007c4e <HAL_UART_IRQHandler+0xd2>
 8007c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c3a:	f003 0301 	and.w	r3, r3, #1
 8007c3e:	2b00      	cmp	r3, #0
 8007c40:	d005      	beq.n	8007c4e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c46:	f043 0202 	orr.w	r2, r3, #2
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007c4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c52:	f003 0302 	and.w	r3, r3, #2
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d00b      	beq.n	8007c72 <HAL_UART_IRQHandler+0xf6>
 8007c5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c5e:	f003 0301 	and.w	r3, r3, #1
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d005      	beq.n	8007c72 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c6a:	f043 0204 	orr.w	r2, r3, #4
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007c72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007c76:	f003 0308 	and.w	r3, r3, #8
 8007c7a:	2b00      	cmp	r3, #0
 8007c7c:	d011      	beq.n	8007ca2 <HAL_UART_IRQHandler+0x126>
 8007c7e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007c82:	f003 0320 	and.w	r3, r3, #32
 8007c86:	2b00      	cmp	r3, #0
 8007c88:	d105      	bne.n	8007c96 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007c8a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007c8e:	f003 0301 	and.w	r3, r3, #1
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d005      	beq.n	8007ca2 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007c96:	687b      	ldr	r3, [r7, #4]
 8007c98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c9a:	f043 0208 	orr.w	r2, r3, #8
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	f000 81ed 	beq.w	8008086 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007cac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007cb0:	f003 0320 	and.w	r3, r3, #32
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	d008      	beq.n	8007cca <HAL_UART_IRQHandler+0x14e>
 8007cb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007cbc:	f003 0320 	and.w	r3, r3, #32
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d002      	beq.n	8007cca <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8007cc4:	6878      	ldr	r0, [r7, #4]
 8007cc6:	f000 fb92 	bl	80083ee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	681b      	ldr	r3, [r3, #0]
 8007cce:	695b      	ldr	r3, [r3, #20]
 8007cd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007cd4:	2b40      	cmp	r3, #64	; 0x40
 8007cd6:	bf0c      	ite	eq
 8007cd8:	2301      	moveq	r3, #1
 8007cda:	2300      	movne	r3, #0
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ce6:	f003 0308 	and.w	r3, r3, #8
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d103      	bne.n	8007cf6 <HAL_UART_IRQHandler+0x17a>
 8007cee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d04f      	beq.n	8007d96 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 fa9a 	bl	8008230 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	695b      	ldr	r3, [r3, #20]
 8007d02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007d06:	2b40      	cmp	r3, #64	; 0x40
 8007d08:	d141      	bne.n	8007d8e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	3314      	adds	r3, #20
 8007d10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007d18:	e853 3f00 	ldrex	r3, [r3]
 8007d1c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8007d20:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007d24:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007d28:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	3314      	adds	r3, #20
 8007d32:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007d36:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007d3a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d3e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8007d42:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007d46:	e841 2300 	strex	r3, r2, [r1]
 8007d4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8007d4e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d1d9      	bne.n	8007d0a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	d013      	beq.n	8007d86 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d62:	4a7d      	ldr	r2, [pc, #500]	; (8007f58 <HAL_UART_IRQHandler+0x3dc>)
 8007d64:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007d66:	687b      	ldr	r3, [r7, #4]
 8007d68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d6a:	4618      	mov	r0, r3
 8007d6c:	f7fc f8ab 	bl	8003ec6 <HAL_DMA_Abort_IT>
 8007d70:	4603      	mov	r3, r0
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d016      	beq.n	8007da4 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007d76:	687b      	ldr	r3, [r7, #4]
 8007d78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007d7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007d7c:	687a      	ldr	r2, [r7, #4]
 8007d7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007d80:	4610      	mov	r0, r2
 8007d82:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d84:	e00e      	b.n	8007da4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007d86:	6878      	ldr	r0, [r7, #4]
 8007d88:	f000 f990 	bl	80080ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d8c:	e00a      	b.n	8007da4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007d8e:	6878      	ldr	r0, [r7, #4]
 8007d90:	f000 f98c 	bl	80080ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d94:	e006      	b.n	8007da4 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007d96:	6878      	ldr	r0, [r7, #4]
 8007d98:	f000 f988 	bl	80080ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	2200      	movs	r2, #0
 8007da0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007da2:	e170      	b.n	8008086 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007da4:	bf00      	nop
    return;
 8007da6:	e16e      	b.n	8008086 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dac:	2b01      	cmp	r3, #1
 8007dae:	f040 814a 	bne.w	8008046 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007db2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007db6:	f003 0310 	and.w	r3, r3, #16
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	f000 8143 	beq.w	8008046 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8007dc0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007dc4:	f003 0310 	and.w	r3, r3, #16
 8007dc8:	2b00      	cmp	r3, #0
 8007dca:	f000 813c 	beq.w	8008046 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007dce:	2300      	movs	r3, #0
 8007dd0:	60bb      	str	r3, [r7, #8]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	60bb      	str	r3, [r7, #8]
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	685b      	ldr	r3, [r3, #4]
 8007de0:	60bb      	str	r3, [r7, #8]
 8007de2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	695b      	ldr	r3, [r3, #20]
 8007dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007dee:	2b40      	cmp	r3, #64	; 0x40
 8007df0:	f040 80b4 	bne.w	8007f5c <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007df8:	681b      	ldr	r3, [r3, #0]
 8007dfa:	685b      	ldr	r3, [r3, #4]
 8007dfc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007e00:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 8140 	beq.w	800808a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007e0e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007e12:	429a      	cmp	r2, r3
 8007e14:	f080 8139 	bcs.w	800808a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8007e1e:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e24:	69db      	ldr	r3, [r3, #28]
 8007e26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007e2a:	f000 8088 	beq.w	8007f3e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	330c      	adds	r3, #12
 8007e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e38:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007e3c:	e853 3f00 	ldrex	r3, [r3]
 8007e40:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007e44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007e48:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	330c      	adds	r3, #12
 8007e56:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007e5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007e5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e62:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007e66:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007e6a:	e841 2300 	strex	r3, r2, [r1]
 8007e6e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8007e72:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007e76:	2b00      	cmp	r3, #0
 8007e78:	d1d9      	bne.n	8007e2e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	3314      	adds	r3, #20
 8007e80:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e82:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007e84:	e853 3f00 	ldrex	r3, [r3]
 8007e88:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007e8a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007e8c:	f023 0301 	bic.w	r3, r3, #1
 8007e90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	3314      	adds	r3, #20
 8007e9a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007e9e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8007ea2:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ea4:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8007ea6:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8007eaa:	e841 2300 	strex	r3, r2, [r1]
 8007eae:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8007eb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8007eb2:	2b00      	cmp	r3, #0
 8007eb4:	d1e1      	bne.n	8007e7a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3314      	adds	r3, #20
 8007ebc:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ebe:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8007ec0:	e853 3f00 	ldrex	r3, [r3]
 8007ec4:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8007ec6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007ec8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ecc:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	3314      	adds	r3, #20
 8007ed6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8007eda:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007edc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ede:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8007ee0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8007ee2:	e841 2300 	strex	r3, r2, [r1]
 8007ee6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8007ee8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d1e3      	bne.n	8007eb6 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2220      	movs	r2, #32
 8007ef2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	2200      	movs	r2, #0
 8007efa:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	330c      	adds	r3, #12
 8007f02:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007f06:	e853 3f00 	ldrex	r3, [r3]
 8007f0a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007f0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007f0e:	f023 0310 	bic.w	r3, r3, #16
 8007f12:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	330c      	adds	r3, #12
 8007f1c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8007f20:	65ba      	str	r2, [r7, #88]	; 0x58
 8007f22:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f24:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007f26:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007f28:	e841 2300 	strex	r3, r2, [r1]
 8007f2c:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8007f2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d1e3      	bne.n	8007efc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f7fb ff54 	bl	8003de6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f46:	b29b      	uxth	r3, r3
 8007f48:	1ad3      	subs	r3, r2, r3
 8007f4a:	b29b      	uxth	r3, r3
 8007f4c:	4619      	mov	r1, r3
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f000 f8b6 	bl	80080c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007f54:	e099      	b.n	800808a <HAL_UART_IRQHandler+0x50e>
 8007f56:	bf00      	nop
 8007f58:	080082f7 	.word	0x080082f7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	1ad3      	subs	r3, r2, r3
 8007f68:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007f70:	b29b      	uxth	r3, r3
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	f000 808b 	beq.w	800808e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007f78:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	f000 8086 	beq.w	800808e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	330c      	adds	r3, #12
 8007f88:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007f8c:	e853 3f00 	ldrex	r3, [r3]
 8007f90:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007f92:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007f94:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007f98:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	330c      	adds	r3, #12
 8007fa2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8007fa6:	647a      	str	r2, [r7, #68]	; 0x44
 8007fa8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007faa:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007fac:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007fae:	e841 2300 	strex	r3, r2, [r1]
 8007fb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007fb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d1e3      	bne.n	8007f82 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	3314      	adds	r3, #20
 8007fc0:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007fc4:	e853 3f00 	ldrex	r3, [r3]
 8007fc8:	623b      	str	r3, [r7, #32]
   return(result);
 8007fca:	6a3b      	ldr	r3, [r7, #32]
 8007fcc:	f023 0301 	bic.w	r3, r3, #1
 8007fd0:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	3314      	adds	r3, #20
 8007fda:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8007fde:	633a      	str	r2, [r7, #48]	; 0x30
 8007fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fe2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007fe4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007fe6:	e841 2300 	strex	r3, r2, [r1]
 8007fea:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007fec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d1e3      	bne.n	8007fba <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2220      	movs	r2, #32
 8007ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	330c      	adds	r3, #12
 8008006:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008008:	693b      	ldr	r3, [r7, #16]
 800800a:	e853 3f00 	ldrex	r3, [r3]
 800800e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	f023 0310 	bic.w	r3, r3, #16
 8008016:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	330c      	adds	r3, #12
 8008020:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008024:	61fa      	str	r2, [r7, #28]
 8008026:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008028:	69b9      	ldr	r1, [r7, #24]
 800802a:	69fa      	ldr	r2, [r7, #28]
 800802c:	e841 2300 	strex	r3, r2, [r1]
 8008030:	617b      	str	r3, [r7, #20]
   return(result);
 8008032:	697b      	ldr	r3, [r7, #20]
 8008034:	2b00      	cmp	r3, #0
 8008036:	d1e3      	bne.n	8008000 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008038:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800803c:	4619      	mov	r1, r3
 800803e:	6878      	ldr	r0, [r7, #4]
 8008040:	f000 f83e 	bl	80080c0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008044:	e023      	b.n	800808e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008046:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800804a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800804e:	2b00      	cmp	r3, #0
 8008050:	d009      	beq.n	8008066 <HAL_UART_IRQHandler+0x4ea>
 8008052:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008056:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800805a:	2b00      	cmp	r3, #0
 800805c:	d003      	beq.n	8008066 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800805e:	6878      	ldr	r0, [r7, #4]
 8008060:	f000 f95d 	bl	800831e <UART_Transmit_IT>
    return;
 8008064:	e014      	b.n	8008090 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800806a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00e      	beq.n	8008090 <HAL_UART_IRQHandler+0x514>
 8008072:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008076:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800807a:	2b00      	cmp	r3, #0
 800807c:	d008      	beq.n	8008090 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800807e:	6878      	ldr	r0, [r7, #4]
 8008080:	f000 f99d 	bl	80083be <UART_EndTransmit_IT>
    return;
 8008084:	e004      	b.n	8008090 <HAL_UART_IRQHandler+0x514>
    return;
 8008086:	bf00      	nop
 8008088:	e002      	b.n	8008090 <HAL_UART_IRQHandler+0x514>
      return;
 800808a:	bf00      	nop
 800808c:	e000      	b.n	8008090 <HAL_UART_IRQHandler+0x514>
      return;
 800808e:	bf00      	nop
  }
}
 8008090:	37e8      	adds	r7, #232	; 0xe8
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop

08008098 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80080a0:	bf00      	nop
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	460b      	mov	r3, r1
 80080ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b090      	sub	sp, #64	; 0x40
 80080dc:	af00      	add	r7, sp, #0
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	60b9      	str	r1, [r7, #8]
 80080e2:	603b      	str	r3, [r7, #0]
 80080e4:	4613      	mov	r3, r2
 80080e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80080e8:	e050      	b.n	800818c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80080ea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80080f0:	d04c      	beq.n	800818c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80080f2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d007      	beq.n	8008108 <UART_WaitOnFlagUntilTimeout+0x30>
 80080f8:	f7fb fd34 	bl	8003b64 <HAL_GetTick>
 80080fc:	4602      	mov	r2, r0
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	1ad3      	subs	r3, r2, r3
 8008102:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008104:	429a      	cmp	r2, r3
 8008106:	d241      	bcs.n	800818c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	330c      	adds	r3, #12
 800810e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008110:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008112:	e853 3f00 	ldrex	r3, [r3]
 8008116:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800811a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800811e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	330c      	adds	r3, #12
 8008126:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008128:	637a      	str	r2, [r7, #52]	; 0x34
 800812a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800812c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800812e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008130:	e841 2300 	strex	r3, r2, [r1]
 8008134:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1e5      	bne.n	8008108 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	3314      	adds	r3, #20
 8008142:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	e853 3f00 	ldrex	r3, [r3]
 800814a:	613b      	str	r3, [r7, #16]
   return(result);
 800814c:	693b      	ldr	r3, [r7, #16]
 800814e:	f023 0301 	bic.w	r3, r3, #1
 8008152:	63bb      	str	r3, [r7, #56]	; 0x38
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	3314      	adds	r3, #20
 800815a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800815c:	623a      	str	r2, [r7, #32]
 800815e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008160:	69f9      	ldr	r1, [r7, #28]
 8008162:	6a3a      	ldr	r2, [r7, #32]
 8008164:	e841 2300 	strex	r3, r2, [r1]
 8008168:	61bb      	str	r3, [r7, #24]
   return(result);
 800816a:	69bb      	ldr	r3, [r7, #24]
 800816c:	2b00      	cmp	r3, #0
 800816e:	d1e5      	bne.n	800813c <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2220      	movs	r2, #32
 8008174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	2220      	movs	r2, #32
 800817c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008180:	68fb      	ldr	r3, [r7, #12]
 8008182:	2200      	movs	r2, #0
 8008184:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008188:	2303      	movs	r3, #3
 800818a:	e00f      	b.n	80081ac <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	681a      	ldr	r2, [r3, #0]
 8008192:	68bb      	ldr	r3, [r7, #8]
 8008194:	4013      	ands	r3, r2
 8008196:	68ba      	ldr	r2, [r7, #8]
 8008198:	429a      	cmp	r2, r3
 800819a:	bf0c      	ite	eq
 800819c:	2301      	moveq	r3, #1
 800819e:	2300      	movne	r3, #0
 80081a0:	b2db      	uxtb	r3, r3
 80081a2:	461a      	mov	r2, r3
 80081a4:	79fb      	ldrb	r3, [r7, #7]
 80081a6:	429a      	cmp	r2, r3
 80081a8:	d09f      	beq.n	80080ea <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80081aa:	2300      	movs	r3, #0
}
 80081ac:	4618      	mov	r0, r3
 80081ae:	3740      	adds	r7, #64	; 0x40
 80081b0:	46bd      	mov	sp, r7
 80081b2:	bd80      	pop	{r7, pc}

080081b4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081b4:	b480      	push	{r7}
 80081b6:	b085      	sub	sp, #20
 80081b8:	af00      	add	r7, sp, #0
 80081ba:	60f8      	str	r0, [r7, #12]
 80081bc:	60b9      	str	r1, [r7, #8]
 80081be:	4613      	mov	r3, r2
 80081c0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80081c2:	68fb      	ldr	r3, [r7, #12]
 80081c4:	68ba      	ldr	r2, [r7, #8]
 80081c6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	88fa      	ldrh	r2, [r7, #6]
 80081cc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	88fa      	ldrh	r2, [r7, #6]
 80081d2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	2200      	movs	r2, #0
 80081d8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80081da:	68fb      	ldr	r3, [r7, #12]
 80081dc:	2222      	movs	r2, #34	; 0x22
 80081de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	2200      	movs	r2, #0
 80081e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80081ea:	68fb      	ldr	r3, [r7, #12]
 80081ec:	691b      	ldr	r3, [r3, #16]
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d007      	beq.n	8008202 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	68da      	ldr	r2, [r3, #12]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008200:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	695a      	ldr	r2, [r3, #20]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f042 0201 	orr.w	r2, r2, #1
 8008210:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	68da      	ldr	r2, [r3, #12]
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	f042 0220 	orr.w	r2, r2, #32
 8008220:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008222:	2300      	movs	r3, #0
}
 8008224:	4618      	mov	r0, r3
 8008226:	3714      	adds	r7, #20
 8008228:	46bd      	mov	sp, r7
 800822a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822e:	4770      	bx	lr

08008230 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008230:	b480      	push	{r7}
 8008232:	b095      	sub	sp, #84	; 0x54
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	330c      	adds	r3, #12
 800823e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008240:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008242:	e853 3f00 	ldrex	r3, [r3]
 8008246:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800824a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800824e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	330c      	adds	r3, #12
 8008256:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008258:	643a      	str	r2, [r7, #64]	; 0x40
 800825a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800825c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800825e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008260:	e841 2300 	strex	r3, r2, [r1]
 8008264:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008266:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008268:	2b00      	cmp	r3, #0
 800826a:	d1e5      	bne.n	8008238 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	3314      	adds	r3, #20
 8008272:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008274:	6a3b      	ldr	r3, [r7, #32]
 8008276:	e853 3f00 	ldrex	r3, [r3]
 800827a:	61fb      	str	r3, [r7, #28]
   return(result);
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	f023 0301 	bic.w	r3, r3, #1
 8008282:	64bb      	str	r3, [r7, #72]	; 0x48
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	3314      	adds	r3, #20
 800828a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800828c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800828e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008290:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008292:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008294:	e841 2300 	strex	r3, r2, [r1]
 8008298:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800829a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800829c:	2b00      	cmp	r3, #0
 800829e:	d1e5      	bne.n	800826c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80082a4:	2b01      	cmp	r3, #1
 80082a6:	d119      	bne.n	80082dc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	330c      	adds	r3, #12
 80082ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b0:	68fb      	ldr	r3, [r7, #12]
 80082b2:	e853 3f00 	ldrex	r3, [r3]
 80082b6:	60bb      	str	r3, [r7, #8]
   return(result);
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	f023 0310 	bic.w	r3, r3, #16
 80082be:	647b      	str	r3, [r7, #68]	; 0x44
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	330c      	adds	r3, #12
 80082c6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80082c8:	61ba      	str	r2, [r7, #24]
 80082ca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082cc:	6979      	ldr	r1, [r7, #20]
 80082ce:	69ba      	ldr	r2, [r7, #24]
 80082d0:	e841 2300 	strex	r3, r2, [r1]
 80082d4:	613b      	str	r3, [r7, #16]
   return(result);
 80082d6:	693b      	ldr	r3, [r7, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d1e5      	bne.n	80082a8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	2220      	movs	r2, #32
 80082e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	631a      	str	r2, [r3, #48]	; 0x30
}
 80082ea:	bf00      	nop
 80082ec:	3754      	adds	r7, #84	; 0x54
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr

080082f6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80082f6:	b580      	push	{r7, lr}
 80082f8:	b084      	sub	sp, #16
 80082fa:	af00      	add	r7, sp, #0
 80082fc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008302:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2200      	movs	r2, #0
 8008308:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2200      	movs	r2, #0
 800830e:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008310:	68f8      	ldr	r0, [r7, #12]
 8008312:	f7ff fecb 	bl	80080ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008316:	bf00      	nop
 8008318:	3710      	adds	r7, #16
 800831a:	46bd      	mov	sp, r7
 800831c:	bd80      	pop	{r7, pc}

0800831e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800831e:	b480      	push	{r7}
 8008320:	b085      	sub	sp, #20
 8008322:	af00      	add	r7, sp, #0
 8008324:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008326:	687b      	ldr	r3, [r7, #4]
 8008328:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800832c:	b2db      	uxtb	r3, r3
 800832e:	2b21      	cmp	r3, #33	; 0x21
 8008330:	d13e      	bne.n	80083b0 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	689b      	ldr	r3, [r3, #8]
 8008336:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800833a:	d114      	bne.n	8008366 <UART_Transmit_IT+0x48>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	691b      	ldr	r3, [r3, #16]
 8008340:	2b00      	cmp	r3, #0
 8008342:	d110      	bne.n	8008366 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a1b      	ldr	r3, [r3, #32]
 8008348:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	881b      	ldrh	r3, [r3, #0]
 800834e:	461a      	mov	r2, r3
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008358:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800835a:	687b      	ldr	r3, [r7, #4]
 800835c:	6a1b      	ldr	r3, [r3, #32]
 800835e:	1c9a      	adds	r2, r3, #2
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	621a      	str	r2, [r3, #32]
 8008364:	e008      	b.n	8008378 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	6a1b      	ldr	r3, [r3, #32]
 800836a:	1c59      	adds	r1, r3, #1
 800836c:	687a      	ldr	r2, [r7, #4]
 800836e:	6211      	str	r1, [r2, #32]
 8008370:	781a      	ldrb	r2, [r3, #0]
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800837c:	b29b      	uxth	r3, r3
 800837e:	3b01      	subs	r3, #1
 8008380:	b29b      	uxth	r3, r3
 8008382:	687a      	ldr	r2, [r7, #4]
 8008384:	4619      	mov	r1, r3
 8008386:	84d1      	strh	r1, [r2, #38]	; 0x26
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10f      	bne.n	80083ac <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	68da      	ldr	r2, [r3, #12]
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800839a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	68da      	ldr	r2, [r3, #12]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80083aa:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80083ac:	2300      	movs	r3, #0
 80083ae:	e000      	b.n	80083b2 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80083b0:	2302      	movs	r3, #2
  }
}
 80083b2:	4618      	mov	r0, r3
 80083b4:	3714      	adds	r7, #20
 80083b6:	46bd      	mov	sp, r7
 80083b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083bc:	4770      	bx	lr

080083be <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80083be:	b580      	push	{r7, lr}
 80083c0:	b082      	sub	sp, #8
 80083c2:	af00      	add	r7, sp, #0
 80083c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	68da      	ldr	r2, [r3, #12]
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80083d4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2220      	movs	r2, #32
 80083da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f7ff fe5a 	bl	8008098 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80083e4:	2300      	movs	r3, #0
}
 80083e6:	4618      	mov	r0, r3
 80083e8:	3708      	adds	r7, #8
 80083ea:	46bd      	mov	sp, r7
 80083ec:	bd80      	pop	{r7, pc}

080083ee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80083ee:	b580      	push	{r7, lr}
 80083f0:	b08c      	sub	sp, #48	; 0x30
 80083f2:	af00      	add	r7, sp, #0
 80083f4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80083fc:	b2db      	uxtb	r3, r3
 80083fe:	2b22      	cmp	r3, #34	; 0x22
 8008400:	f040 80ab 	bne.w	800855a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	689b      	ldr	r3, [r3, #8]
 8008408:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800840c:	d117      	bne.n	800843e <UART_Receive_IT+0x50>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	691b      	ldr	r3, [r3, #16]
 8008412:	2b00      	cmp	r3, #0
 8008414:	d113      	bne.n	800843e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8008416:	2300      	movs	r3, #0
 8008418:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800841e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008420:	687b      	ldr	r3, [r7, #4]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	b29b      	uxth	r3, r3
 8008428:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800842c:	b29a      	uxth	r2, r3
 800842e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008430:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008436:	1c9a      	adds	r2, r3, #2
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	629a      	str	r2, [r3, #40]	; 0x28
 800843c:	e026      	b.n	800848c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008442:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8008444:	2300      	movs	r3, #0
 8008446:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008450:	d007      	beq.n	8008462 <UART_Receive_IT+0x74>
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	689b      	ldr	r3, [r3, #8]
 8008456:	2b00      	cmp	r3, #0
 8008458:	d10a      	bne.n	8008470 <UART_Receive_IT+0x82>
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	691b      	ldr	r3, [r3, #16]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d106      	bne.n	8008470 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	685b      	ldr	r3, [r3, #4]
 8008468:	b2da      	uxtb	r2, r3
 800846a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800846c:	701a      	strb	r2, [r3, #0]
 800846e:	e008      	b.n	8008482 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	b2db      	uxtb	r3, r3
 8008478:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800847c:	b2da      	uxtb	r2, r3
 800847e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008480:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008486:	1c5a      	adds	r2, r3, #1
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008490:	b29b      	uxth	r3, r3
 8008492:	3b01      	subs	r3, #1
 8008494:	b29b      	uxth	r3, r3
 8008496:	687a      	ldr	r2, [r7, #4]
 8008498:	4619      	mov	r1, r3
 800849a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800849c:	2b00      	cmp	r3, #0
 800849e:	d15a      	bne.n	8008556 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	68da      	ldr	r2, [r3, #12]
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	f022 0220 	bic.w	r2, r2, #32
 80084ae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	68da      	ldr	r2, [r3, #12]
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80084be:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	695a      	ldr	r2, [r3, #20]
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f022 0201 	bic.w	r2, r2, #1
 80084ce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	2220      	movs	r2, #32
 80084d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d135      	bne.n	800854c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	2200      	movs	r2, #0
 80084e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	330c      	adds	r3, #12
 80084ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084ee:	697b      	ldr	r3, [r7, #20]
 80084f0:	e853 3f00 	ldrex	r3, [r3]
 80084f4:	613b      	str	r3, [r7, #16]
   return(result);
 80084f6:	693b      	ldr	r3, [r7, #16]
 80084f8:	f023 0310 	bic.w	r3, r3, #16
 80084fc:	627b      	str	r3, [r7, #36]	; 0x24
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	330c      	adds	r3, #12
 8008504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008506:	623a      	str	r2, [r7, #32]
 8008508:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800850a:	69f9      	ldr	r1, [r7, #28]
 800850c:	6a3a      	ldr	r2, [r7, #32]
 800850e:	e841 2300 	strex	r3, r2, [r1]
 8008512:	61bb      	str	r3, [r7, #24]
   return(result);
 8008514:	69bb      	ldr	r3, [r7, #24]
 8008516:	2b00      	cmp	r3, #0
 8008518:	d1e5      	bne.n	80084e6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f003 0310 	and.w	r3, r3, #16
 8008524:	2b10      	cmp	r3, #16
 8008526:	d10a      	bne.n	800853e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008528:	2300      	movs	r3, #0
 800852a:	60fb      	str	r3, [r7, #12]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	60fb      	str	r3, [r7, #12]
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	60fb      	str	r3, [r7, #12]
 800853c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008542:	4619      	mov	r1, r3
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f7ff fdbb 	bl	80080c0 <HAL_UARTEx_RxEventCallback>
 800854a:	e002      	b.n	8008552 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800854c:	6878      	ldr	r0, [r7, #4]
 800854e:	f7f9 fd6d 	bl	800202c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008552:	2300      	movs	r3, #0
 8008554:	e002      	b.n	800855c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8008556:	2300      	movs	r3, #0
 8008558:	e000      	b.n	800855c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800855a:	2302      	movs	r3, #2
  }
}
 800855c:	4618      	mov	r0, r3
 800855e:	3730      	adds	r7, #48	; 0x30
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008564:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008568:	b0c0      	sub	sp, #256	; 0x100
 800856a:	af00      	add	r7, sp, #0
 800856c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008570:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	691b      	ldr	r3, [r3, #16]
 8008578:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800857c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008580:	68d9      	ldr	r1, [r3, #12]
 8008582:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008586:	681a      	ldr	r2, [r3, #0]
 8008588:	ea40 0301 	orr.w	r3, r0, r1
 800858c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800858e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008592:	689a      	ldr	r2, [r3, #8]
 8008594:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008598:	691b      	ldr	r3, [r3, #16]
 800859a:	431a      	orrs	r2, r3
 800859c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085a0:	695b      	ldr	r3, [r3, #20]
 80085a2:	431a      	orrs	r2, r3
 80085a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085a8:	69db      	ldr	r3, [r3, #28]
 80085aa:	4313      	orrs	r3, r2
 80085ac:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80085b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	68db      	ldr	r3, [r3, #12]
 80085b8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80085bc:	f021 010c 	bic.w	r1, r1, #12
 80085c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80085ca:	430b      	orrs	r3, r1
 80085cc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80085ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085d2:	681b      	ldr	r3, [r3, #0]
 80085d4:	695b      	ldr	r3, [r3, #20]
 80085d6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80085da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085de:	6999      	ldr	r1, [r3, #24]
 80085e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085e4:	681a      	ldr	r2, [r3, #0]
 80085e6:	ea40 0301 	orr.w	r3, r0, r1
 80085ea:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80085ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085f0:	681a      	ldr	r2, [r3, #0]
 80085f2:	4b8f      	ldr	r3, [pc, #572]	; (8008830 <UART_SetConfig+0x2cc>)
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d005      	beq.n	8008604 <UART_SetConfig+0xa0>
 80085f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80085fc:	681a      	ldr	r2, [r3, #0]
 80085fe:	4b8d      	ldr	r3, [pc, #564]	; (8008834 <UART_SetConfig+0x2d0>)
 8008600:	429a      	cmp	r2, r3
 8008602:	d104      	bne.n	800860e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008604:	f7fd fb16 	bl	8005c34 <HAL_RCC_GetPCLK2Freq>
 8008608:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 800860c:	e003      	b.n	8008616 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800860e:	f7fd fafd 	bl	8005c0c <HAL_RCC_GetPCLK1Freq>
 8008612:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800861a:	69db      	ldr	r3, [r3, #28]
 800861c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008620:	f040 810c 	bne.w	800883c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008624:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008628:	2200      	movs	r2, #0
 800862a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800862e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8008632:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8008636:	4622      	mov	r2, r4
 8008638:	462b      	mov	r3, r5
 800863a:	1891      	adds	r1, r2, r2
 800863c:	65b9      	str	r1, [r7, #88]	; 0x58
 800863e:	415b      	adcs	r3, r3
 8008640:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008642:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008646:	4621      	mov	r1, r4
 8008648:	eb12 0801 	adds.w	r8, r2, r1
 800864c:	4629      	mov	r1, r5
 800864e:	eb43 0901 	adc.w	r9, r3, r1
 8008652:	f04f 0200 	mov.w	r2, #0
 8008656:	f04f 0300 	mov.w	r3, #0
 800865a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800865e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008662:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008666:	4690      	mov	r8, r2
 8008668:	4699      	mov	r9, r3
 800866a:	4623      	mov	r3, r4
 800866c:	eb18 0303 	adds.w	r3, r8, r3
 8008670:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008674:	462b      	mov	r3, r5
 8008676:	eb49 0303 	adc.w	r3, r9, r3
 800867a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800867e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008682:	685b      	ldr	r3, [r3, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800868a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800868e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008692:	460b      	mov	r3, r1
 8008694:	18db      	adds	r3, r3, r3
 8008696:	653b      	str	r3, [r7, #80]	; 0x50
 8008698:	4613      	mov	r3, r2
 800869a:	eb42 0303 	adc.w	r3, r2, r3
 800869e:	657b      	str	r3, [r7, #84]	; 0x54
 80086a0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80086a4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80086a8:	f7f8 fafe 	bl	8000ca8 <__aeabi_uldivmod>
 80086ac:	4602      	mov	r2, r0
 80086ae:	460b      	mov	r3, r1
 80086b0:	4b61      	ldr	r3, [pc, #388]	; (8008838 <UART_SetConfig+0x2d4>)
 80086b2:	fba3 2302 	umull	r2, r3, r3, r2
 80086b6:	095b      	lsrs	r3, r3, #5
 80086b8:	011c      	lsls	r4, r3, #4
 80086ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80086be:	2200      	movs	r2, #0
 80086c0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80086c4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80086c8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80086cc:	4642      	mov	r2, r8
 80086ce:	464b      	mov	r3, r9
 80086d0:	1891      	adds	r1, r2, r2
 80086d2:	64b9      	str	r1, [r7, #72]	; 0x48
 80086d4:	415b      	adcs	r3, r3
 80086d6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80086d8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80086dc:	4641      	mov	r1, r8
 80086de:	eb12 0a01 	adds.w	sl, r2, r1
 80086e2:	4649      	mov	r1, r9
 80086e4:	eb43 0b01 	adc.w	fp, r3, r1
 80086e8:	f04f 0200 	mov.w	r2, #0
 80086ec:	f04f 0300 	mov.w	r3, #0
 80086f0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80086f4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80086f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80086fc:	4692      	mov	sl, r2
 80086fe:	469b      	mov	fp, r3
 8008700:	4643      	mov	r3, r8
 8008702:	eb1a 0303 	adds.w	r3, sl, r3
 8008706:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800870a:	464b      	mov	r3, r9
 800870c:	eb4b 0303 	adc.w	r3, fp, r3
 8008710:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008714:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008718:	685b      	ldr	r3, [r3, #4]
 800871a:	2200      	movs	r2, #0
 800871c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008720:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008724:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008728:	460b      	mov	r3, r1
 800872a:	18db      	adds	r3, r3, r3
 800872c:	643b      	str	r3, [r7, #64]	; 0x40
 800872e:	4613      	mov	r3, r2
 8008730:	eb42 0303 	adc.w	r3, r2, r3
 8008734:	647b      	str	r3, [r7, #68]	; 0x44
 8008736:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800873a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800873e:	f7f8 fab3 	bl	8000ca8 <__aeabi_uldivmod>
 8008742:	4602      	mov	r2, r0
 8008744:	460b      	mov	r3, r1
 8008746:	4611      	mov	r1, r2
 8008748:	4b3b      	ldr	r3, [pc, #236]	; (8008838 <UART_SetConfig+0x2d4>)
 800874a:	fba3 2301 	umull	r2, r3, r3, r1
 800874e:	095b      	lsrs	r3, r3, #5
 8008750:	2264      	movs	r2, #100	; 0x64
 8008752:	fb02 f303 	mul.w	r3, r2, r3
 8008756:	1acb      	subs	r3, r1, r3
 8008758:	00db      	lsls	r3, r3, #3
 800875a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800875e:	4b36      	ldr	r3, [pc, #216]	; (8008838 <UART_SetConfig+0x2d4>)
 8008760:	fba3 2302 	umull	r2, r3, r3, r2
 8008764:	095b      	lsrs	r3, r3, #5
 8008766:	005b      	lsls	r3, r3, #1
 8008768:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800876c:	441c      	add	r4, r3
 800876e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008772:	2200      	movs	r2, #0
 8008774:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008778:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800877c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008780:	4642      	mov	r2, r8
 8008782:	464b      	mov	r3, r9
 8008784:	1891      	adds	r1, r2, r2
 8008786:	63b9      	str	r1, [r7, #56]	; 0x38
 8008788:	415b      	adcs	r3, r3
 800878a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800878c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008790:	4641      	mov	r1, r8
 8008792:	1851      	adds	r1, r2, r1
 8008794:	6339      	str	r1, [r7, #48]	; 0x30
 8008796:	4649      	mov	r1, r9
 8008798:	414b      	adcs	r3, r1
 800879a:	637b      	str	r3, [r7, #52]	; 0x34
 800879c:	f04f 0200 	mov.w	r2, #0
 80087a0:	f04f 0300 	mov.w	r3, #0
 80087a4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80087a8:	4659      	mov	r1, fp
 80087aa:	00cb      	lsls	r3, r1, #3
 80087ac:	4651      	mov	r1, sl
 80087ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80087b2:	4651      	mov	r1, sl
 80087b4:	00ca      	lsls	r2, r1, #3
 80087b6:	4610      	mov	r0, r2
 80087b8:	4619      	mov	r1, r3
 80087ba:	4603      	mov	r3, r0
 80087bc:	4642      	mov	r2, r8
 80087be:	189b      	adds	r3, r3, r2
 80087c0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80087c4:	464b      	mov	r3, r9
 80087c6:	460a      	mov	r2, r1
 80087c8:	eb42 0303 	adc.w	r3, r2, r3
 80087cc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80087d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80087d4:	685b      	ldr	r3, [r3, #4]
 80087d6:	2200      	movs	r2, #0
 80087d8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80087dc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80087e0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80087e4:	460b      	mov	r3, r1
 80087e6:	18db      	adds	r3, r3, r3
 80087e8:	62bb      	str	r3, [r7, #40]	; 0x28
 80087ea:	4613      	mov	r3, r2
 80087ec:	eb42 0303 	adc.w	r3, r2, r3
 80087f0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80087f2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80087f6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80087fa:	f7f8 fa55 	bl	8000ca8 <__aeabi_uldivmod>
 80087fe:	4602      	mov	r2, r0
 8008800:	460b      	mov	r3, r1
 8008802:	4b0d      	ldr	r3, [pc, #52]	; (8008838 <UART_SetConfig+0x2d4>)
 8008804:	fba3 1302 	umull	r1, r3, r3, r2
 8008808:	095b      	lsrs	r3, r3, #5
 800880a:	2164      	movs	r1, #100	; 0x64
 800880c:	fb01 f303 	mul.w	r3, r1, r3
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	00db      	lsls	r3, r3, #3
 8008814:	3332      	adds	r3, #50	; 0x32
 8008816:	4a08      	ldr	r2, [pc, #32]	; (8008838 <UART_SetConfig+0x2d4>)
 8008818:	fba2 2303 	umull	r2, r3, r2, r3
 800881c:	095b      	lsrs	r3, r3, #5
 800881e:	f003 0207 	and.w	r2, r3, #7
 8008822:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4422      	add	r2, r4
 800882a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800882c:	e105      	b.n	8008a3a <UART_SetConfig+0x4d6>
 800882e:	bf00      	nop
 8008830:	40011000 	.word	0x40011000
 8008834:	40011400 	.word	0x40011400
 8008838:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800883c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008840:	2200      	movs	r2, #0
 8008842:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008846:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800884a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800884e:	4642      	mov	r2, r8
 8008850:	464b      	mov	r3, r9
 8008852:	1891      	adds	r1, r2, r2
 8008854:	6239      	str	r1, [r7, #32]
 8008856:	415b      	adcs	r3, r3
 8008858:	627b      	str	r3, [r7, #36]	; 0x24
 800885a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800885e:	4641      	mov	r1, r8
 8008860:	1854      	adds	r4, r2, r1
 8008862:	4649      	mov	r1, r9
 8008864:	eb43 0501 	adc.w	r5, r3, r1
 8008868:	f04f 0200 	mov.w	r2, #0
 800886c:	f04f 0300 	mov.w	r3, #0
 8008870:	00eb      	lsls	r3, r5, #3
 8008872:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008876:	00e2      	lsls	r2, r4, #3
 8008878:	4614      	mov	r4, r2
 800887a:	461d      	mov	r5, r3
 800887c:	4643      	mov	r3, r8
 800887e:	18e3      	adds	r3, r4, r3
 8008880:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008884:	464b      	mov	r3, r9
 8008886:	eb45 0303 	adc.w	r3, r5, r3
 800888a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800888e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008892:	685b      	ldr	r3, [r3, #4]
 8008894:	2200      	movs	r2, #0
 8008896:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800889a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800889e:	f04f 0200 	mov.w	r2, #0
 80088a2:	f04f 0300 	mov.w	r3, #0
 80088a6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80088aa:	4629      	mov	r1, r5
 80088ac:	008b      	lsls	r3, r1, #2
 80088ae:	4621      	mov	r1, r4
 80088b0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80088b4:	4621      	mov	r1, r4
 80088b6:	008a      	lsls	r2, r1, #2
 80088b8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80088bc:	f7f8 f9f4 	bl	8000ca8 <__aeabi_uldivmod>
 80088c0:	4602      	mov	r2, r0
 80088c2:	460b      	mov	r3, r1
 80088c4:	4b60      	ldr	r3, [pc, #384]	; (8008a48 <UART_SetConfig+0x4e4>)
 80088c6:	fba3 2302 	umull	r2, r3, r3, r2
 80088ca:	095b      	lsrs	r3, r3, #5
 80088cc:	011c      	lsls	r4, r3, #4
 80088ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80088d2:	2200      	movs	r2, #0
 80088d4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80088d8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80088dc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80088e0:	4642      	mov	r2, r8
 80088e2:	464b      	mov	r3, r9
 80088e4:	1891      	adds	r1, r2, r2
 80088e6:	61b9      	str	r1, [r7, #24]
 80088e8:	415b      	adcs	r3, r3
 80088ea:	61fb      	str	r3, [r7, #28]
 80088ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80088f0:	4641      	mov	r1, r8
 80088f2:	1851      	adds	r1, r2, r1
 80088f4:	6139      	str	r1, [r7, #16]
 80088f6:	4649      	mov	r1, r9
 80088f8:	414b      	adcs	r3, r1
 80088fa:	617b      	str	r3, [r7, #20]
 80088fc:	f04f 0200 	mov.w	r2, #0
 8008900:	f04f 0300 	mov.w	r3, #0
 8008904:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008908:	4659      	mov	r1, fp
 800890a:	00cb      	lsls	r3, r1, #3
 800890c:	4651      	mov	r1, sl
 800890e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008912:	4651      	mov	r1, sl
 8008914:	00ca      	lsls	r2, r1, #3
 8008916:	4610      	mov	r0, r2
 8008918:	4619      	mov	r1, r3
 800891a:	4603      	mov	r3, r0
 800891c:	4642      	mov	r2, r8
 800891e:	189b      	adds	r3, r3, r2
 8008920:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008924:	464b      	mov	r3, r9
 8008926:	460a      	mov	r2, r1
 8008928:	eb42 0303 	adc.w	r3, r2, r3
 800892c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	2200      	movs	r2, #0
 8008938:	67bb      	str	r3, [r7, #120]	; 0x78
 800893a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800893c:	f04f 0200 	mov.w	r2, #0
 8008940:	f04f 0300 	mov.w	r3, #0
 8008944:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008948:	4649      	mov	r1, r9
 800894a:	008b      	lsls	r3, r1, #2
 800894c:	4641      	mov	r1, r8
 800894e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008952:	4641      	mov	r1, r8
 8008954:	008a      	lsls	r2, r1, #2
 8008956:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800895a:	f7f8 f9a5 	bl	8000ca8 <__aeabi_uldivmod>
 800895e:	4602      	mov	r2, r0
 8008960:	460b      	mov	r3, r1
 8008962:	4b39      	ldr	r3, [pc, #228]	; (8008a48 <UART_SetConfig+0x4e4>)
 8008964:	fba3 1302 	umull	r1, r3, r3, r2
 8008968:	095b      	lsrs	r3, r3, #5
 800896a:	2164      	movs	r1, #100	; 0x64
 800896c:	fb01 f303 	mul.w	r3, r1, r3
 8008970:	1ad3      	subs	r3, r2, r3
 8008972:	011b      	lsls	r3, r3, #4
 8008974:	3332      	adds	r3, #50	; 0x32
 8008976:	4a34      	ldr	r2, [pc, #208]	; (8008a48 <UART_SetConfig+0x4e4>)
 8008978:	fba2 2303 	umull	r2, r3, r2, r3
 800897c:	095b      	lsrs	r3, r3, #5
 800897e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008982:	441c      	add	r4, r3
 8008984:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008988:	2200      	movs	r2, #0
 800898a:	673b      	str	r3, [r7, #112]	; 0x70
 800898c:	677a      	str	r2, [r7, #116]	; 0x74
 800898e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008992:	4642      	mov	r2, r8
 8008994:	464b      	mov	r3, r9
 8008996:	1891      	adds	r1, r2, r2
 8008998:	60b9      	str	r1, [r7, #8]
 800899a:	415b      	adcs	r3, r3
 800899c:	60fb      	str	r3, [r7, #12]
 800899e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80089a2:	4641      	mov	r1, r8
 80089a4:	1851      	adds	r1, r2, r1
 80089a6:	6039      	str	r1, [r7, #0]
 80089a8:	4649      	mov	r1, r9
 80089aa:	414b      	adcs	r3, r1
 80089ac:	607b      	str	r3, [r7, #4]
 80089ae:	f04f 0200 	mov.w	r2, #0
 80089b2:	f04f 0300 	mov.w	r3, #0
 80089b6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80089ba:	4659      	mov	r1, fp
 80089bc:	00cb      	lsls	r3, r1, #3
 80089be:	4651      	mov	r1, sl
 80089c0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80089c4:	4651      	mov	r1, sl
 80089c6:	00ca      	lsls	r2, r1, #3
 80089c8:	4610      	mov	r0, r2
 80089ca:	4619      	mov	r1, r3
 80089cc:	4603      	mov	r3, r0
 80089ce:	4642      	mov	r2, r8
 80089d0:	189b      	adds	r3, r3, r2
 80089d2:	66bb      	str	r3, [r7, #104]	; 0x68
 80089d4:	464b      	mov	r3, r9
 80089d6:	460a      	mov	r2, r1
 80089d8:	eb42 0303 	adc.w	r3, r2, r3
 80089dc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80089de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089e2:	685b      	ldr	r3, [r3, #4]
 80089e4:	2200      	movs	r2, #0
 80089e6:	663b      	str	r3, [r7, #96]	; 0x60
 80089e8:	667a      	str	r2, [r7, #100]	; 0x64
 80089ea:	f04f 0200 	mov.w	r2, #0
 80089ee:	f04f 0300 	mov.w	r3, #0
 80089f2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80089f6:	4649      	mov	r1, r9
 80089f8:	008b      	lsls	r3, r1, #2
 80089fa:	4641      	mov	r1, r8
 80089fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008a00:	4641      	mov	r1, r8
 8008a02:	008a      	lsls	r2, r1, #2
 8008a04:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008a08:	f7f8 f94e 	bl	8000ca8 <__aeabi_uldivmod>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	460b      	mov	r3, r1
 8008a10:	4b0d      	ldr	r3, [pc, #52]	; (8008a48 <UART_SetConfig+0x4e4>)
 8008a12:	fba3 1302 	umull	r1, r3, r3, r2
 8008a16:	095b      	lsrs	r3, r3, #5
 8008a18:	2164      	movs	r1, #100	; 0x64
 8008a1a:	fb01 f303 	mul.w	r3, r1, r3
 8008a1e:	1ad3      	subs	r3, r2, r3
 8008a20:	011b      	lsls	r3, r3, #4
 8008a22:	3332      	adds	r3, #50	; 0x32
 8008a24:	4a08      	ldr	r2, [pc, #32]	; (8008a48 <UART_SetConfig+0x4e4>)
 8008a26:	fba2 2303 	umull	r2, r3, r2, r3
 8008a2a:	095b      	lsrs	r3, r3, #5
 8008a2c:	f003 020f 	and.w	r2, r3, #15
 8008a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	4422      	add	r2, r4
 8008a38:	609a      	str	r2, [r3, #8]
}
 8008a3a:	bf00      	nop
 8008a3c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008a40:	46bd      	mov	sp, r7
 8008a42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008a46:	bf00      	nop
 8008a48:	51eb851f 	.word	0x51eb851f

08008a4c <__errno>:
 8008a4c:	4b01      	ldr	r3, [pc, #4]	; (8008a54 <__errno+0x8>)
 8008a4e:	6818      	ldr	r0, [r3, #0]
 8008a50:	4770      	bx	lr
 8008a52:	bf00      	nop
 8008a54:	2000000c 	.word	0x2000000c

08008a58 <__libc_init_array>:
 8008a58:	b570      	push	{r4, r5, r6, lr}
 8008a5a:	4d0d      	ldr	r5, [pc, #52]	; (8008a90 <__libc_init_array+0x38>)
 8008a5c:	4c0d      	ldr	r4, [pc, #52]	; (8008a94 <__libc_init_array+0x3c>)
 8008a5e:	1b64      	subs	r4, r4, r5
 8008a60:	10a4      	asrs	r4, r4, #2
 8008a62:	2600      	movs	r6, #0
 8008a64:	42a6      	cmp	r6, r4
 8008a66:	d109      	bne.n	8008a7c <__libc_init_array+0x24>
 8008a68:	4d0b      	ldr	r5, [pc, #44]	; (8008a98 <__libc_init_array+0x40>)
 8008a6a:	4c0c      	ldr	r4, [pc, #48]	; (8008a9c <__libc_init_array+0x44>)
 8008a6c:	f005 feb2 	bl	800e7d4 <_init>
 8008a70:	1b64      	subs	r4, r4, r5
 8008a72:	10a4      	asrs	r4, r4, #2
 8008a74:	2600      	movs	r6, #0
 8008a76:	42a6      	cmp	r6, r4
 8008a78:	d105      	bne.n	8008a86 <__libc_init_array+0x2e>
 8008a7a:	bd70      	pop	{r4, r5, r6, pc}
 8008a7c:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a80:	4798      	blx	r3
 8008a82:	3601      	adds	r6, #1
 8008a84:	e7ee      	b.n	8008a64 <__libc_init_array+0xc>
 8008a86:	f855 3b04 	ldr.w	r3, [r5], #4
 8008a8a:	4798      	blx	r3
 8008a8c:	3601      	adds	r6, #1
 8008a8e:	e7f2      	b.n	8008a76 <__libc_init_array+0x1e>
 8008a90:	0800ee38 	.word	0x0800ee38
 8008a94:	0800ee38 	.word	0x0800ee38
 8008a98:	0800ee38 	.word	0x0800ee38
 8008a9c:	0800ee3c 	.word	0x0800ee3c

08008aa0 <memset>:
 8008aa0:	4402      	add	r2, r0
 8008aa2:	4603      	mov	r3, r0
 8008aa4:	4293      	cmp	r3, r2
 8008aa6:	d100      	bne.n	8008aaa <memset+0xa>
 8008aa8:	4770      	bx	lr
 8008aaa:	f803 1b01 	strb.w	r1, [r3], #1
 8008aae:	e7f9      	b.n	8008aa4 <memset+0x4>

08008ab0 <__cvt>:
 8008ab0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008ab4:	ec55 4b10 	vmov	r4, r5, d0
 8008ab8:	2d00      	cmp	r5, #0
 8008aba:	460e      	mov	r6, r1
 8008abc:	4619      	mov	r1, r3
 8008abe:	462b      	mov	r3, r5
 8008ac0:	bfbb      	ittet	lt
 8008ac2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008ac6:	461d      	movlt	r5, r3
 8008ac8:	2300      	movge	r3, #0
 8008aca:	232d      	movlt	r3, #45	; 0x2d
 8008acc:	700b      	strb	r3, [r1, #0]
 8008ace:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ad0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008ad4:	4691      	mov	r9, r2
 8008ad6:	f023 0820 	bic.w	r8, r3, #32
 8008ada:	bfbc      	itt	lt
 8008adc:	4622      	movlt	r2, r4
 8008ade:	4614      	movlt	r4, r2
 8008ae0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008ae4:	d005      	beq.n	8008af2 <__cvt+0x42>
 8008ae6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008aea:	d100      	bne.n	8008aee <__cvt+0x3e>
 8008aec:	3601      	adds	r6, #1
 8008aee:	2102      	movs	r1, #2
 8008af0:	e000      	b.n	8008af4 <__cvt+0x44>
 8008af2:	2103      	movs	r1, #3
 8008af4:	ab03      	add	r3, sp, #12
 8008af6:	9301      	str	r3, [sp, #4]
 8008af8:	ab02      	add	r3, sp, #8
 8008afa:	9300      	str	r3, [sp, #0]
 8008afc:	ec45 4b10 	vmov	d0, r4, r5
 8008b00:	4653      	mov	r3, sl
 8008b02:	4632      	mov	r2, r6
 8008b04:	f001 fe58 	bl	800a7b8 <_dtoa_r>
 8008b08:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008b0c:	4607      	mov	r7, r0
 8008b0e:	d102      	bne.n	8008b16 <__cvt+0x66>
 8008b10:	f019 0f01 	tst.w	r9, #1
 8008b14:	d022      	beq.n	8008b5c <__cvt+0xac>
 8008b16:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008b1a:	eb07 0906 	add.w	r9, r7, r6
 8008b1e:	d110      	bne.n	8008b42 <__cvt+0x92>
 8008b20:	783b      	ldrb	r3, [r7, #0]
 8008b22:	2b30      	cmp	r3, #48	; 0x30
 8008b24:	d10a      	bne.n	8008b3c <__cvt+0x8c>
 8008b26:	2200      	movs	r2, #0
 8008b28:	2300      	movs	r3, #0
 8008b2a:	4620      	mov	r0, r4
 8008b2c:	4629      	mov	r1, r5
 8008b2e:	f7f7 ffdb 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b32:	b918      	cbnz	r0, 8008b3c <__cvt+0x8c>
 8008b34:	f1c6 0601 	rsb	r6, r6, #1
 8008b38:	f8ca 6000 	str.w	r6, [sl]
 8008b3c:	f8da 3000 	ldr.w	r3, [sl]
 8008b40:	4499      	add	r9, r3
 8008b42:	2200      	movs	r2, #0
 8008b44:	2300      	movs	r3, #0
 8008b46:	4620      	mov	r0, r4
 8008b48:	4629      	mov	r1, r5
 8008b4a:	f7f7 ffcd 	bl	8000ae8 <__aeabi_dcmpeq>
 8008b4e:	b108      	cbz	r0, 8008b54 <__cvt+0xa4>
 8008b50:	f8cd 900c 	str.w	r9, [sp, #12]
 8008b54:	2230      	movs	r2, #48	; 0x30
 8008b56:	9b03      	ldr	r3, [sp, #12]
 8008b58:	454b      	cmp	r3, r9
 8008b5a:	d307      	bcc.n	8008b6c <__cvt+0xbc>
 8008b5c:	9b03      	ldr	r3, [sp, #12]
 8008b5e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008b60:	1bdb      	subs	r3, r3, r7
 8008b62:	4638      	mov	r0, r7
 8008b64:	6013      	str	r3, [r2, #0]
 8008b66:	b004      	add	sp, #16
 8008b68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008b6c:	1c59      	adds	r1, r3, #1
 8008b6e:	9103      	str	r1, [sp, #12]
 8008b70:	701a      	strb	r2, [r3, #0]
 8008b72:	e7f0      	b.n	8008b56 <__cvt+0xa6>

08008b74 <__exponent>:
 8008b74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b76:	4603      	mov	r3, r0
 8008b78:	2900      	cmp	r1, #0
 8008b7a:	bfb8      	it	lt
 8008b7c:	4249      	neglt	r1, r1
 8008b7e:	f803 2b02 	strb.w	r2, [r3], #2
 8008b82:	bfb4      	ite	lt
 8008b84:	222d      	movlt	r2, #45	; 0x2d
 8008b86:	222b      	movge	r2, #43	; 0x2b
 8008b88:	2909      	cmp	r1, #9
 8008b8a:	7042      	strb	r2, [r0, #1]
 8008b8c:	dd2a      	ble.n	8008be4 <__exponent+0x70>
 8008b8e:	f10d 0407 	add.w	r4, sp, #7
 8008b92:	46a4      	mov	ip, r4
 8008b94:	270a      	movs	r7, #10
 8008b96:	46a6      	mov	lr, r4
 8008b98:	460a      	mov	r2, r1
 8008b9a:	fb91 f6f7 	sdiv	r6, r1, r7
 8008b9e:	fb07 1516 	mls	r5, r7, r6, r1
 8008ba2:	3530      	adds	r5, #48	; 0x30
 8008ba4:	2a63      	cmp	r2, #99	; 0x63
 8008ba6:	f104 34ff 	add.w	r4, r4, #4294967295
 8008baa:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008bae:	4631      	mov	r1, r6
 8008bb0:	dcf1      	bgt.n	8008b96 <__exponent+0x22>
 8008bb2:	3130      	adds	r1, #48	; 0x30
 8008bb4:	f1ae 0502 	sub.w	r5, lr, #2
 8008bb8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008bbc:	1c44      	adds	r4, r0, #1
 8008bbe:	4629      	mov	r1, r5
 8008bc0:	4561      	cmp	r1, ip
 8008bc2:	d30a      	bcc.n	8008bda <__exponent+0x66>
 8008bc4:	f10d 0209 	add.w	r2, sp, #9
 8008bc8:	eba2 020e 	sub.w	r2, r2, lr
 8008bcc:	4565      	cmp	r5, ip
 8008bce:	bf88      	it	hi
 8008bd0:	2200      	movhi	r2, #0
 8008bd2:	4413      	add	r3, r2
 8008bd4:	1a18      	subs	r0, r3, r0
 8008bd6:	b003      	add	sp, #12
 8008bd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008bda:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008bde:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008be2:	e7ed      	b.n	8008bc0 <__exponent+0x4c>
 8008be4:	2330      	movs	r3, #48	; 0x30
 8008be6:	3130      	adds	r1, #48	; 0x30
 8008be8:	7083      	strb	r3, [r0, #2]
 8008bea:	70c1      	strb	r1, [r0, #3]
 8008bec:	1d03      	adds	r3, r0, #4
 8008bee:	e7f1      	b.n	8008bd4 <__exponent+0x60>

08008bf0 <_printf_float>:
 8008bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bf4:	ed2d 8b02 	vpush	{d8}
 8008bf8:	b08d      	sub	sp, #52	; 0x34
 8008bfa:	460c      	mov	r4, r1
 8008bfc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008c00:	4616      	mov	r6, r2
 8008c02:	461f      	mov	r7, r3
 8008c04:	4605      	mov	r5, r0
 8008c06:	f002 ff35 	bl	800ba74 <_localeconv_r>
 8008c0a:	f8d0 a000 	ldr.w	sl, [r0]
 8008c0e:	4650      	mov	r0, sl
 8008c10:	f7f7 faee 	bl	80001f0 <strlen>
 8008c14:	2300      	movs	r3, #0
 8008c16:	930a      	str	r3, [sp, #40]	; 0x28
 8008c18:	6823      	ldr	r3, [r4, #0]
 8008c1a:	9305      	str	r3, [sp, #20]
 8008c1c:	f8d8 3000 	ldr.w	r3, [r8]
 8008c20:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008c24:	3307      	adds	r3, #7
 8008c26:	f023 0307 	bic.w	r3, r3, #7
 8008c2a:	f103 0208 	add.w	r2, r3, #8
 8008c2e:	f8c8 2000 	str.w	r2, [r8]
 8008c32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c36:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008c3a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008c3e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008c42:	9307      	str	r3, [sp, #28]
 8008c44:	f8cd 8018 	str.w	r8, [sp, #24]
 8008c48:	ee08 0a10 	vmov	s16, r0
 8008c4c:	4b9f      	ldr	r3, [pc, #636]	; (8008ecc <_printf_float+0x2dc>)
 8008c4e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c52:	f04f 32ff 	mov.w	r2, #4294967295
 8008c56:	f7f7 ff79 	bl	8000b4c <__aeabi_dcmpun>
 8008c5a:	bb88      	cbnz	r0, 8008cc0 <_printf_float+0xd0>
 8008c5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008c60:	4b9a      	ldr	r3, [pc, #616]	; (8008ecc <_printf_float+0x2dc>)
 8008c62:	f04f 32ff 	mov.w	r2, #4294967295
 8008c66:	f7f7 ff53 	bl	8000b10 <__aeabi_dcmple>
 8008c6a:	bb48      	cbnz	r0, 8008cc0 <_printf_float+0xd0>
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	2300      	movs	r3, #0
 8008c70:	4640      	mov	r0, r8
 8008c72:	4649      	mov	r1, r9
 8008c74:	f7f7 ff42 	bl	8000afc <__aeabi_dcmplt>
 8008c78:	b110      	cbz	r0, 8008c80 <_printf_float+0x90>
 8008c7a:	232d      	movs	r3, #45	; 0x2d
 8008c7c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008c80:	4b93      	ldr	r3, [pc, #588]	; (8008ed0 <_printf_float+0x2e0>)
 8008c82:	4894      	ldr	r0, [pc, #592]	; (8008ed4 <_printf_float+0x2e4>)
 8008c84:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008c88:	bf94      	ite	ls
 8008c8a:	4698      	movls	r8, r3
 8008c8c:	4680      	movhi	r8, r0
 8008c8e:	2303      	movs	r3, #3
 8008c90:	6123      	str	r3, [r4, #16]
 8008c92:	9b05      	ldr	r3, [sp, #20]
 8008c94:	f023 0204 	bic.w	r2, r3, #4
 8008c98:	6022      	str	r2, [r4, #0]
 8008c9a:	f04f 0900 	mov.w	r9, #0
 8008c9e:	9700      	str	r7, [sp, #0]
 8008ca0:	4633      	mov	r3, r6
 8008ca2:	aa0b      	add	r2, sp, #44	; 0x2c
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	4628      	mov	r0, r5
 8008ca8:	f000 f9d8 	bl	800905c <_printf_common>
 8008cac:	3001      	adds	r0, #1
 8008cae:	f040 8090 	bne.w	8008dd2 <_printf_float+0x1e2>
 8008cb2:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb6:	b00d      	add	sp, #52	; 0x34
 8008cb8:	ecbd 8b02 	vpop	{d8}
 8008cbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc0:	4642      	mov	r2, r8
 8008cc2:	464b      	mov	r3, r9
 8008cc4:	4640      	mov	r0, r8
 8008cc6:	4649      	mov	r1, r9
 8008cc8:	f7f7 ff40 	bl	8000b4c <__aeabi_dcmpun>
 8008ccc:	b140      	cbz	r0, 8008ce0 <_printf_float+0xf0>
 8008cce:	464b      	mov	r3, r9
 8008cd0:	2b00      	cmp	r3, #0
 8008cd2:	bfbc      	itt	lt
 8008cd4:	232d      	movlt	r3, #45	; 0x2d
 8008cd6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008cda:	487f      	ldr	r0, [pc, #508]	; (8008ed8 <_printf_float+0x2e8>)
 8008cdc:	4b7f      	ldr	r3, [pc, #508]	; (8008edc <_printf_float+0x2ec>)
 8008cde:	e7d1      	b.n	8008c84 <_printf_float+0x94>
 8008ce0:	6863      	ldr	r3, [r4, #4]
 8008ce2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008ce6:	9206      	str	r2, [sp, #24]
 8008ce8:	1c5a      	adds	r2, r3, #1
 8008cea:	d13f      	bne.n	8008d6c <_printf_float+0x17c>
 8008cec:	2306      	movs	r3, #6
 8008cee:	6063      	str	r3, [r4, #4]
 8008cf0:	9b05      	ldr	r3, [sp, #20]
 8008cf2:	6861      	ldr	r1, [r4, #4]
 8008cf4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	9303      	str	r3, [sp, #12]
 8008cfc:	ab0a      	add	r3, sp, #40	; 0x28
 8008cfe:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008d02:	ab09      	add	r3, sp, #36	; 0x24
 8008d04:	ec49 8b10 	vmov	d0, r8, r9
 8008d08:	9300      	str	r3, [sp, #0]
 8008d0a:	6022      	str	r2, [r4, #0]
 8008d0c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008d10:	4628      	mov	r0, r5
 8008d12:	f7ff fecd 	bl	8008ab0 <__cvt>
 8008d16:	9b06      	ldr	r3, [sp, #24]
 8008d18:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008d1a:	2b47      	cmp	r3, #71	; 0x47
 8008d1c:	4680      	mov	r8, r0
 8008d1e:	d108      	bne.n	8008d32 <_printf_float+0x142>
 8008d20:	1cc8      	adds	r0, r1, #3
 8008d22:	db02      	blt.n	8008d2a <_printf_float+0x13a>
 8008d24:	6863      	ldr	r3, [r4, #4]
 8008d26:	4299      	cmp	r1, r3
 8008d28:	dd41      	ble.n	8008dae <_printf_float+0x1be>
 8008d2a:	f1ab 0b02 	sub.w	fp, fp, #2
 8008d2e:	fa5f fb8b 	uxtb.w	fp, fp
 8008d32:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008d36:	d820      	bhi.n	8008d7a <_printf_float+0x18a>
 8008d38:	3901      	subs	r1, #1
 8008d3a:	465a      	mov	r2, fp
 8008d3c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008d40:	9109      	str	r1, [sp, #36]	; 0x24
 8008d42:	f7ff ff17 	bl	8008b74 <__exponent>
 8008d46:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008d48:	1813      	adds	r3, r2, r0
 8008d4a:	2a01      	cmp	r2, #1
 8008d4c:	4681      	mov	r9, r0
 8008d4e:	6123      	str	r3, [r4, #16]
 8008d50:	dc02      	bgt.n	8008d58 <_printf_float+0x168>
 8008d52:	6822      	ldr	r2, [r4, #0]
 8008d54:	07d2      	lsls	r2, r2, #31
 8008d56:	d501      	bpl.n	8008d5c <_printf_float+0x16c>
 8008d58:	3301      	adds	r3, #1
 8008d5a:	6123      	str	r3, [r4, #16]
 8008d5c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d09c      	beq.n	8008c9e <_printf_float+0xae>
 8008d64:	232d      	movs	r3, #45	; 0x2d
 8008d66:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d6a:	e798      	b.n	8008c9e <_printf_float+0xae>
 8008d6c:	9a06      	ldr	r2, [sp, #24]
 8008d6e:	2a47      	cmp	r2, #71	; 0x47
 8008d70:	d1be      	bne.n	8008cf0 <_printf_float+0x100>
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d1bc      	bne.n	8008cf0 <_printf_float+0x100>
 8008d76:	2301      	movs	r3, #1
 8008d78:	e7b9      	b.n	8008cee <_printf_float+0xfe>
 8008d7a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008d7e:	d118      	bne.n	8008db2 <_printf_float+0x1c2>
 8008d80:	2900      	cmp	r1, #0
 8008d82:	6863      	ldr	r3, [r4, #4]
 8008d84:	dd0b      	ble.n	8008d9e <_printf_float+0x1ae>
 8008d86:	6121      	str	r1, [r4, #16]
 8008d88:	b913      	cbnz	r3, 8008d90 <_printf_float+0x1a0>
 8008d8a:	6822      	ldr	r2, [r4, #0]
 8008d8c:	07d0      	lsls	r0, r2, #31
 8008d8e:	d502      	bpl.n	8008d96 <_printf_float+0x1a6>
 8008d90:	3301      	adds	r3, #1
 8008d92:	440b      	add	r3, r1
 8008d94:	6123      	str	r3, [r4, #16]
 8008d96:	65a1      	str	r1, [r4, #88]	; 0x58
 8008d98:	f04f 0900 	mov.w	r9, #0
 8008d9c:	e7de      	b.n	8008d5c <_printf_float+0x16c>
 8008d9e:	b913      	cbnz	r3, 8008da6 <_printf_float+0x1b6>
 8008da0:	6822      	ldr	r2, [r4, #0]
 8008da2:	07d2      	lsls	r2, r2, #31
 8008da4:	d501      	bpl.n	8008daa <_printf_float+0x1ba>
 8008da6:	3302      	adds	r3, #2
 8008da8:	e7f4      	b.n	8008d94 <_printf_float+0x1a4>
 8008daa:	2301      	movs	r3, #1
 8008dac:	e7f2      	b.n	8008d94 <_printf_float+0x1a4>
 8008dae:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008db4:	4299      	cmp	r1, r3
 8008db6:	db05      	blt.n	8008dc4 <_printf_float+0x1d4>
 8008db8:	6823      	ldr	r3, [r4, #0]
 8008dba:	6121      	str	r1, [r4, #16]
 8008dbc:	07d8      	lsls	r0, r3, #31
 8008dbe:	d5ea      	bpl.n	8008d96 <_printf_float+0x1a6>
 8008dc0:	1c4b      	adds	r3, r1, #1
 8008dc2:	e7e7      	b.n	8008d94 <_printf_float+0x1a4>
 8008dc4:	2900      	cmp	r1, #0
 8008dc6:	bfd4      	ite	le
 8008dc8:	f1c1 0202 	rsble	r2, r1, #2
 8008dcc:	2201      	movgt	r2, #1
 8008dce:	4413      	add	r3, r2
 8008dd0:	e7e0      	b.n	8008d94 <_printf_float+0x1a4>
 8008dd2:	6823      	ldr	r3, [r4, #0]
 8008dd4:	055a      	lsls	r2, r3, #21
 8008dd6:	d407      	bmi.n	8008de8 <_printf_float+0x1f8>
 8008dd8:	6923      	ldr	r3, [r4, #16]
 8008dda:	4642      	mov	r2, r8
 8008ddc:	4631      	mov	r1, r6
 8008dde:	4628      	mov	r0, r5
 8008de0:	47b8      	blx	r7
 8008de2:	3001      	adds	r0, #1
 8008de4:	d12c      	bne.n	8008e40 <_printf_float+0x250>
 8008de6:	e764      	b.n	8008cb2 <_printf_float+0xc2>
 8008de8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008dec:	f240 80e0 	bls.w	8008fb0 <_printf_float+0x3c0>
 8008df0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008df4:	2200      	movs	r2, #0
 8008df6:	2300      	movs	r3, #0
 8008df8:	f7f7 fe76 	bl	8000ae8 <__aeabi_dcmpeq>
 8008dfc:	2800      	cmp	r0, #0
 8008dfe:	d034      	beq.n	8008e6a <_printf_float+0x27a>
 8008e00:	4a37      	ldr	r2, [pc, #220]	; (8008ee0 <_printf_float+0x2f0>)
 8008e02:	2301      	movs	r3, #1
 8008e04:	4631      	mov	r1, r6
 8008e06:	4628      	mov	r0, r5
 8008e08:	47b8      	blx	r7
 8008e0a:	3001      	adds	r0, #1
 8008e0c:	f43f af51 	beq.w	8008cb2 <_printf_float+0xc2>
 8008e10:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e14:	429a      	cmp	r2, r3
 8008e16:	db02      	blt.n	8008e1e <_printf_float+0x22e>
 8008e18:	6823      	ldr	r3, [r4, #0]
 8008e1a:	07d8      	lsls	r0, r3, #31
 8008e1c:	d510      	bpl.n	8008e40 <_printf_float+0x250>
 8008e1e:	ee18 3a10 	vmov	r3, s16
 8008e22:	4652      	mov	r2, sl
 8008e24:	4631      	mov	r1, r6
 8008e26:	4628      	mov	r0, r5
 8008e28:	47b8      	blx	r7
 8008e2a:	3001      	adds	r0, #1
 8008e2c:	f43f af41 	beq.w	8008cb2 <_printf_float+0xc2>
 8008e30:	f04f 0800 	mov.w	r8, #0
 8008e34:	f104 091a 	add.w	r9, r4, #26
 8008e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e3a:	3b01      	subs	r3, #1
 8008e3c:	4543      	cmp	r3, r8
 8008e3e:	dc09      	bgt.n	8008e54 <_printf_float+0x264>
 8008e40:	6823      	ldr	r3, [r4, #0]
 8008e42:	079b      	lsls	r3, r3, #30
 8008e44:	f100 8105 	bmi.w	8009052 <_printf_float+0x462>
 8008e48:	68e0      	ldr	r0, [r4, #12]
 8008e4a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008e4c:	4298      	cmp	r0, r3
 8008e4e:	bfb8      	it	lt
 8008e50:	4618      	movlt	r0, r3
 8008e52:	e730      	b.n	8008cb6 <_printf_float+0xc6>
 8008e54:	2301      	movs	r3, #1
 8008e56:	464a      	mov	r2, r9
 8008e58:	4631      	mov	r1, r6
 8008e5a:	4628      	mov	r0, r5
 8008e5c:	47b8      	blx	r7
 8008e5e:	3001      	adds	r0, #1
 8008e60:	f43f af27 	beq.w	8008cb2 <_printf_float+0xc2>
 8008e64:	f108 0801 	add.w	r8, r8, #1
 8008e68:	e7e6      	b.n	8008e38 <_printf_float+0x248>
 8008e6a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	dc39      	bgt.n	8008ee4 <_printf_float+0x2f4>
 8008e70:	4a1b      	ldr	r2, [pc, #108]	; (8008ee0 <_printf_float+0x2f0>)
 8008e72:	2301      	movs	r3, #1
 8008e74:	4631      	mov	r1, r6
 8008e76:	4628      	mov	r0, r5
 8008e78:	47b8      	blx	r7
 8008e7a:	3001      	adds	r0, #1
 8008e7c:	f43f af19 	beq.w	8008cb2 <_printf_float+0xc2>
 8008e80:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008e84:	4313      	orrs	r3, r2
 8008e86:	d102      	bne.n	8008e8e <_printf_float+0x29e>
 8008e88:	6823      	ldr	r3, [r4, #0]
 8008e8a:	07d9      	lsls	r1, r3, #31
 8008e8c:	d5d8      	bpl.n	8008e40 <_printf_float+0x250>
 8008e8e:	ee18 3a10 	vmov	r3, s16
 8008e92:	4652      	mov	r2, sl
 8008e94:	4631      	mov	r1, r6
 8008e96:	4628      	mov	r0, r5
 8008e98:	47b8      	blx	r7
 8008e9a:	3001      	adds	r0, #1
 8008e9c:	f43f af09 	beq.w	8008cb2 <_printf_float+0xc2>
 8008ea0:	f04f 0900 	mov.w	r9, #0
 8008ea4:	f104 0a1a 	add.w	sl, r4, #26
 8008ea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008eaa:	425b      	negs	r3, r3
 8008eac:	454b      	cmp	r3, r9
 8008eae:	dc01      	bgt.n	8008eb4 <_printf_float+0x2c4>
 8008eb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008eb2:	e792      	b.n	8008dda <_printf_float+0x1ea>
 8008eb4:	2301      	movs	r3, #1
 8008eb6:	4652      	mov	r2, sl
 8008eb8:	4631      	mov	r1, r6
 8008eba:	4628      	mov	r0, r5
 8008ebc:	47b8      	blx	r7
 8008ebe:	3001      	adds	r0, #1
 8008ec0:	f43f aef7 	beq.w	8008cb2 <_printf_float+0xc2>
 8008ec4:	f109 0901 	add.w	r9, r9, #1
 8008ec8:	e7ee      	b.n	8008ea8 <_printf_float+0x2b8>
 8008eca:	bf00      	nop
 8008ecc:	7fefffff 	.word	0x7fefffff
 8008ed0:	0800e904 	.word	0x0800e904
 8008ed4:	0800e908 	.word	0x0800e908
 8008ed8:	0800e910 	.word	0x0800e910
 8008edc:	0800e90c 	.word	0x0800e90c
 8008ee0:	0800ed09 	.word	0x0800ed09
 8008ee4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ee6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008ee8:	429a      	cmp	r2, r3
 8008eea:	bfa8      	it	ge
 8008eec:	461a      	movge	r2, r3
 8008eee:	2a00      	cmp	r2, #0
 8008ef0:	4691      	mov	r9, r2
 8008ef2:	dc37      	bgt.n	8008f64 <_printf_float+0x374>
 8008ef4:	f04f 0b00 	mov.w	fp, #0
 8008ef8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008efc:	f104 021a 	add.w	r2, r4, #26
 8008f00:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008f02:	9305      	str	r3, [sp, #20]
 8008f04:	eba3 0309 	sub.w	r3, r3, r9
 8008f08:	455b      	cmp	r3, fp
 8008f0a:	dc33      	bgt.n	8008f74 <_printf_float+0x384>
 8008f0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f10:	429a      	cmp	r2, r3
 8008f12:	db3b      	blt.n	8008f8c <_printf_float+0x39c>
 8008f14:	6823      	ldr	r3, [r4, #0]
 8008f16:	07da      	lsls	r2, r3, #31
 8008f18:	d438      	bmi.n	8008f8c <_printf_float+0x39c>
 8008f1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f1c:	9a05      	ldr	r2, [sp, #20]
 8008f1e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008f20:	1a9a      	subs	r2, r3, r2
 8008f22:	eba3 0901 	sub.w	r9, r3, r1
 8008f26:	4591      	cmp	r9, r2
 8008f28:	bfa8      	it	ge
 8008f2a:	4691      	movge	r9, r2
 8008f2c:	f1b9 0f00 	cmp.w	r9, #0
 8008f30:	dc35      	bgt.n	8008f9e <_printf_float+0x3ae>
 8008f32:	f04f 0800 	mov.w	r8, #0
 8008f36:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008f3a:	f104 0a1a 	add.w	sl, r4, #26
 8008f3e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f42:	1a9b      	subs	r3, r3, r2
 8008f44:	eba3 0309 	sub.w	r3, r3, r9
 8008f48:	4543      	cmp	r3, r8
 8008f4a:	f77f af79 	ble.w	8008e40 <_printf_float+0x250>
 8008f4e:	2301      	movs	r3, #1
 8008f50:	4652      	mov	r2, sl
 8008f52:	4631      	mov	r1, r6
 8008f54:	4628      	mov	r0, r5
 8008f56:	47b8      	blx	r7
 8008f58:	3001      	adds	r0, #1
 8008f5a:	f43f aeaa 	beq.w	8008cb2 <_printf_float+0xc2>
 8008f5e:	f108 0801 	add.w	r8, r8, #1
 8008f62:	e7ec      	b.n	8008f3e <_printf_float+0x34e>
 8008f64:	4613      	mov	r3, r2
 8008f66:	4631      	mov	r1, r6
 8008f68:	4642      	mov	r2, r8
 8008f6a:	4628      	mov	r0, r5
 8008f6c:	47b8      	blx	r7
 8008f6e:	3001      	adds	r0, #1
 8008f70:	d1c0      	bne.n	8008ef4 <_printf_float+0x304>
 8008f72:	e69e      	b.n	8008cb2 <_printf_float+0xc2>
 8008f74:	2301      	movs	r3, #1
 8008f76:	4631      	mov	r1, r6
 8008f78:	4628      	mov	r0, r5
 8008f7a:	9205      	str	r2, [sp, #20]
 8008f7c:	47b8      	blx	r7
 8008f7e:	3001      	adds	r0, #1
 8008f80:	f43f ae97 	beq.w	8008cb2 <_printf_float+0xc2>
 8008f84:	9a05      	ldr	r2, [sp, #20]
 8008f86:	f10b 0b01 	add.w	fp, fp, #1
 8008f8a:	e7b9      	b.n	8008f00 <_printf_float+0x310>
 8008f8c:	ee18 3a10 	vmov	r3, s16
 8008f90:	4652      	mov	r2, sl
 8008f92:	4631      	mov	r1, r6
 8008f94:	4628      	mov	r0, r5
 8008f96:	47b8      	blx	r7
 8008f98:	3001      	adds	r0, #1
 8008f9a:	d1be      	bne.n	8008f1a <_printf_float+0x32a>
 8008f9c:	e689      	b.n	8008cb2 <_printf_float+0xc2>
 8008f9e:	9a05      	ldr	r2, [sp, #20]
 8008fa0:	464b      	mov	r3, r9
 8008fa2:	4442      	add	r2, r8
 8008fa4:	4631      	mov	r1, r6
 8008fa6:	4628      	mov	r0, r5
 8008fa8:	47b8      	blx	r7
 8008faa:	3001      	adds	r0, #1
 8008fac:	d1c1      	bne.n	8008f32 <_printf_float+0x342>
 8008fae:	e680      	b.n	8008cb2 <_printf_float+0xc2>
 8008fb0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fb2:	2a01      	cmp	r2, #1
 8008fb4:	dc01      	bgt.n	8008fba <_printf_float+0x3ca>
 8008fb6:	07db      	lsls	r3, r3, #31
 8008fb8:	d538      	bpl.n	800902c <_printf_float+0x43c>
 8008fba:	2301      	movs	r3, #1
 8008fbc:	4642      	mov	r2, r8
 8008fbe:	4631      	mov	r1, r6
 8008fc0:	4628      	mov	r0, r5
 8008fc2:	47b8      	blx	r7
 8008fc4:	3001      	adds	r0, #1
 8008fc6:	f43f ae74 	beq.w	8008cb2 <_printf_float+0xc2>
 8008fca:	ee18 3a10 	vmov	r3, s16
 8008fce:	4652      	mov	r2, sl
 8008fd0:	4631      	mov	r1, r6
 8008fd2:	4628      	mov	r0, r5
 8008fd4:	47b8      	blx	r7
 8008fd6:	3001      	adds	r0, #1
 8008fd8:	f43f ae6b 	beq.w	8008cb2 <_printf_float+0xc2>
 8008fdc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008fe0:	2200      	movs	r2, #0
 8008fe2:	2300      	movs	r3, #0
 8008fe4:	f7f7 fd80 	bl	8000ae8 <__aeabi_dcmpeq>
 8008fe8:	b9d8      	cbnz	r0, 8009022 <_printf_float+0x432>
 8008fea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fec:	f108 0201 	add.w	r2, r8, #1
 8008ff0:	3b01      	subs	r3, #1
 8008ff2:	4631      	mov	r1, r6
 8008ff4:	4628      	mov	r0, r5
 8008ff6:	47b8      	blx	r7
 8008ff8:	3001      	adds	r0, #1
 8008ffa:	d10e      	bne.n	800901a <_printf_float+0x42a>
 8008ffc:	e659      	b.n	8008cb2 <_printf_float+0xc2>
 8008ffe:	2301      	movs	r3, #1
 8009000:	4652      	mov	r2, sl
 8009002:	4631      	mov	r1, r6
 8009004:	4628      	mov	r0, r5
 8009006:	47b8      	blx	r7
 8009008:	3001      	adds	r0, #1
 800900a:	f43f ae52 	beq.w	8008cb2 <_printf_float+0xc2>
 800900e:	f108 0801 	add.w	r8, r8, #1
 8009012:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009014:	3b01      	subs	r3, #1
 8009016:	4543      	cmp	r3, r8
 8009018:	dcf1      	bgt.n	8008ffe <_printf_float+0x40e>
 800901a:	464b      	mov	r3, r9
 800901c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009020:	e6dc      	b.n	8008ddc <_printf_float+0x1ec>
 8009022:	f04f 0800 	mov.w	r8, #0
 8009026:	f104 0a1a 	add.w	sl, r4, #26
 800902a:	e7f2      	b.n	8009012 <_printf_float+0x422>
 800902c:	2301      	movs	r3, #1
 800902e:	4642      	mov	r2, r8
 8009030:	e7df      	b.n	8008ff2 <_printf_float+0x402>
 8009032:	2301      	movs	r3, #1
 8009034:	464a      	mov	r2, r9
 8009036:	4631      	mov	r1, r6
 8009038:	4628      	mov	r0, r5
 800903a:	47b8      	blx	r7
 800903c:	3001      	adds	r0, #1
 800903e:	f43f ae38 	beq.w	8008cb2 <_printf_float+0xc2>
 8009042:	f108 0801 	add.w	r8, r8, #1
 8009046:	68e3      	ldr	r3, [r4, #12]
 8009048:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800904a:	1a5b      	subs	r3, r3, r1
 800904c:	4543      	cmp	r3, r8
 800904e:	dcf0      	bgt.n	8009032 <_printf_float+0x442>
 8009050:	e6fa      	b.n	8008e48 <_printf_float+0x258>
 8009052:	f04f 0800 	mov.w	r8, #0
 8009056:	f104 0919 	add.w	r9, r4, #25
 800905a:	e7f4      	b.n	8009046 <_printf_float+0x456>

0800905c <_printf_common>:
 800905c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009060:	4616      	mov	r6, r2
 8009062:	4699      	mov	r9, r3
 8009064:	688a      	ldr	r2, [r1, #8]
 8009066:	690b      	ldr	r3, [r1, #16]
 8009068:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800906c:	4293      	cmp	r3, r2
 800906e:	bfb8      	it	lt
 8009070:	4613      	movlt	r3, r2
 8009072:	6033      	str	r3, [r6, #0]
 8009074:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009078:	4607      	mov	r7, r0
 800907a:	460c      	mov	r4, r1
 800907c:	b10a      	cbz	r2, 8009082 <_printf_common+0x26>
 800907e:	3301      	adds	r3, #1
 8009080:	6033      	str	r3, [r6, #0]
 8009082:	6823      	ldr	r3, [r4, #0]
 8009084:	0699      	lsls	r1, r3, #26
 8009086:	bf42      	ittt	mi
 8009088:	6833      	ldrmi	r3, [r6, #0]
 800908a:	3302      	addmi	r3, #2
 800908c:	6033      	strmi	r3, [r6, #0]
 800908e:	6825      	ldr	r5, [r4, #0]
 8009090:	f015 0506 	ands.w	r5, r5, #6
 8009094:	d106      	bne.n	80090a4 <_printf_common+0x48>
 8009096:	f104 0a19 	add.w	sl, r4, #25
 800909a:	68e3      	ldr	r3, [r4, #12]
 800909c:	6832      	ldr	r2, [r6, #0]
 800909e:	1a9b      	subs	r3, r3, r2
 80090a0:	42ab      	cmp	r3, r5
 80090a2:	dc26      	bgt.n	80090f2 <_printf_common+0x96>
 80090a4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80090a8:	1e13      	subs	r3, r2, #0
 80090aa:	6822      	ldr	r2, [r4, #0]
 80090ac:	bf18      	it	ne
 80090ae:	2301      	movne	r3, #1
 80090b0:	0692      	lsls	r2, r2, #26
 80090b2:	d42b      	bmi.n	800910c <_printf_common+0xb0>
 80090b4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80090b8:	4649      	mov	r1, r9
 80090ba:	4638      	mov	r0, r7
 80090bc:	47c0      	blx	r8
 80090be:	3001      	adds	r0, #1
 80090c0:	d01e      	beq.n	8009100 <_printf_common+0xa4>
 80090c2:	6823      	ldr	r3, [r4, #0]
 80090c4:	68e5      	ldr	r5, [r4, #12]
 80090c6:	6832      	ldr	r2, [r6, #0]
 80090c8:	f003 0306 	and.w	r3, r3, #6
 80090cc:	2b04      	cmp	r3, #4
 80090ce:	bf08      	it	eq
 80090d0:	1aad      	subeq	r5, r5, r2
 80090d2:	68a3      	ldr	r3, [r4, #8]
 80090d4:	6922      	ldr	r2, [r4, #16]
 80090d6:	bf0c      	ite	eq
 80090d8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80090dc:	2500      	movne	r5, #0
 80090de:	4293      	cmp	r3, r2
 80090e0:	bfc4      	itt	gt
 80090e2:	1a9b      	subgt	r3, r3, r2
 80090e4:	18ed      	addgt	r5, r5, r3
 80090e6:	2600      	movs	r6, #0
 80090e8:	341a      	adds	r4, #26
 80090ea:	42b5      	cmp	r5, r6
 80090ec:	d11a      	bne.n	8009124 <_printf_common+0xc8>
 80090ee:	2000      	movs	r0, #0
 80090f0:	e008      	b.n	8009104 <_printf_common+0xa8>
 80090f2:	2301      	movs	r3, #1
 80090f4:	4652      	mov	r2, sl
 80090f6:	4649      	mov	r1, r9
 80090f8:	4638      	mov	r0, r7
 80090fa:	47c0      	blx	r8
 80090fc:	3001      	adds	r0, #1
 80090fe:	d103      	bne.n	8009108 <_printf_common+0xac>
 8009100:	f04f 30ff 	mov.w	r0, #4294967295
 8009104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009108:	3501      	adds	r5, #1
 800910a:	e7c6      	b.n	800909a <_printf_common+0x3e>
 800910c:	18e1      	adds	r1, r4, r3
 800910e:	1c5a      	adds	r2, r3, #1
 8009110:	2030      	movs	r0, #48	; 0x30
 8009112:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009116:	4422      	add	r2, r4
 8009118:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800911c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009120:	3302      	adds	r3, #2
 8009122:	e7c7      	b.n	80090b4 <_printf_common+0x58>
 8009124:	2301      	movs	r3, #1
 8009126:	4622      	mov	r2, r4
 8009128:	4649      	mov	r1, r9
 800912a:	4638      	mov	r0, r7
 800912c:	47c0      	blx	r8
 800912e:	3001      	adds	r0, #1
 8009130:	d0e6      	beq.n	8009100 <_printf_common+0xa4>
 8009132:	3601      	adds	r6, #1
 8009134:	e7d9      	b.n	80090ea <_printf_common+0x8e>
	...

08009138 <_printf_i>:
 8009138:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800913c:	7e0f      	ldrb	r7, [r1, #24]
 800913e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009140:	2f78      	cmp	r7, #120	; 0x78
 8009142:	4691      	mov	r9, r2
 8009144:	4680      	mov	r8, r0
 8009146:	460c      	mov	r4, r1
 8009148:	469a      	mov	sl, r3
 800914a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800914e:	d807      	bhi.n	8009160 <_printf_i+0x28>
 8009150:	2f62      	cmp	r7, #98	; 0x62
 8009152:	d80a      	bhi.n	800916a <_printf_i+0x32>
 8009154:	2f00      	cmp	r7, #0
 8009156:	f000 80d8 	beq.w	800930a <_printf_i+0x1d2>
 800915a:	2f58      	cmp	r7, #88	; 0x58
 800915c:	f000 80a3 	beq.w	80092a6 <_printf_i+0x16e>
 8009160:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009164:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009168:	e03a      	b.n	80091e0 <_printf_i+0xa8>
 800916a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800916e:	2b15      	cmp	r3, #21
 8009170:	d8f6      	bhi.n	8009160 <_printf_i+0x28>
 8009172:	a101      	add	r1, pc, #4	; (adr r1, 8009178 <_printf_i+0x40>)
 8009174:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009178:	080091d1 	.word	0x080091d1
 800917c:	080091e5 	.word	0x080091e5
 8009180:	08009161 	.word	0x08009161
 8009184:	08009161 	.word	0x08009161
 8009188:	08009161 	.word	0x08009161
 800918c:	08009161 	.word	0x08009161
 8009190:	080091e5 	.word	0x080091e5
 8009194:	08009161 	.word	0x08009161
 8009198:	08009161 	.word	0x08009161
 800919c:	08009161 	.word	0x08009161
 80091a0:	08009161 	.word	0x08009161
 80091a4:	080092f1 	.word	0x080092f1
 80091a8:	08009215 	.word	0x08009215
 80091ac:	080092d3 	.word	0x080092d3
 80091b0:	08009161 	.word	0x08009161
 80091b4:	08009161 	.word	0x08009161
 80091b8:	08009313 	.word	0x08009313
 80091bc:	08009161 	.word	0x08009161
 80091c0:	08009215 	.word	0x08009215
 80091c4:	08009161 	.word	0x08009161
 80091c8:	08009161 	.word	0x08009161
 80091cc:	080092db 	.word	0x080092db
 80091d0:	682b      	ldr	r3, [r5, #0]
 80091d2:	1d1a      	adds	r2, r3, #4
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	602a      	str	r2, [r5, #0]
 80091d8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80091dc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80091e0:	2301      	movs	r3, #1
 80091e2:	e0a3      	b.n	800932c <_printf_i+0x1f4>
 80091e4:	6820      	ldr	r0, [r4, #0]
 80091e6:	6829      	ldr	r1, [r5, #0]
 80091e8:	0606      	lsls	r6, r0, #24
 80091ea:	f101 0304 	add.w	r3, r1, #4
 80091ee:	d50a      	bpl.n	8009206 <_printf_i+0xce>
 80091f0:	680e      	ldr	r6, [r1, #0]
 80091f2:	602b      	str	r3, [r5, #0]
 80091f4:	2e00      	cmp	r6, #0
 80091f6:	da03      	bge.n	8009200 <_printf_i+0xc8>
 80091f8:	232d      	movs	r3, #45	; 0x2d
 80091fa:	4276      	negs	r6, r6
 80091fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009200:	485e      	ldr	r0, [pc, #376]	; (800937c <_printf_i+0x244>)
 8009202:	230a      	movs	r3, #10
 8009204:	e019      	b.n	800923a <_printf_i+0x102>
 8009206:	680e      	ldr	r6, [r1, #0]
 8009208:	602b      	str	r3, [r5, #0]
 800920a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800920e:	bf18      	it	ne
 8009210:	b236      	sxthne	r6, r6
 8009212:	e7ef      	b.n	80091f4 <_printf_i+0xbc>
 8009214:	682b      	ldr	r3, [r5, #0]
 8009216:	6820      	ldr	r0, [r4, #0]
 8009218:	1d19      	adds	r1, r3, #4
 800921a:	6029      	str	r1, [r5, #0]
 800921c:	0601      	lsls	r1, r0, #24
 800921e:	d501      	bpl.n	8009224 <_printf_i+0xec>
 8009220:	681e      	ldr	r6, [r3, #0]
 8009222:	e002      	b.n	800922a <_printf_i+0xf2>
 8009224:	0646      	lsls	r6, r0, #25
 8009226:	d5fb      	bpl.n	8009220 <_printf_i+0xe8>
 8009228:	881e      	ldrh	r6, [r3, #0]
 800922a:	4854      	ldr	r0, [pc, #336]	; (800937c <_printf_i+0x244>)
 800922c:	2f6f      	cmp	r7, #111	; 0x6f
 800922e:	bf0c      	ite	eq
 8009230:	2308      	moveq	r3, #8
 8009232:	230a      	movne	r3, #10
 8009234:	2100      	movs	r1, #0
 8009236:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800923a:	6865      	ldr	r5, [r4, #4]
 800923c:	60a5      	str	r5, [r4, #8]
 800923e:	2d00      	cmp	r5, #0
 8009240:	bfa2      	ittt	ge
 8009242:	6821      	ldrge	r1, [r4, #0]
 8009244:	f021 0104 	bicge.w	r1, r1, #4
 8009248:	6021      	strge	r1, [r4, #0]
 800924a:	b90e      	cbnz	r6, 8009250 <_printf_i+0x118>
 800924c:	2d00      	cmp	r5, #0
 800924e:	d04d      	beq.n	80092ec <_printf_i+0x1b4>
 8009250:	4615      	mov	r5, r2
 8009252:	fbb6 f1f3 	udiv	r1, r6, r3
 8009256:	fb03 6711 	mls	r7, r3, r1, r6
 800925a:	5dc7      	ldrb	r7, [r0, r7]
 800925c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009260:	4637      	mov	r7, r6
 8009262:	42bb      	cmp	r3, r7
 8009264:	460e      	mov	r6, r1
 8009266:	d9f4      	bls.n	8009252 <_printf_i+0x11a>
 8009268:	2b08      	cmp	r3, #8
 800926a:	d10b      	bne.n	8009284 <_printf_i+0x14c>
 800926c:	6823      	ldr	r3, [r4, #0]
 800926e:	07de      	lsls	r6, r3, #31
 8009270:	d508      	bpl.n	8009284 <_printf_i+0x14c>
 8009272:	6923      	ldr	r3, [r4, #16]
 8009274:	6861      	ldr	r1, [r4, #4]
 8009276:	4299      	cmp	r1, r3
 8009278:	bfde      	ittt	le
 800927a:	2330      	movle	r3, #48	; 0x30
 800927c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009280:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009284:	1b52      	subs	r2, r2, r5
 8009286:	6122      	str	r2, [r4, #16]
 8009288:	f8cd a000 	str.w	sl, [sp]
 800928c:	464b      	mov	r3, r9
 800928e:	aa03      	add	r2, sp, #12
 8009290:	4621      	mov	r1, r4
 8009292:	4640      	mov	r0, r8
 8009294:	f7ff fee2 	bl	800905c <_printf_common>
 8009298:	3001      	adds	r0, #1
 800929a:	d14c      	bne.n	8009336 <_printf_i+0x1fe>
 800929c:	f04f 30ff 	mov.w	r0, #4294967295
 80092a0:	b004      	add	sp, #16
 80092a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092a6:	4835      	ldr	r0, [pc, #212]	; (800937c <_printf_i+0x244>)
 80092a8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80092ac:	6829      	ldr	r1, [r5, #0]
 80092ae:	6823      	ldr	r3, [r4, #0]
 80092b0:	f851 6b04 	ldr.w	r6, [r1], #4
 80092b4:	6029      	str	r1, [r5, #0]
 80092b6:	061d      	lsls	r5, r3, #24
 80092b8:	d514      	bpl.n	80092e4 <_printf_i+0x1ac>
 80092ba:	07df      	lsls	r7, r3, #31
 80092bc:	bf44      	itt	mi
 80092be:	f043 0320 	orrmi.w	r3, r3, #32
 80092c2:	6023      	strmi	r3, [r4, #0]
 80092c4:	b91e      	cbnz	r6, 80092ce <_printf_i+0x196>
 80092c6:	6823      	ldr	r3, [r4, #0]
 80092c8:	f023 0320 	bic.w	r3, r3, #32
 80092cc:	6023      	str	r3, [r4, #0]
 80092ce:	2310      	movs	r3, #16
 80092d0:	e7b0      	b.n	8009234 <_printf_i+0xfc>
 80092d2:	6823      	ldr	r3, [r4, #0]
 80092d4:	f043 0320 	orr.w	r3, r3, #32
 80092d8:	6023      	str	r3, [r4, #0]
 80092da:	2378      	movs	r3, #120	; 0x78
 80092dc:	4828      	ldr	r0, [pc, #160]	; (8009380 <_printf_i+0x248>)
 80092de:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80092e2:	e7e3      	b.n	80092ac <_printf_i+0x174>
 80092e4:	0659      	lsls	r1, r3, #25
 80092e6:	bf48      	it	mi
 80092e8:	b2b6      	uxthmi	r6, r6
 80092ea:	e7e6      	b.n	80092ba <_printf_i+0x182>
 80092ec:	4615      	mov	r5, r2
 80092ee:	e7bb      	b.n	8009268 <_printf_i+0x130>
 80092f0:	682b      	ldr	r3, [r5, #0]
 80092f2:	6826      	ldr	r6, [r4, #0]
 80092f4:	6961      	ldr	r1, [r4, #20]
 80092f6:	1d18      	adds	r0, r3, #4
 80092f8:	6028      	str	r0, [r5, #0]
 80092fa:	0635      	lsls	r5, r6, #24
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	d501      	bpl.n	8009304 <_printf_i+0x1cc>
 8009300:	6019      	str	r1, [r3, #0]
 8009302:	e002      	b.n	800930a <_printf_i+0x1d2>
 8009304:	0670      	lsls	r0, r6, #25
 8009306:	d5fb      	bpl.n	8009300 <_printf_i+0x1c8>
 8009308:	8019      	strh	r1, [r3, #0]
 800930a:	2300      	movs	r3, #0
 800930c:	6123      	str	r3, [r4, #16]
 800930e:	4615      	mov	r5, r2
 8009310:	e7ba      	b.n	8009288 <_printf_i+0x150>
 8009312:	682b      	ldr	r3, [r5, #0]
 8009314:	1d1a      	adds	r2, r3, #4
 8009316:	602a      	str	r2, [r5, #0]
 8009318:	681d      	ldr	r5, [r3, #0]
 800931a:	6862      	ldr	r2, [r4, #4]
 800931c:	2100      	movs	r1, #0
 800931e:	4628      	mov	r0, r5
 8009320:	f7f6 ff6e 	bl	8000200 <memchr>
 8009324:	b108      	cbz	r0, 800932a <_printf_i+0x1f2>
 8009326:	1b40      	subs	r0, r0, r5
 8009328:	6060      	str	r0, [r4, #4]
 800932a:	6863      	ldr	r3, [r4, #4]
 800932c:	6123      	str	r3, [r4, #16]
 800932e:	2300      	movs	r3, #0
 8009330:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009334:	e7a8      	b.n	8009288 <_printf_i+0x150>
 8009336:	6923      	ldr	r3, [r4, #16]
 8009338:	462a      	mov	r2, r5
 800933a:	4649      	mov	r1, r9
 800933c:	4640      	mov	r0, r8
 800933e:	47d0      	blx	sl
 8009340:	3001      	adds	r0, #1
 8009342:	d0ab      	beq.n	800929c <_printf_i+0x164>
 8009344:	6823      	ldr	r3, [r4, #0]
 8009346:	079b      	lsls	r3, r3, #30
 8009348:	d413      	bmi.n	8009372 <_printf_i+0x23a>
 800934a:	68e0      	ldr	r0, [r4, #12]
 800934c:	9b03      	ldr	r3, [sp, #12]
 800934e:	4298      	cmp	r0, r3
 8009350:	bfb8      	it	lt
 8009352:	4618      	movlt	r0, r3
 8009354:	e7a4      	b.n	80092a0 <_printf_i+0x168>
 8009356:	2301      	movs	r3, #1
 8009358:	4632      	mov	r2, r6
 800935a:	4649      	mov	r1, r9
 800935c:	4640      	mov	r0, r8
 800935e:	47d0      	blx	sl
 8009360:	3001      	adds	r0, #1
 8009362:	d09b      	beq.n	800929c <_printf_i+0x164>
 8009364:	3501      	adds	r5, #1
 8009366:	68e3      	ldr	r3, [r4, #12]
 8009368:	9903      	ldr	r1, [sp, #12]
 800936a:	1a5b      	subs	r3, r3, r1
 800936c:	42ab      	cmp	r3, r5
 800936e:	dcf2      	bgt.n	8009356 <_printf_i+0x21e>
 8009370:	e7eb      	b.n	800934a <_printf_i+0x212>
 8009372:	2500      	movs	r5, #0
 8009374:	f104 0619 	add.w	r6, r4, #25
 8009378:	e7f5      	b.n	8009366 <_printf_i+0x22e>
 800937a:	bf00      	nop
 800937c:	0800e914 	.word	0x0800e914
 8009380:	0800e925 	.word	0x0800e925

08009384 <_scanf_float>:
 8009384:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009388:	b087      	sub	sp, #28
 800938a:	4617      	mov	r7, r2
 800938c:	9303      	str	r3, [sp, #12]
 800938e:	688b      	ldr	r3, [r1, #8]
 8009390:	1e5a      	subs	r2, r3, #1
 8009392:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8009396:	bf83      	ittte	hi
 8009398:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800939c:	195b      	addhi	r3, r3, r5
 800939e:	9302      	strhi	r3, [sp, #8]
 80093a0:	2300      	movls	r3, #0
 80093a2:	bf86      	itte	hi
 80093a4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80093a8:	608b      	strhi	r3, [r1, #8]
 80093aa:	9302      	strls	r3, [sp, #8]
 80093ac:	680b      	ldr	r3, [r1, #0]
 80093ae:	468b      	mov	fp, r1
 80093b0:	2500      	movs	r5, #0
 80093b2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80093b6:	f84b 3b1c 	str.w	r3, [fp], #28
 80093ba:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80093be:	4680      	mov	r8, r0
 80093c0:	460c      	mov	r4, r1
 80093c2:	465e      	mov	r6, fp
 80093c4:	46aa      	mov	sl, r5
 80093c6:	46a9      	mov	r9, r5
 80093c8:	9501      	str	r5, [sp, #4]
 80093ca:	68a2      	ldr	r2, [r4, #8]
 80093cc:	b152      	cbz	r2, 80093e4 <_scanf_float+0x60>
 80093ce:	683b      	ldr	r3, [r7, #0]
 80093d0:	781b      	ldrb	r3, [r3, #0]
 80093d2:	2b4e      	cmp	r3, #78	; 0x4e
 80093d4:	d864      	bhi.n	80094a0 <_scanf_float+0x11c>
 80093d6:	2b40      	cmp	r3, #64	; 0x40
 80093d8:	d83c      	bhi.n	8009454 <_scanf_float+0xd0>
 80093da:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80093de:	b2c8      	uxtb	r0, r1
 80093e0:	280e      	cmp	r0, #14
 80093e2:	d93a      	bls.n	800945a <_scanf_float+0xd6>
 80093e4:	f1b9 0f00 	cmp.w	r9, #0
 80093e8:	d003      	beq.n	80093f2 <_scanf_float+0x6e>
 80093ea:	6823      	ldr	r3, [r4, #0]
 80093ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80093f0:	6023      	str	r3, [r4, #0]
 80093f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80093f6:	f1ba 0f01 	cmp.w	sl, #1
 80093fa:	f200 8113 	bhi.w	8009624 <_scanf_float+0x2a0>
 80093fe:	455e      	cmp	r6, fp
 8009400:	f200 8105 	bhi.w	800960e <_scanf_float+0x28a>
 8009404:	2501      	movs	r5, #1
 8009406:	4628      	mov	r0, r5
 8009408:	b007      	add	sp, #28
 800940a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800940e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8009412:	2a0d      	cmp	r2, #13
 8009414:	d8e6      	bhi.n	80093e4 <_scanf_float+0x60>
 8009416:	a101      	add	r1, pc, #4	; (adr r1, 800941c <_scanf_float+0x98>)
 8009418:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800941c:	0800955b 	.word	0x0800955b
 8009420:	080093e5 	.word	0x080093e5
 8009424:	080093e5 	.word	0x080093e5
 8009428:	080093e5 	.word	0x080093e5
 800942c:	080095bb 	.word	0x080095bb
 8009430:	08009593 	.word	0x08009593
 8009434:	080093e5 	.word	0x080093e5
 8009438:	080093e5 	.word	0x080093e5
 800943c:	08009569 	.word	0x08009569
 8009440:	080093e5 	.word	0x080093e5
 8009444:	080093e5 	.word	0x080093e5
 8009448:	080093e5 	.word	0x080093e5
 800944c:	080093e5 	.word	0x080093e5
 8009450:	08009521 	.word	0x08009521
 8009454:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8009458:	e7db      	b.n	8009412 <_scanf_float+0x8e>
 800945a:	290e      	cmp	r1, #14
 800945c:	d8c2      	bhi.n	80093e4 <_scanf_float+0x60>
 800945e:	a001      	add	r0, pc, #4	; (adr r0, 8009464 <_scanf_float+0xe0>)
 8009460:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8009464:	08009513 	.word	0x08009513
 8009468:	080093e5 	.word	0x080093e5
 800946c:	08009513 	.word	0x08009513
 8009470:	080095a7 	.word	0x080095a7
 8009474:	080093e5 	.word	0x080093e5
 8009478:	080094c1 	.word	0x080094c1
 800947c:	080094fd 	.word	0x080094fd
 8009480:	080094fd 	.word	0x080094fd
 8009484:	080094fd 	.word	0x080094fd
 8009488:	080094fd 	.word	0x080094fd
 800948c:	080094fd 	.word	0x080094fd
 8009490:	080094fd 	.word	0x080094fd
 8009494:	080094fd 	.word	0x080094fd
 8009498:	080094fd 	.word	0x080094fd
 800949c:	080094fd 	.word	0x080094fd
 80094a0:	2b6e      	cmp	r3, #110	; 0x6e
 80094a2:	d809      	bhi.n	80094b8 <_scanf_float+0x134>
 80094a4:	2b60      	cmp	r3, #96	; 0x60
 80094a6:	d8b2      	bhi.n	800940e <_scanf_float+0x8a>
 80094a8:	2b54      	cmp	r3, #84	; 0x54
 80094aa:	d077      	beq.n	800959c <_scanf_float+0x218>
 80094ac:	2b59      	cmp	r3, #89	; 0x59
 80094ae:	d199      	bne.n	80093e4 <_scanf_float+0x60>
 80094b0:	2d07      	cmp	r5, #7
 80094b2:	d197      	bne.n	80093e4 <_scanf_float+0x60>
 80094b4:	2508      	movs	r5, #8
 80094b6:	e029      	b.n	800950c <_scanf_float+0x188>
 80094b8:	2b74      	cmp	r3, #116	; 0x74
 80094ba:	d06f      	beq.n	800959c <_scanf_float+0x218>
 80094bc:	2b79      	cmp	r3, #121	; 0x79
 80094be:	e7f6      	b.n	80094ae <_scanf_float+0x12a>
 80094c0:	6821      	ldr	r1, [r4, #0]
 80094c2:	05c8      	lsls	r0, r1, #23
 80094c4:	d51a      	bpl.n	80094fc <_scanf_float+0x178>
 80094c6:	9b02      	ldr	r3, [sp, #8]
 80094c8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80094cc:	6021      	str	r1, [r4, #0]
 80094ce:	f109 0901 	add.w	r9, r9, #1
 80094d2:	b11b      	cbz	r3, 80094dc <_scanf_float+0x158>
 80094d4:	3b01      	subs	r3, #1
 80094d6:	3201      	adds	r2, #1
 80094d8:	9302      	str	r3, [sp, #8]
 80094da:	60a2      	str	r2, [r4, #8]
 80094dc:	68a3      	ldr	r3, [r4, #8]
 80094de:	3b01      	subs	r3, #1
 80094e0:	60a3      	str	r3, [r4, #8]
 80094e2:	6923      	ldr	r3, [r4, #16]
 80094e4:	3301      	adds	r3, #1
 80094e6:	6123      	str	r3, [r4, #16]
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	3b01      	subs	r3, #1
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	607b      	str	r3, [r7, #4]
 80094f0:	f340 8084 	ble.w	80095fc <_scanf_float+0x278>
 80094f4:	683b      	ldr	r3, [r7, #0]
 80094f6:	3301      	adds	r3, #1
 80094f8:	603b      	str	r3, [r7, #0]
 80094fa:	e766      	b.n	80093ca <_scanf_float+0x46>
 80094fc:	eb1a 0f05 	cmn.w	sl, r5
 8009500:	f47f af70 	bne.w	80093e4 <_scanf_float+0x60>
 8009504:	6822      	ldr	r2, [r4, #0]
 8009506:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800950a:	6022      	str	r2, [r4, #0]
 800950c:	f806 3b01 	strb.w	r3, [r6], #1
 8009510:	e7e4      	b.n	80094dc <_scanf_float+0x158>
 8009512:	6822      	ldr	r2, [r4, #0]
 8009514:	0610      	lsls	r0, r2, #24
 8009516:	f57f af65 	bpl.w	80093e4 <_scanf_float+0x60>
 800951a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800951e:	e7f4      	b.n	800950a <_scanf_float+0x186>
 8009520:	f1ba 0f00 	cmp.w	sl, #0
 8009524:	d10e      	bne.n	8009544 <_scanf_float+0x1c0>
 8009526:	f1b9 0f00 	cmp.w	r9, #0
 800952a:	d10e      	bne.n	800954a <_scanf_float+0x1c6>
 800952c:	6822      	ldr	r2, [r4, #0]
 800952e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009532:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8009536:	d108      	bne.n	800954a <_scanf_float+0x1c6>
 8009538:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800953c:	6022      	str	r2, [r4, #0]
 800953e:	f04f 0a01 	mov.w	sl, #1
 8009542:	e7e3      	b.n	800950c <_scanf_float+0x188>
 8009544:	f1ba 0f02 	cmp.w	sl, #2
 8009548:	d055      	beq.n	80095f6 <_scanf_float+0x272>
 800954a:	2d01      	cmp	r5, #1
 800954c:	d002      	beq.n	8009554 <_scanf_float+0x1d0>
 800954e:	2d04      	cmp	r5, #4
 8009550:	f47f af48 	bne.w	80093e4 <_scanf_float+0x60>
 8009554:	3501      	adds	r5, #1
 8009556:	b2ed      	uxtb	r5, r5
 8009558:	e7d8      	b.n	800950c <_scanf_float+0x188>
 800955a:	f1ba 0f01 	cmp.w	sl, #1
 800955e:	f47f af41 	bne.w	80093e4 <_scanf_float+0x60>
 8009562:	f04f 0a02 	mov.w	sl, #2
 8009566:	e7d1      	b.n	800950c <_scanf_float+0x188>
 8009568:	b97d      	cbnz	r5, 800958a <_scanf_float+0x206>
 800956a:	f1b9 0f00 	cmp.w	r9, #0
 800956e:	f47f af3c 	bne.w	80093ea <_scanf_float+0x66>
 8009572:	6822      	ldr	r2, [r4, #0]
 8009574:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8009578:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800957c:	f47f af39 	bne.w	80093f2 <_scanf_float+0x6e>
 8009580:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8009584:	6022      	str	r2, [r4, #0]
 8009586:	2501      	movs	r5, #1
 8009588:	e7c0      	b.n	800950c <_scanf_float+0x188>
 800958a:	2d03      	cmp	r5, #3
 800958c:	d0e2      	beq.n	8009554 <_scanf_float+0x1d0>
 800958e:	2d05      	cmp	r5, #5
 8009590:	e7de      	b.n	8009550 <_scanf_float+0x1cc>
 8009592:	2d02      	cmp	r5, #2
 8009594:	f47f af26 	bne.w	80093e4 <_scanf_float+0x60>
 8009598:	2503      	movs	r5, #3
 800959a:	e7b7      	b.n	800950c <_scanf_float+0x188>
 800959c:	2d06      	cmp	r5, #6
 800959e:	f47f af21 	bne.w	80093e4 <_scanf_float+0x60>
 80095a2:	2507      	movs	r5, #7
 80095a4:	e7b2      	b.n	800950c <_scanf_float+0x188>
 80095a6:	6822      	ldr	r2, [r4, #0]
 80095a8:	0591      	lsls	r1, r2, #22
 80095aa:	f57f af1b 	bpl.w	80093e4 <_scanf_float+0x60>
 80095ae:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80095b2:	6022      	str	r2, [r4, #0]
 80095b4:	f8cd 9004 	str.w	r9, [sp, #4]
 80095b8:	e7a8      	b.n	800950c <_scanf_float+0x188>
 80095ba:	6822      	ldr	r2, [r4, #0]
 80095bc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80095c0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80095c4:	d006      	beq.n	80095d4 <_scanf_float+0x250>
 80095c6:	0550      	lsls	r0, r2, #21
 80095c8:	f57f af0c 	bpl.w	80093e4 <_scanf_float+0x60>
 80095cc:	f1b9 0f00 	cmp.w	r9, #0
 80095d0:	f43f af0f 	beq.w	80093f2 <_scanf_float+0x6e>
 80095d4:	0591      	lsls	r1, r2, #22
 80095d6:	bf58      	it	pl
 80095d8:	9901      	ldrpl	r1, [sp, #4]
 80095da:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80095de:	bf58      	it	pl
 80095e0:	eba9 0101 	subpl.w	r1, r9, r1
 80095e4:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80095e8:	bf58      	it	pl
 80095ea:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80095ee:	6022      	str	r2, [r4, #0]
 80095f0:	f04f 0900 	mov.w	r9, #0
 80095f4:	e78a      	b.n	800950c <_scanf_float+0x188>
 80095f6:	f04f 0a03 	mov.w	sl, #3
 80095fa:	e787      	b.n	800950c <_scanf_float+0x188>
 80095fc:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8009600:	4639      	mov	r1, r7
 8009602:	4640      	mov	r0, r8
 8009604:	4798      	blx	r3
 8009606:	2800      	cmp	r0, #0
 8009608:	f43f aedf 	beq.w	80093ca <_scanf_float+0x46>
 800960c:	e6ea      	b.n	80093e4 <_scanf_float+0x60>
 800960e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009612:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8009616:	463a      	mov	r2, r7
 8009618:	4640      	mov	r0, r8
 800961a:	4798      	blx	r3
 800961c:	6923      	ldr	r3, [r4, #16]
 800961e:	3b01      	subs	r3, #1
 8009620:	6123      	str	r3, [r4, #16]
 8009622:	e6ec      	b.n	80093fe <_scanf_float+0x7a>
 8009624:	1e6b      	subs	r3, r5, #1
 8009626:	2b06      	cmp	r3, #6
 8009628:	d825      	bhi.n	8009676 <_scanf_float+0x2f2>
 800962a:	2d02      	cmp	r5, #2
 800962c:	d836      	bhi.n	800969c <_scanf_float+0x318>
 800962e:	455e      	cmp	r6, fp
 8009630:	f67f aee8 	bls.w	8009404 <_scanf_float+0x80>
 8009634:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009638:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800963c:	463a      	mov	r2, r7
 800963e:	4640      	mov	r0, r8
 8009640:	4798      	blx	r3
 8009642:	6923      	ldr	r3, [r4, #16]
 8009644:	3b01      	subs	r3, #1
 8009646:	6123      	str	r3, [r4, #16]
 8009648:	e7f1      	b.n	800962e <_scanf_float+0x2aa>
 800964a:	9802      	ldr	r0, [sp, #8]
 800964c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8009650:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8009654:	9002      	str	r0, [sp, #8]
 8009656:	463a      	mov	r2, r7
 8009658:	4640      	mov	r0, r8
 800965a:	4798      	blx	r3
 800965c:	6923      	ldr	r3, [r4, #16]
 800965e:	3b01      	subs	r3, #1
 8009660:	6123      	str	r3, [r4, #16]
 8009662:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009666:	fa5f fa8a 	uxtb.w	sl, sl
 800966a:	f1ba 0f02 	cmp.w	sl, #2
 800966e:	d1ec      	bne.n	800964a <_scanf_float+0x2c6>
 8009670:	3d03      	subs	r5, #3
 8009672:	b2ed      	uxtb	r5, r5
 8009674:	1b76      	subs	r6, r6, r5
 8009676:	6823      	ldr	r3, [r4, #0]
 8009678:	05da      	lsls	r2, r3, #23
 800967a:	d52f      	bpl.n	80096dc <_scanf_float+0x358>
 800967c:	055b      	lsls	r3, r3, #21
 800967e:	d510      	bpl.n	80096a2 <_scanf_float+0x31e>
 8009680:	455e      	cmp	r6, fp
 8009682:	f67f aebf 	bls.w	8009404 <_scanf_float+0x80>
 8009686:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800968a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800968e:	463a      	mov	r2, r7
 8009690:	4640      	mov	r0, r8
 8009692:	4798      	blx	r3
 8009694:	6923      	ldr	r3, [r4, #16]
 8009696:	3b01      	subs	r3, #1
 8009698:	6123      	str	r3, [r4, #16]
 800969a:	e7f1      	b.n	8009680 <_scanf_float+0x2fc>
 800969c:	46aa      	mov	sl, r5
 800969e:	9602      	str	r6, [sp, #8]
 80096a0:	e7df      	b.n	8009662 <_scanf_float+0x2de>
 80096a2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80096a6:	6923      	ldr	r3, [r4, #16]
 80096a8:	2965      	cmp	r1, #101	; 0x65
 80096aa:	f103 33ff 	add.w	r3, r3, #4294967295
 80096ae:	f106 35ff 	add.w	r5, r6, #4294967295
 80096b2:	6123      	str	r3, [r4, #16]
 80096b4:	d00c      	beq.n	80096d0 <_scanf_float+0x34c>
 80096b6:	2945      	cmp	r1, #69	; 0x45
 80096b8:	d00a      	beq.n	80096d0 <_scanf_float+0x34c>
 80096ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80096be:	463a      	mov	r2, r7
 80096c0:	4640      	mov	r0, r8
 80096c2:	4798      	blx	r3
 80096c4:	6923      	ldr	r3, [r4, #16]
 80096c6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80096ca:	3b01      	subs	r3, #1
 80096cc:	1eb5      	subs	r5, r6, #2
 80096ce:	6123      	str	r3, [r4, #16]
 80096d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80096d4:	463a      	mov	r2, r7
 80096d6:	4640      	mov	r0, r8
 80096d8:	4798      	blx	r3
 80096da:	462e      	mov	r6, r5
 80096dc:	6825      	ldr	r5, [r4, #0]
 80096de:	f015 0510 	ands.w	r5, r5, #16
 80096e2:	d159      	bne.n	8009798 <_scanf_float+0x414>
 80096e4:	7035      	strb	r5, [r6, #0]
 80096e6:	6823      	ldr	r3, [r4, #0]
 80096e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80096ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80096f0:	d11b      	bne.n	800972a <_scanf_float+0x3a6>
 80096f2:	9b01      	ldr	r3, [sp, #4]
 80096f4:	454b      	cmp	r3, r9
 80096f6:	eba3 0209 	sub.w	r2, r3, r9
 80096fa:	d123      	bne.n	8009744 <_scanf_float+0x3c0>
 80096fc:	2200      	movs	r2, #0
 80096fe:	4659      	mov	r1, fp
 8009700:	4640      	mov	r0, r8
 8009702:	f000 ff1f 	bl	800a544 <_strtod_r>
 8009706:	6822      	ldr	r2, [r4, #0]
 8009708:	9b03      	ldr	r3, [sp, #12]
 800970a:	f012 0f02 	tst.w	r2, #2
 800970e:	ec57 6b10 	vmov	r6, r7, d0
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	d021      	beq.n	800975a <_scanf_float+0x3d6>
 8009716:	9903      	ldr	r1, [sp, #12]
 8009718:	1d1a      	adds	r2, r3, #4
 800971a:	600a      	str	r2, [r1, #0]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	e9c3 6700 	strd	r6, r7, [r3]
 8009722:	68e3      	ldr	r3, [r4, #12]
 8009724:	3301      	adds	r3, #1
 8009726:	60e3      	str	r3, [r4, #12]
 8009728:	e66d      	b.n	8009406 <_scanf_float+0x82>
 800972a:	9b04      	ldr	r3, [sp, #16]
 800972c:	2b00      	cmp	r3, #0
 800972e:	d0e5      	beq.n	80096fc <_scanf_float+0x378>
 8009730:	9905      	ldr	r1, [sp, #20]
 8009732:	230a      	movs	r3, #10
 8009734:	462a      	mov	r2, r5
 8009736:	3101      	adds	r1, #1
 8009738:	4640      	mov	r0, r8
 800973a:	f000 ff8b 	bl	800a654 <_strtol_r>
 800973e:	9b04      	ldr	r3, [sp, #16]
 8009740:	9e05      	ldr	r6, [sp, #20]
 8009742:	1ac2      	subs	r2, r0, r3
 8009744:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8009748:	429e      	cmp	r6, r3
 800974a:	bf28      	it	cs
 800974c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8009750:	4912      	ldr	r1, [pc, #72]	; (800979c <_scanf_float+0x418>)
 8009752:	4630      	mov	r0, r6
 8009754:	f000 f82c 	bl	80097b0 <siprintf>
 8009758:	e7d0      	b.n	80096fc <_scanf_float+0x378>
 800975a:	9903      	ldr	r1, [sp, #12]
 800975c:	f012 0f04 	tst.w	r2, #4
 8009760:	f103 0204 	add.w	r2, r3, #4
 8009764:	600a      	str	r2, [r1, #0]
 8009766:	d1d9      	bne.n	800971c <_scanf_float+0x398>
 8009768:	f8d3 8000 	ldr.w	r8, [r3]
 800976c:	ee10 2a10 	vmov	r2, s0
 8009770:	ee10 0a10 	vmov	r0, s0
 8009774:	463b      	mov	r3, r7
 8009776:	4639      	mov	r1, r7
 8009778:	f7f7 f9e8 	bl	8000b4c <__aeabi_dcmpun>
 800977c:	b128      	cbz	r0, 800978a <_scanf_float+0x406>
 800977e:	4808      	ldr	r0, [pc, #32]	; (80097a0 <_scanf_float+0x41c>)
 8009780:	f000 f810 	bl	80097a4 <nanf>
 8009784:	ed88 0a00 	vstr	s0, [r8]
 8009788:	e7cb      	b.n	8009722 <_scanf_float+0x39e>
 800978a:	4630      	mov	r0, r6
 800978c:	4639      	mov	r1, r7
 800978e:	f7f7 fa3b 	bl	8000c08 <__aeabi_d2f>
 8009792:	f8c8 0000 	str.w	r0, [r8]
 8009796:	e7c4      	b.n	8009722 <_scanf_float+0x39e>
 8009798:	2500      	movs	r5, #0
 800979a:	e634      	b.n	8009406 <_scanf_float+0x82>
 800979c:	0800e936 	.word	0x0800e936
 80097a0:	0800ed5b 	.word	0x0800ed5b

080097a4 <nanf>:
 80097a4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80097ac <nanf+0x8>
 80097a8:	4770      	bx	lr
 80097aa:	bf00      	nop
 80097ac:	7fc00000 	.word	0x7fc00000

080097b0 <siprintf>:
 80097b0:	b40e      	push	{r1, r2, r3}
 80097b2:	b500      	push	{lr}
 80097b4:	b09c      	sub	sp, #112	; 0x70
 80097b6:	ab1d      	add	r3, sp, #116	; 0x74
 80097b8:	9002      	str	r0, [sp, #8]
 80097ba:	9006      	str	r0, [sp, #24]
 80097bc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80097c0:	4809      	ldr	r0, [pc, #36]	; (80097e8 <siprintf+0x38>)
 80097c2:	9107      	str	r1, [sp, #28]
 80097c4:	9104      	str	r1, [sp, #16]
 80097c6:	4909      	ldr	r1, [pc, #36]	; (80097ec <siprintf+0x3c>)
 80097c8:	f853 2b04 	ldr.w	r2, [r3], #4
 80097cc:	9105      	str	r1, [sp, #20]
 80097ce:	6800      	ldr	r0, [r0, #0]
 80097d0:	9301      	str	r3, [sp, #4]
 80097d2:	a902      	add	r1, sp, #8
 80097d4:	f002 ffa0 	bl	800c718 <_svfiprintf_r>
 80097d8:	9b02      	ldr	r3, [sp, #8]
 80097da:	2200      	movs	r2, #0
 80097dc:	701a      	strb	r2, [r3, #0]
 80097de:	b01c      	add	sp, #112	; 0x70
 80097e0:	f85d eb04 	ldr.w	lr, [sp], #4
 80097e4:	b003      	add	sp, #12
 80097e6:	4770      	bx	lr
 80097e8:	2000000c 	.word	0x2000000c
 80097ec:	ffff0208 	.word	0xffff0208

080097f0 <siscanf>:
 80097f0:	b40e      	push	{r1, r2, r3}
 80097f2:	b510      	push	{r4, lr}
 80097f4:	b09f      	sub	sp, #124	; 0x7c
 80097f6:	ac21      	add	r4, sp, #132	; 0x84
 80097f8:	f44f 7101 	mov.w	r1, #516	; 0x204
 80097fc:	f854 2b04 	ldr.w	r2, [r4], #4
 8009800:	9201      	str	r2, [sp, #4]
 8009802:	f8ad 101c 	strh.w	r1, [sp, #28]
 8009806:	9004      	str	r0, [sp, #16]
 8009808:	9008      	str	r0, [sp, #32]
 800980a:	f7f6 fcf1 	bl	80001f0 <strlen>
 800980e:	4b0c      	ldr	r3, [pc, #48]	; (8009840 <siscanf+0x50>)
 8009810:	9005      	str	r0, [sp, #20]
 8009812:	9009      	str	r0, [sp, #36]	; 0x24
 8009814:	930d      	str	r3, [sp, #52]	; 0x34
 8009816:	480b      	ldr	r0, [pc, #44]	; (8009844 <siscanf+0x54>)
 8009818:	9a01      	ldr	r2, [sp, #4]
 800981a:	6800      	ldr	r0, [r0, #0]
 800981c:	9403      	str	r4, [sp, #12]
 800981e:	2300      	movs	r3, #0
 8009820:	9311      	str	r3, [sp, #68]	; 0x44
 8009822:	9316      	str	r3, [sp, #88]	; 0x58
 8009824:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009828:	f8ad 301e 	strh.w	r3, [sp, #30]
 800982c:	a904      	add	r1, sp, #16
 800982e:	4623      	mov	r3, r4
 8009830:	f003 f8cc 	bl	800c9cc <__ssvfiscanf_r>
 8009834:	b01f      	add	sp, #124	; 0x7c
 8009836:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800983a:	b003      	add	sp, #12
 800983c:	4770      	bx	lr
 800983e:	bf00      	nop
 8009840:	0800986b 	.word	0x0800986b
 8009844:	2000000c 	.word	0x2000000c

08009848 <__sread>:
 8009848:	b510      	push	{r4, lr}
 800984a:	460c      	mov	r4, r1
 800984c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009850:	f003 fb86 	bl	800cf60 <_read_r>
 8009854:	2800      	cmp	r0, #0
 8009856:	bfab      	itete	ge
 8009858:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800985a:	89a3      	ldrhlt	r3, [r4, #12]
 800985c:	181b      	addge	r3, r3, r0
 800985e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009862:	bfac      	ite	ge
 8009864:	6563      	strge	r3, [r4, #84]	; 0x54
 8009866:	81a3      	strhlt	r3, [r4, #12]
 8009868:	bd10      	pop	{r4, pc}

0800986a <__seofread>:
 800986a:	2000      	movs	r0, #0
 800986c:	4770      	bx	lr

0800986e <__swrite>:
 800986e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009872:	461f      	mov	r7, r3
 8009874:	898b      	ldrh	r3, [r1, #12]
 8009876:	05db      	lsls	r3, r3, #23
 8009878:	4605      	mov	r5, r0
 800987a:	460c      	mov	r4, r1
 800987c:	4616      	mov	r6, r2
 800987e:	d505      	bpl.n	800988c <__swrite+0x1e>
 8009880:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009884:	2302      	movs	r3, #2
 8009886:	2200      	movs	r2, #0
 8009888:	f002 f8f8 	bl	800ba7c <_lseek_r>
 800988c:	89a3      	ldrh	r3, [r4, #12]
 800988e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009892:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009896:	81a3      	strh	r3, [r4, #12]
 8009898:	4632      	mov	r2, r6
 800989a:	463b      	mov	r3, r7
 800989c:	4628      	mov	r0, r5
 800989e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80098a2:	f000 bed9 	b.w	800a658 <_write_r>

080098a6 <__sseek>:
 80098a6:	b510      	push	{r4, lr}
 80098a8:	460c      	mov	r4, r1
 80098aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ae:	f002 f8e5 	bl	800ba7c <_lseek_r>
 80098b2:	1c43      	adds	r3, r0, #1
 80098b4:	89a3      	ldrh	r3, [r4, #12]
 80098b6:	bf15      	itete	ne
 80098b8:	6560      	strne	r0, [r4, #84]	; 0x54
 80098ba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80098be:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80098c2:	81a3      	strheq	r3, [r4, #12]
 80098c4:	bf18      	it	ne
 80098c6:	81a3      	strhne	r3, [r4, #12]
 80098c8:	bd10      	pop	{r4, pc}

080098ca <__sclose>:
 80098ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098ce:	f000 bed5 	b.w	800a67c <_close_r>

080098d2 <strncmp>:
 80098d2:	b510      	push	{r4, lr}
 80098d4:	b17a      	cbz	r2, 80098f6 <strncmp+0x24>
 80098d6:	4603      	mov	r3, r0
 80098d8:	3901      	subs	r1, #1
 80098da:	1884      	adds	r4, r0, r2
 80098dc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80098e0:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80098e4:	4290      	cmp	r0, r2
 80098e6:	d101      	bne.n	80098ec <strncmp+0x1a>
 80098e8:	42a3      	cmp	r3, r4
 80098ea:	d101      	bne.n	80098f0 <strncmp+0x1e>
 80098ec:	1a80      	subs	r0, r0, r2
 80098ee:	bd10      	pop	{r4, pc}
 80098f0:	2800      	cmp	r0, #0
 80098f2:	d1f3      	bne.n	80098dc <strncmp+0xa>
 80098f4:	e7fa      	b.n	80098ec <strncmp+0x1a>
 80098f6:	4610      	mov	r0, r2
 80098f8:	e7f9      	b.n	80098ee <strncmp+0x1c>

080098fa <sulp>:
 80098fa:	b570      	push	{r4, r5, r6, lr}
 80098fc:	4604      	mov	r4, r0
 80098fe:	460d      	mov	r5, r1
 8009900:	ec45 4b10 	vmov	d0, r4, r5
 8009904:	4616      	mov	r6, r2
 8009906:	f002 fc65 	bl	800c1d4 <__ulp>
 800990a:	ec51 0b10 	vmov	r0, r1, d0
 800990e:	b17e      	cbz	r6, 8009930 <sulp+0x36>
 8009910:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8009914:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8009918:	2b00      	cmp	r3, #0
 800991a:	dd09      	ble.n	8009930 <sulp+0x36>
 800991c:	051b      	lsls	r3, r3, #20
 800991e:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8009922:	2400      	movs	r4, #0
 8009924:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8009928:	4622      	mov	r2, r4
 800992a:	462b      	mov	r3, r5
 800992c:	f7f6 fe74 	bl	8000618 <__aeabi_dmul>
 8009930:	bd70      	pop	{r4, r5, r6, pc}
 8009932:	0000      	movs	r0, r0
 8009934:	0000      	movs	r0, r0
	...

08009938 <_strtod_l>:
 8009938:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800993c:	ed2d 8b02 	vpush	{d8}
 8009940:	b09d      	sub	sp, #116	; 0x74
 8009942:	461f      	mov	r7, r3
 8009944:	2300      	movs	r3, #0
 8009946:	9318      	str	r3, [sp, #96]	; 0x60
 8009948:	4ba2      	ldr	r3, [pc, #648]	; (8009bd4 <_strtod_l+0x29c>)
 800994a:	9213      	str	r2, [sp, #76]	; 0x4c
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	9305      	str	r3, [sp, #20]
 8009950:	4604      	mov	r4, r0
 8009952:	4618      	mov	r0, r3
 8009954:	4688      	mov	r8, r1
 8009956:	f7f6 fc4b 	bl	80001f0 <strlen>
 800995a:	f04f 0a00 	mov.w	sl, #0
 800995e:	4605      	mov	r5, r0
 8009960:	f04f 0b00 	mov.w	fp, #0
 8009964:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009968:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800996a:	781a      	ldrb	r2, [r3, #0]
 800996c:	2a2b      	cmp	r2, #43	; 0x2b
 800996e:	d04e      	beq.n	8009a0e <_strtod_l+0xd6>
 8009970:	d83b      	bhi.n	80099ea <_strtod_l+0xb2>
 8009972:	2a0d      	cmp	r2, #13
 8009974:	d834      	bhi.n	80099e0 <_strtod_l+0xa8>
 8009976:	2a08      	cmp	r2, #8
 8009978:	d834      	bhi.n	80099e4 <_strtod_l+0xac>
 800997a:	2a00      	cmp	r2, #0
 800997c:	d03e      	beq.n	80099fc <_strtod_l+0xc4>
 800997e:	2300      	movs	r3, #0
 8009980:	930a      	str	r3, [sp, #40]	; 0x28
 8009982:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8009984:	7833      	ldrb	r3, [r6, #0]
 8009986:	2b30      	cmp	r3, #48	; 0x30
 8009988:	f040 80b0 	bne.w	8009aec <_strtod_l+0x1b4>
 800998c:	7873      	ldrb	r3, [r6, #1]
 800998e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009992:	2b58      	cmp	r3, #88	; 0x58
 8009994:	d168      	bne.n	8009a68 <_strtod_l+0x130>
 8009996:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009998:	9301      	str	r3, [sp, #4]
 800999a:	ab18      	add	r3, sp, #96	; 0x60
 800999c:	9702      	str	r7, [sp, #8]
 800999e:	9300      	str	r3, [sp, #0]
 80099a0:	4a8d      	ldr	r2, [pc, #564]	; (8009bd8 <_strtod_l+0x2a0>)
 80099a2:	ab19      	add	r3, sp, #100	; 0x64
 80099a4:	a917      	add	r1, sp, #92	; 0x5c
 80099a6:	4620      	mov	r0, r4
 80099a8:	f001 fd5c 	bl	800b464 <__gethex>
 80099ac:	f010 0707 	ands.w	r7, r0, #7
 80099b0:	4605      	mov	r5, r0
 80099b2:	d005      	beq.n	80099c0 <_strtod_l+0x88>
 80099b4:	2f06      	cmp	r7, #6
 80099b6:	d12c      	bne.n	8009a12 <_strtod_l+0xda>
 80099b8:	3601      	adds	r6, #1
 80099ba:	2300      	movs	r3, #0
 80099bc:	9617      	str	r6, [sp, #92]	; 0x5c
 80099be:	930a      	str	r3, [sp, #40]	; 0x28
 80099c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	f040 8590 	bne.w	800a4e8 <_strtod_l+0xbb0>
 80099c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80099ca:	b1eb      	cbz	r3, 8009a08 <_strtod_l+0xd0>
 80099cc:	4652      	mov	r2, sl
 80099ce:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80099d2:	ec43 2b10 	vmov	d0, r2, r3
 80099d6:	b01d      	add	sp, #116	; 0x74
 80099d8:	ecbd 8b02 	vpop	{d8}
 80099dc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099e0:	2a20      	cmp	r2, #32
 80099e2:	d1cc      	bne.n	800997e <_strtod_l+0x46>
 80099e4:	3301      	adds	r3, #1
 80099e6:	9317      	str	r3, [sp, #92]	; 0x5c
 80099e8:	e7be      	b.n	8009968 <_strtod_l+0x30>
 80099ea:	2a2d      	cmp	r2, #45	; 0x2d
 80099ec:	d1c7      	bne.n	800997e <_strtod_l+0x46>
 80099ee:	2201      	movs	r2, #1
 80099f0:	920a      	str	r2, [sp, #40]	; 0x28
 80099f2:	1c5a      	adds	r2, r3, #1
 80099f4:	9217      	str	r2, [sp, #92]	; 0x5c
 80099f6:	785b      	ldrb	r3, [r3, #1]
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d1c2      	bne.n	8009982 <_strtod_l+0x4a>
 80099fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80099fe:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009a02:	2b00      	cmp	r3, #0
 8009a04:	f040 856e 	bne.w	800a4e4 <_strtod_l+0xbac>
 8009a08:	4652      	mov	r2, sl
 8009a0a:	465b      	mov	r3, fp
 8009a0c:	e7e1      	b.n	80099d2 <_strtod_l+0x9a>
 8009a0e:	2200      	movs	r2, #0
 8009a10:	e7ee      	b.n	80099f0 <_strtod_l+0xb8>
 8009a12:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8009a14:	b13a      	cbz	r2, 8009a26 <_strtod_l+0xee>
 8009a16:	2135      	movs	r1, #53	; 0x35
 8009a18:	a81a      	add	r0, sp, #104	; 0x68
 8009a1a:	f002 fce6 	bl	800c3ea <__copybits>
 8009a1e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009a20:	4620      	mov	r0, r4
 8009a22:	f002 f8a5 	bl	800bb70 <_Bfree>
 8009a26:	3f01      	subs	r7, #1
 8009a28:	2f04      	cmp	r7, #4
 8009a2a:	d806      	bhi.n	8009a3a <_strtod_l+0x102>
 8009a2c:	e8df f007 	tbb	[pc, r7]
 8009a30:	1714030a 	.word	0x1714030a
 8009a34:	0a          	.byte	0x0a
 8009a35:	00          	.byte	0x00
 8009a36:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8009a3a:	0728      	lsls	r0, r5, #28
 8009a3c:	d5c0      	bpl.n	80099c0 <_strtod_l+0x88>
 8009a3e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8009a42:	e7bd      	b.n	80099c0 <_strtod_l+0x88>
 8009a44:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8009a48:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8009a4a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8009a4e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8009a52:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009a56:	e7f0      	b.n	8009a3a <_strtod_l+0x102>
 8009a58:	f8df b180 	ldr.w	fp, [pc, #384]	; 8009bdc <_strtod_l+0x2a4>
 8009a5c:	e7ed      	b.n	8009a3a <_strtod_l+0x102>
 8009a5e:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8009a62:	f04f 3aff 	mov.w	sl, #4294967295
 8009a66:	e7e8      	b.n	8009a3a <_strtod_l+0x102>
 8009a68:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a6a:	1c5a      	adds	r2, r3, #1
 8009a6c:	9217      	str	r2, [sp, #92]	; 0x5c
 8009a6e:	785b      	ldrb	r3, [r3, #1]
 8009a70:	2b30      	cmp	r3, #48	; 0x30
 8009a72:	d0f9      	beq.n	8009a68 <_strtod_l+0x130>
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d0a3      	beq.n	80099c0 <_strtod_l+0x88>
 8009a78:	2301      	movs	r3, #1
 8009a7a:	f04f 0900 	mov.w	r9, #0
 8009a7e:	9304      	str	r3, [sp, #16]
 8009a80:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009a82:	9308      	str	r3, [sp, #32]
 8009a84:	f8cd 901c 	str.w	r9, [sp, #28]
 8009a88:	464f      	mov	r7, r9
 8009a8a:	220a      	movs	r2, #10
 8009a8c:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8009a8e:	7806      	ldrb	r6, [r0, #0]
 8009a90:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8009a94:	b2d9      	uxtb	r1, r3
 8009a96:	2909      	cmp	r1, #9
 8009a98:	d92a      	bls.n	8009af0 <_strtod_l+0x1b8>
 8009a9a:	9905      	ldr	r1, [sp, #20]
 8009a9c:	462a      	mov	r2, r5
 8009a9e:	f7ff ff18 	bl	80098d2 <strncmp>
 8009aa2:	b398      	cbz	r0, 8009b0c <_strtod_l+0x1d4>
 8009aa4:	2000      	movs	r0, #0
 8009aa6:	4632      	mov	r2, r6
 8009aa8:	463d      	mov	r5, r7
 8009aaa:	9005      	str	r0, [sp, #20]
 8009aac:	4603      	mov	r3, r0
 8009aae:	2a65      	cmp	r2, #101	; 0x65
 8009ab0:	d001      	beq.n	8009ab6 <_strtod_l+0x17e>
 8009ab2:	2a45      	cmp	r2, #69	; 0x45
 8009ab4:	d118      	bne.n	8009ae8 <_strtod_l+0x1b0>
 8009ab6:	b91d      	cbnz	r5, 8009ac0 <_strtod_l+0x188>
 8009ab8:	9a04      	ldr	r2, [sp, #16]
 8009aba:	4302      	orrs	r2, r0
 8009abc:	d09e      	beq.n	80099fc <_strtod_l+0xc4>
 8009abe:	2500      	movs	r5, #0
 8009ac0:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8009ac4:	f108 0201 	add.w	r2, r8, #1
 8009ac8:	9217      	str	r2, [sp, #92]	; 0x5c
 8009aca:	f898 2001 	ldrb.w	r2, [r8, #1]
 8009ace:	2a2b      	cmp	r2, #43	; 0x2b
 8009ad0:	d075      	beq.n	8009bbe <_strtod_l+0x286>
 8009ad2:	2a2d      	cmp	r2, #45	; 0x2d
 8009ad4:	d07b      	beq.n	8009bce <_strtod_l+0x296>
 8009ad6:	f04f 0c00 	mov.w	ip, #0
 8009ada:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8009ade:	2909      	cmp	r1, #9
 8009ae0:	f240 8082 	bls.w	8009be8 <_strtod_l+0x2b0>
 8009ae4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8009ae8:	2600      	movs	r6, #0
 8009aea:	e09d      	b.n	8009c28 <_strtod_l+0x2f0>
 8009aec:	2300      	movs	r3, #0
 8009aee:	e7c4      	b.n	8009a7a <_strtod_l+0x142>
 8009af0:	2f08      	cmp	r7, #8
 8009af2:	bfd8      	it	le
 8009af4:	9907      	ldrle	r1, [sp, #28]
 8009af6:	f100 0001 	add.w	r0, r0, #1
 8009afa:	bfda      	itte	le
 8009afc:	fb02 3301 	mlale	r3, r2, r1, r3
 8009b00:	9307      	strle	r3, [sp, #28]
 8009b02:	fb02 3909 	mlagt	r9, r2, r9, r3
 8009b06:	3701      	adds	r7, #1
 8009b08:	9017      	str	r0, [sp, #92]	; 0x5c
 8009b0a:	e7bf      	b.n	8009a8c <_strtod_l+0x154>
 8009b0c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b0e:	195a      	adds	r2, r3, r5
 8009b10:	9217      	str	r2, [sp, #92]	; 0x5c
 8009b12:	5d5a      	ldrb	r2, [r3, r5]
 8009b14:	2f00      	cmp	r7, #0
 8009b16:	d037      	beq.n	8009b88 <_strtod_l+0x250>
 8009b18:	9005      	str	r0, [sp, #20]
 8009b1a:	463d      	mov	r5, r7
 8009b1c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8009b20:	2b09      	cmp	r3, #9
 8009b22:	d912      	bls.n	8009b4a <_strtod_l+0x212>
 8009b24:	2301      	movs	r3, #1
 8009b26:	e7c2      	b.n	8009aae <_strtod_l+0x176>
 8009b28:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b2a:	1c5a      	adds	r2, r3, #1
 8009b2c:	9217      	str	r2, [sp, #92]	; 0x5c
 8009b2e:	785a      	ldrb	r2, [r3, #1]
 8009b30:	3001      	adds	r0, #1
 8009b32:	2a30      	cmp	r2, #48	; 0x30
 8009b34:	d0f8      	beq.n	8009b28 <_strtod_l+0x1f0>
 8009b36:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8009b3a:	2b08      	cmp	r3, #8
 8009b3c:	f200 84d9 	bhi.w	800a4f2 <_strtod_l+0xbba>
 8009b40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009b42:	9005      	str	r0, [sp, #20]
 8009b44:	2000      	movs	r0, #0
 8009b46:	9308      	str	r3, [sp, #32]
 8009b48:	4605      	mov	r5, r0
 8009b4a:	3a30      	subs	r2, #48	; 0x30
 8009b4c:	f100 0301 	add.w	r3, r0, #1
 8009b50:	d014      	beq.n	8009b7c <_strtod_l+0x244>
 8009b52:	9905      	ldr	r1, [sp, #20]
 8009b54:	4419      	add	r1, r3
 8009b56:	9105      	str	r1, [sp, #20]
 8009b58:	462b      	mov	r3, r5
 8009b5a:	eb00 0e05 	add.w	lr, r0, r5
 8009b5e:	210a      	movs	r1, #10
 8009b60:	4573      	cmp	r3, lr
 8009b62:	d113      	bne.n	8009b8c <_strtod_l+0x254>
 8009b64:	182b      	adds	r3, r5, r0
 8009b66:	2b08      	cmp	r3, #8
 8009b68:	f105 0501 	add.w	r5, r5, #1
 8009b6c:	4405      	add	r5, r0
 8009b6e:	dc1c      	bgt.n	8009baa <_strtod_l+0x272>
 8009b70:	9907      	ldr	r1, [sp, #28]
 8009b72:	230a      	movs	r3, #10
 8009b74:	fb03 2301 	mla	r3, r3, r1, r2
 8009b78:	9307      	str	r3, [sp, #28]
 8009b7a:	2300      	movs	r3, #0
 8009b7c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009b7e:	1c51      	adds	r1, r2, #1
 8009b80:	9117      	str	r1, [sp, #92]	; 0x5c
 8009b82:	7852      	ldrb	r2, [r2, #1]
 8009b84:	4618      	mov	r0, r3
 8009b86:	e7c9      	b.n	8009b1c <_strtod_l+0x1e4>
 8009b88:	4638      	mov	r0, r7
 8009b8a:	e7d2      	b.n	8009b32 <_strtod_l+0x1fa>
 8009b8c:	2b08      	cmp	r3, #8
 8009b8e:	dc04      	bgt.n	8009b9a <_strtod_l+0x262>
 8009b90:	9e07      	ldr	r6, [sp, #28]
 8009b92:	434e      	muls	r6, r1
 8009b94:	9607      	str	r6, [sp, #28]
 8009b96:	3301      	adds	r3, #1
 8009b98:	e7e2      	b.n	8009b60 <_strtod_l+0x228>
 8009b9a:	f103 0c01 	add.w	ip, r3, #1
 8009b9e:	f1bc 0f10 	cmp.w	ip, #16
 8009ba2:	bfd8      	it	le
 8009ba4:	fb01 f909 	mulle.w	r9, r1, r9
 8009ba8:	e7f5      	b.n	8009b96 <_strtod_l+0x25e>
 8009baa:	2d10      	cmp	r5, #16
 8009bac:	bfdc      	itt	le
 8009bae:	230a      	movle	r3, #10
 8009bb0:	fb03 2909 	mlale	r9, r3, r9, r2
 8009bb4:	e7e1      	b.n	8009b7a <_strtod_l+0x242>
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	9305      	str	r3, [sp, #20]
 8009bba:	2301      	movs	r3, #1
 8009bbc:	e77c      	b.n	8009ab8 <_strtod_l+0x180>
 8009bbe:	f04f 0c00 	mov.w	ip, #0
 8009bc2:	f108 0202 	add.w	r2, r8, #2
 8009bc6:	9217      	str	r2, [sp, #92]	; 0x5c
 8009bc8:	f898 2002 	ldrb.w	r2, [r8, #2]
 8009bcc:	e785      	b.n	8009ada <_strtod_l+0x1a2>
 8009bce:	f04f 0c01 	mov.w	ip, #1
 8009bd2:	e7f6      	b.n	8009bc2 <_strtod_l+0x28a>
 8009bd4:	0800eb88 	.word	0x0800eb88
 8009bd8:	0800e93c 	.word	0x0800e93c
 8009bdc:	7ff00000 	.word	0x7ff00000
 8009be0:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009be2:	1c51      	adds	r1, r2, #1
 8009be4:	9117      	str	r1, [sp, #92]	; 0x5c
 8009be6:	7852      	ldrb	r2, [r2, #1]
 8009be8:	2a30      	cmp	r2, #48	; 0x30
 8009bea:	d0f9      	beq.n	8009be0 <_strtod_l+0x2a8>
 8009bec:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8009bf0:	2908      	cmp	r1, #8
 8009bf2:	f63f af79 	bhi.w	8009ae8 <_strtod_l+0x1b0>
 8009bf6:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8009bfa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009bfc:	9206      	str	r2, [sp, #24]
 8009bfe:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8009c00:	1c51      	adds	r1, r2, #1
 8009c02:	9117      	str	r1, [sp, #92]	; 0x5c
 8009c04:	7852      	ldrb	r2, [r2, #1]
 8009c06:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8009c0a:	2e09      	cmp	r6, #9
 8009c0c:	d937      	bls.n	8009c7e <_strtod_l+0x346>
 8009c0e:	9e06      	ldr	r6, [sp, #24]
 8009c10:	1b89      	subs	r1, r1, r6
 8009c12:	2908      	cmp	r1, #8
 8009c14:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8009c18:	dc02      	bgt.n	8009c20 <_strtod_l+0x2e8>
 8009c1a:	4576      	cmp	r6, lr
 8009c1c:	bfa8      	it	ge
 8009c1e:	4676      	movge	r6, lr
 8009c20:	f1bc 0f00 	cmp.w	ip, #0
 8009c24:	d000      	beq.n	8009c28 <_strtod_l+0x2f0>
 8009c26:	4276      	negs	r6, r6
 8009c28:	2d00      	cmp	r5, #0
 8009c2a:	d14d      	bne.n	8009cc8 <_strtod_l+0x390>
 8009c2c:	9904      	ldr	r1, [sp, #16]
 8009c2e:	4301      	orrs	r1, r0
 8009c30:	f47f aec6 	bne.w	80099c0 <_strtod_l+0x88>
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	f47f aee1 	bne.w	80099fc <_strtod_l+0xc4>
 8009c3a:	2a69      	cmp	r2, #105	; 0x69
 8009c3c:	d027      	beq.n	8009c8e <_strtod_l+0x356>
 8009c3e:	dc24      	bgt.n	8009c8a <_strtod_l+0x352>
 8009c40:	2a49      	cmp	r2, #73	; 0x49
 8009c42:	d024      	beq.n	8009c8e <_strtod_l+0x356>
 8009c44:	2a4e      	cmp	r2, #78	; 0x4e
 8009c46:	f47f aed9 	bne.w	80099fc <_strtod_l+0xc4>
 8009c4a:	499f      	ldr	r1, [pc, #636]	; (8009ec8 <_strtod_l+0x590>)
 8009c4c:	a817      	add	r0, sp, #92	; 0x5c
 8009c4e:	f001 fe61 	bl	800b914 <__match>
 8009c52:	2800      	cmp	r0, #0
 8009c54:	f43f aed2 	beq.w	80099fc <_strtod_l+0xc4>
 8009c58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c5a:	781b      	ldrb	r3, [r3, #0]
 8009c5c:	2b28      	cmp	r3, #40	; 0x28
 8009c5e:	d12d      	bne.n	8009cbc <_strtod_l+0x384>
 8009c60:	499a      	ldr	r1, [pc, #616]	; (8009ecc <_strtod_l+0x594>)
 8009c62:	aa1a      	add	r2, sp, #104	; 0x68
 8009c64:	a817      	add	r0, sp, #92	; 0x5c
 8009c66:	f001 fe69 	bl	800b93c <__hexnan>
 8009c6a:	2805      	cmp	r0, #5
 8009c6c:	d126      	bne.n	8009cbc <_strtod_l+0x384>
 8009c6e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8009c70:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8009c74:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8009c78:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8009c7c:	e6a0      	b.n	80099c0 <_strtod_l+0x88>
 8009c7e:	210a      	movs	r1, #10
 8009c80:	fb01 2e0e 	mla	lr, r1, lr, r2
 8009c84:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8009c88:	e7b9      	b.n	8009bfe <_strtod_l+0x2c6>
 8009c8a:	2a6e      	cmp	r2, #110	; 0x6e
 8009c8c:	e7db      	b.n	8009c46 <_strtod_l+0x30e>
 8009c8e:	4990      	ldr	r1, [pc, #576]	; (8009ed0 <_strtod_l+0x598>)
 8009c90:	a817      	add	r0, sp, #92	; 0x5c
 8009c92:	f001 fe3f 	bl	800b914 <__match>
 8009c96:	2800      	cmp	r0, #0
 8009c98:	f43f aeb0 	beq.w	80099fc <_strtod_l+0xc4>
 8009c9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009c9e:	498d      	ldr	r1, [pc, #564]	; (8009ed4 <_strtod_l+0x59c>)
 8009ca0:	3b01      	subs	r3, #1
 8009ca2:	a817      	add	r0, sp, #92	; 0x5c
 8009ca4:	9317      	str	r3, [sp, #92]	; 0x5c
 8009ca6:	f001 fe35 	bl	800b914 <__match>
 8009caa:	b910      	cbnz	r0, 8009cb2 <_strtod_l+0x37a>
 8009cac:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009cae:	3301      	adds	r3, #1
 8009cb0:	9317      	str	r3, [sp, #92]	; 0x5c
 8009cb2:	f8df b230 	ldr.w	fp, [pc, #560]	; 8009ee4 <_strtod_l+0x5ac>
 8009cb6:	f04f 0a00 	mov.w	sl, #0
 8009cba:	e681      	b.n	80099c0 <_strtod_l+0x88>
 8009cbc:	4886      	ldr	r0, [pc, #536]	; (8009ed8 <_strtod_l+0x5a0>)
 8009cbe:	f003 f963 	bl	800cf88 <nan>
 8009cc2:	ec5b ab10 	vmov	sl, fp, d0
 8009cc6:	e67b      	b.n	80099c0 <_strtod_l+0x88>
 8009cc8:	9b05      	ldr	r3, [sp, #20]
 8009cca:	9807      	ldr	r0, [sp, #28]
 8009ccc:	1af3      	subs	r3, r6, r3
 8009cce:	2f00      	cmp	r7, #0
 8009cd0:	bf08      	it	eq
 8009cd2:	462f      	moveq	r7, r5
 8009cd4:	2d10      	cmp	r5, #16
 8009cd6:	9306      	str	r3, [sp, #24]
 8009cd8:	46a8      	mov	r8, r5
 8009cda:	bfa8      	it	ge
 8009cdc:	f04f 0810 	movge.w	r8, #16
 8009ce0:	f7f6 fc20 	bl	8000524 <__aeabi_ui2d>
 8009ce4:	2d09      	cmp	r5, #9
 8009ce6:	4682      	mov	sl, r0
 8009ce8:	468b      	mov	fp, r1
 8009cea:	dd13      	ble.n	8009d14 <_strtod_l+0x3dc>
 8009cec:	4b7b      	ldr	r3, [pc, #492]	; (8009edc <_strtod_l+0x5a4>)
 8009cee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8009cf2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8009cf6:	f7f6 fc8f 	bl	8000618 <__aeabi_dmul>
 8009cfa:	4682      	mov	sl, r0
 8009cfc:	4648      	mov	r0, r9
 8009cfe:	468b      	mov	fp, r1
 8009d00:	f7f6 fc10 	bl	8000524 <__aeabi_ui2d>
 8009d04:	4602      	mov	r2, r0
 8009d06:	460b      	mov	r3, r1
 8009d08:	4650      	mov	r0, sl
 8009d0a:	4659      	mov	r1, fp
 8009d0c:	f7f6 face 	bl	80002ac <__adddf3>
 8009d10:	4682      	mov	sl, r0
 8009d12:	468b      	mov	fp, r1
 8009d14:	2d0f      	cmp	r5, #15
 8009d16:	dc38      	bgt.n	8009d8a <_strtod_l+0x452>
 8009d18:	9b06      	ldr	r3, [sp, #24]
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	f43f ae50 	beq.w	80099c0 <_strtod_l+0x88>
 8009d20:	dd24      	ble.n	8009d6c <_strtod_l+0x434>
 8009d22:	2b16      	cmp	r3, #22
 8009d24:	dc0b      	bgt.n	8009d3e <_strtod_l+0x406>
 8009d26:	496d      	ldr	r1, [pc, #436]	; (8009edc <_strtod_l+0x5a4>)
 8009d28:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009d2c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d30:	4652      	mov	r2, sl
 8009d32:	465b      	mov	r3, fp
 8009d34:	f7f6 fc70 	bl	8000618 <__aeabi_dmul>
 8009d38:	4682      	mov	sl, r0
 8009d3a:	468b      	mov	fp, r1
 8009d3c:	e640      	b.n	80099c0 <_strtod_l+0x88>
 8009d3e:	9a06      	ldr	r2, [sp, #24]
 8009d40:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8009d44:	4293      	cmp	r3, r2
 8009d46:	db20      	blt.n	8009d8a <_strtod_l+0x452>
 8009d48:	4c64      	ldr	r4, [pc, #400]	; (8009edc <_strtod_l+0x5a4>)
 8009d4a:	f1c5 050f 	rsb	r5, r5, #15
 8009d4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009d52:	4652      	mov	r2, sl
 8009d54:	465b      	mov	r3, fp
 8009d56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d5a:	f7f6 fc5d 	bl	8000618 <__aeabi_dmul>
 8009d5e:	9b06      	ldr	r3, [sp, #24]
 8009d60:	1b5d      	subs	r5, r3, r5
 8009d62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009d66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009d6a:	e7e3      	b.n	8009d34 <_strtod_l+0x3fc>
 8009d6c:	9b06      	ldr	r3, [sp, #24]
 8009d6e:	3316      	adds	r3, #22
 8009d70:	db0b      	blt.n	8009d8a <_strtod_l+0x452>
 8009d72:	9b05      	ldr	r3, [sp, #20]
 8009d74:	1b9e      	subs	r6, r3, r6
 8009d76:	4b59      	ldr	r3, [pc, #356]	; (8009edc <_strtod_l+0x5a4>)
 8009d78:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8009d7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009d80:	4650      	mov	r0, sl
 8009d82:	4659      	mov	r1, fp
 8009d84:	f7f6 fd72 	bl	800086c <__aeabi_ddiv>
 8009d88:	e7d6      	b.n	8009d38 <_strtod_l+0x400>
 8009d8a:	9b06      	ldr	r3, [sp, #24]
 8009d8c:	eba5 0808 	sub.w	r8, r5, r8
 8009d90:	4498      	add	r8, r3
 8009d92:	f1b8 0f00 	cmp.w	r8, #0
 8009d96:	dd74      	ble.n	8009e82 <_strtod_l+0x54a>
 8009d98:	f018 030f 	ands.w	r3, r8, #15
 8009d9c:	d00a      	beq.n	8009db4 <_strtod_l+0x47c>
 8009d9e:	494f      	ldr	r1, [pc, #316]	; (8009edc <_strtod_l+0x5a4>)
 8009da0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009da4:	4652      	mov	r2, sl
 8009da6:	465b      	mov	r3, fp
 8009da8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009dac:	f7f6 fc34 	bl	8000618 <__aeabi_dmul>
 8009db0:	4682      	mov	sl, r0
 8009db2:	468b      	mov	fp, r1
 8009db4:	f038 080f 	bics.w	r8, r8, #15
 8009db8:	d04f      	beq.n	8009e5a <_strtod_l+0x522>
 8009dba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8009dbe:	dd22      	ble.n	8009e06 <_strtod_l+0x4ce>
 8009dc0:	2500      	movs	r5, #0
 8009dc2:	462e      	mov	r6, r5
 8009dc4:	9507      	str	r5, [sp, #28]
 8009dc6:	9505      	str	r5, [sp, #20]
 8009dc8:	2322      	movs	r3, #34	; 0x22
 8009dca:	f8df b118 	ldr.w	fp, [pc, #280]	; 8009ee4 <_strtod_l+0x5ac>
 8009dce:	6023      	str	r3, [r4, #0]
 8009dd0:	f04f 0a00 	mov.w	sl, #0
 8009dd4:	9b07      	ldr	r3, [sp, #28]
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	f43f adf2 	beq.w	80099c0 <_strtod_l+0x88>
 8009ddc:	9918      	ldr	r1, [sp, #96]	; 0x60
 8009dde:	4620      	mov	r0, r4
 8009de0:	f001 fec6 	bl	800bb70 <_Bfree>
 8009de4:	9905      	ldr	r1, [sp, #20]
 8009de6:	4620      	mov	r0, r4
 8009de8:	f001 fec2 	bl	800bb70 <_Bfree>
 8009dec:	4631      	mov	r1, r6
 8009dee:	4620      	mov	r0, r4
 8009df0:	f001 febe 	bl	800bb70 <_Bfree>
 8009df4:	9907      	ldr	r1, [sp, #28]
 8009df6:	4620      	mov	r0, r4
 8009df8:	f001 feba 	bl	800bb70 <_Bfree>
 8009dfc:	4629      	mov	r1, r5
 8009dfe:	4620      	mov	r0, r4
 8009e00:	f001 feb6 	bl	800bb70 <_Bfree>
 8009e04:	e5dc      	b.n	80099c0 <_strtod_l+0x88>
 8009e06:	4b36      	ldr	r3, [pc, #216]	; (8009ee0 <_strtod_l+0x5a8>)
 8009e08:	9304      	str	r3, [sp, #16]
 8009e0a:	2300      	movs	r3, #0
 8009e0c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8009e10:	4650      	mov	r0, sl
 8009e12:	4659      	mov	r1, fp
 8009e14:	4699      	mov	r9, r3
 8009e16:	f1b8 0f01 	cmp.w	r8, #1
 8009e1a:	dc21      	bgt.n	8009e60 <_strtod_l+0x528>
 8009e1c:	b10b      	cbz	r3, 8009e22 <_strtod_l+0x4ea>
 8009e1e:	4682      	mov	sl, r0
 8009e20:	468b      	mov	fp, r1
 8009e22:	4b2f      	ldr	r3, [pc, #188]	; (8009ee0 <_strtod_l+0x5a8>)
 8009e24:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8009e28:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8009e2c:	4652      	mov	r2, sl
 8009e2e:	465b      	mov	r3, fp
 8009e30:	e9d9 0100 	ldrd	r0, r1, [r9]
 8009e34:	f7f6 fbf0 	bl	8000618 <__aeabi_dmul>
 8009e38:	4b2a      	ldr	r3, [pc, #168]	; (8009ee4 <_strtod_l+0x5ac>)
 8009e3a:	460a      	mov	r2, r1
 8009e3c:	400b      	ands	r3, r1
 8009e3e:	492a      	ldr	r1, [pc, #168]	; (8009ee8 <_strtod_l+0x5b0>)
 8009e40:	428b      	cmp	r3, r1
 8009e42:	4682      	mov	sl, r0
 8009e44:	d8bc      	bhi.n	8009dc0 <_strtod_l+0x488>
 8009e46:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8009e4a:	428b      	cmp	r3, r1
 8009e4c:	bf86      	itte	hi
 8009e4e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8009eec <_strtod_l+0x5b4>
 8009e52:	f04f 3aff 	movhi.w	sl, #4294967295
 8009e56:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	9304      	str	r3, [sp, #16]
 8009e5e:	e084      	b.n	8009f6a <_strtod_l+0x632>
 8009e60:	f018 0f01 	tst.w	r8, #1
 8009e64:	d005      	beq.n	8009e72 <_strtod_l+0x53a>
 8009e66:	9b04      	ldr	r3, [sp, #16]
 8009e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e6c:	f7f6 fbd4 	bl	8000618 <__aeabi_dmul>
 8009e70:	2301      	movs	r3, #1
 8009e72:	9a04      	ldr	r2, [sp, #16]
 8009e74:	3208      	adds	r2, #8
 8009e76:	f109 0901 	add.w	r9, r9, #1
 8009e7a:	ea4f 0868 	mov.w	r8, r8, asr #1
 8009e7e:	9204      	str	r2, [sp, #16]
 8009e80:	e7c9      	b.n	8009e16 <_strtod_l+0x4de>
 8009e82:	d0ea      	beq.n	8009e5a <_strtod_l+0x522>
 8009e84:	f1c8 0800 	rsb	r8, r8, #0
 8009e88:	f018 020f 	ands.w	r2, r8, #15
 8009e8c:	d00a      	beq.n	8009ea4 <_strtod_l+0x56c>
 8009e8e:	4b13      	ldr	r3, [pc, #76]	; (8009edc <_strtod_l+0x5a4>)
 8009e90:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e94:	4650      	mov	r0, sl
 8009e96:	4659      	mov	r1, fp
 8009e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e9c:	f7f6 fce6 	bl	800086c <__aeabi_ddiv>
 8009ea0:	4682      	mov	sl, r0
 8009ea2:	468b      	mov	fp, r1
 8009ea4:	ea5f 1828 	movs.w	r8, r8, asr #4
 8009ea8:	d0d7      	beq.n	8009e5a <_strtod_l+0x522>
 8009eaa:	f1b8 0f1f 	cmp.w	r8, #31
 8009eae:	dd1f      	ble.n	8009ef0 <_strtod_l+0x5b8>
 8009eb0:	2500      	movs	r5, #0
 8009eb2:	462e      	mov	r6, r5
 8009eb4:	9507      	str	r5, [sp, #28]
 8009eb6:	9505      	str	r5, [sp, #20]
 8009eb8:	2322      	movs	r3, #34	; 0x22
 8009eba:	f04f 0a00 	mov.w	sl, #0
 8009ebe:	f04f 0b00 	mov.w	fp, #0
 8009ec2:	6023      	str	r3, [r4, #0]
 8009ec4:	e786      	b.n	8009dd4 <_strtod_l+0x49c>
 8009ec6:	bf00      	nop
 8009ec8:	0800e911 	.word	0x0800e911
 8009ecc:	0800e950 	.word	0x0800e950
 8009ed0:	0800e909 	.word	0x0800e909
 8009ed4:	0800ea94 	.word	0x0800ea94
 8009ed8:	0800ed5b 	.word	0x0800ed5b
 8009edc:	0800ec20 	.word	0x0800ec20
 8009ee0:	0800ebf8 	.word	0x0800ebf8
 8009ee4:	7ff00000 	.word	0x7ff00000
 8009ee8:	7ca00000 	.word	0x7ca00000
 8009eec:	7fefffff 	.word	0x7fefffff
 8009ef0:	f018 0310 	ands.w	r3, r8, #16
 8009ef4:	bf18      	it	ne
 8009ef6:	236a      	movne	r3, #106	; 0x6a
 8009ef8:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800a2a8 <_strtod_l+0x970>
 8009efc:	9304      	str	r3, [sp, #16]
 8009efe:	4650      	mov	r0, sl
 8009f00:	4659      	mov	r1, fp
 8009f02:	2300      	movs	r3, #0
 8009f04:	f018 0f01 	tst.w	r8, #1
 8009f08:	d004      	beq.n	8009f14 <_strtod_l+0x5dc>
 8009f0a:	e9d9 2300 	ldrd	r2, r3, [r9]
 8009f0e:	f7f6 fb83 	bl	8000618 <__aeabi_dmul>
 8009f12:	2301      	movs	r3, #1
 8009f14:	ea5f 0868 	movs.w	r8, r8, asr #1
 8009f18:	f109 0908 	add.w	r9, r9, #8
 8009f1c:	d1f2      	bne.n	8009f04 <_strtod_l+0x5cc>
 8009f1e:	b10b      	cbz	r3, 8009f24 <_strtod_l+0x5ec>
 8009f20:	4682      	mov	sl, r0
 8009f22:	468b      	mov	fp, r1
 8009f24:	9b04      	ldr	r3, [sp, #16]
 8009f26:	b1c3      	cbz	r3, 8009f5a <_strtod_l+0x622>
 8009f28:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009f2c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	4659      	mov	r1, fp
 8009f34:	dd11      	ble.n	8009f5a <_strtod_l+0x622>
 8009f36:	2b1f      	cmp	r3, #31
 8009f38:	f340 8124 	ble.w	800a184 <_strtod_l+0x84c>
 8009f3c:	2b34      	cmp	r3, #52	; 0x34
 8009f3e:	bfde      	ittt	le
 8009f40:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8009f44:	f04f 33ff 	movle.w	r3, #4294967295
 8009f48:	fa03 f202 	lslle.w	r2, r3, r2
 8009f4c:	f04f 0a00 	mov.w	sl, #0
 8009f50:	bfcc      	ite	gt
 8009f52:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8009f56:	ea02 0b01 	andle.w	fp, r2, r1
 8009f5a:	2200      	movs	r2, #0
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	4650      	mov	r0, sl
 8009f60:	4659      	mov	r1, fp
 8009f62:	f7f6 fdc1 	bl	8000ae8 <__aeabi_dcmpeq>
 8009f66:	2800      	cmp	r0, #0
 8009f68:	d1a2      	bne.n	8009eb0 <_strtod_l+0x578>
 8009f6a:	9b07      	ldr	r3, [sp, #28]
 8009f6c:	9300      	str	r3, [sp, #0]
 8009f6e:	9908      	ldr	r1, [sp, #32]
 8009f70:	462b      	mov	r3, r5
 8009f72:	463a      	mov	r2, r7
 8009f74:	4620      	mov	r0, r4
 8009f76:	f001 fe63 	bl	800bc40 <__s2b>
 8009f7a:	9007      	str	r0, [sp, #28]
 8009f7c:	2800      	cmp	r0, #0
 8009f7e:	f43f af1f 	beq.w	8009dc0 <_strtod_l+0x488>
 8009f82:	9b05      	ldr	r3, [sp, #20]
 8009f84:	1b9e      	subs	r6, r3, r6
 8009f86:	9b06      	ldr	r3, [sp, #24]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	bfb4      	ite	lt
 8009f8c:	4633      	movlt	r3, r6
 8009f8e:	2300      	movge	r3, #0
 8009f90:	930c      	str	r3, [sp, #48]	; 0x30
 8009f92:	9b06      	ldr	r3, [sp, #24]
 8009f94:	2500      	movs	r5, #0
 8009f96:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8009f9a:	9312      	str	r3, [sp, #72]	; 0x48
 8009f9c:	462e      	mov	r6, r5
 8009f9e:	9b07      	ldr	r3, [sp, #28]
 8009fa0:	4620      	mov	r0, r4
 8009fa2:	6859      	ldr	r1, [r3, #4]
 8009fa4:	f001 fda4 	bl	800baf0 <_Balloc>
 8009fa8:	9005      	str	r0, [sp, #20]
 8009faa:	2800      	cmp	r0, #0
 8009fac:	f43f af0c 	beq.w	8009dc8 <_strtod_l+0x490>
 8009fb0:	9b07      	ldr	r3, [sp, #28]
 8009fb2:	691a      	ldr	r2, [r3, #16]
 8009fb4:	3202      	adds	r2, #2
 8009fb6:	f103 010c 	add.w	r1, r3, #12
 8009fba:	0092      	lsls	r2, r2, #2
 8009fbc:	300c      	adds	r0, #12
 8009fbe:	f001 fd89 	bl	800bad4 <memcpy>
 8009fc2:	ec4b ab10 	vmov	d0, sl, fp
 8009fc6:	aa1a      	add	r2, sp, #104	; 0x68
 8009fc8:	a919      	add	r1, sp, #100	; 0x64
 8009fca:	4620      	mov	r0, r4
 8009fcc:	f002 f97e 	bl	800c2cc <__d2b>
 8009fd0:	ec4b ab18 	vmov	d8, sl, fp
 8009fd4:	9018      	str	r0, [sp, #96]	; 0x60
 8009fd6:	2800      	cmp	r0, #0
 8009fd8:	f43f aef6 	beq.w	8009dc8 <_strtod_l+0x490>
 8009fdc:	2101      	movs	r1, #1
 8009fde:	4620      	mov	r0, r4
 8009fe0:	f001 fec8 	bl	800bd74 <__i2b>
 8009fe4:	4606      	mov	r6, r0
 8009fe6:	2800      	cmp	r0, #0
 8009fe8:	f43f aeee 	beq.w	8009dc8 <_strtod_l+0x490>
 8009fec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8009fee:	9904      	ldr	r1, [sp, #16]
 8009ff0:	2b00      	cmp	r3, #0
 8009ff2:	bfab      	itete	ge
 8009ff4:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8009ff6:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8009ff8:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8009ffa:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8009ffe:	bfac      	ite	ge
 800a000:	eb03 0902 	addge.w	r9, r3, r2
 800a004:	1ad7      	sublt	r7, r2, r3
 800a006:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800a008:	eba3 0801 	sub.w	r8, r3, r1
 800a00c:	4490      	add	r8, r2
 800a00e:	4ba1      	ldr	r3, [pc, #644]	; (800a294 <_strtod_l+0x95c>)
 800a010:	f108 38ff 	add.w	r8, r8, #4294967295
 800a014:	4598      	cmp	r8, r3
 800a016:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800a01a:	f280 80c7 	bge.w	800a1ac <_strtod_l+0x874>
 800a01e:	eba3 0308 	sub.w	r3, r3, r8
 800a022:	2b1f      	cmp	r3, #31
 800a024:	eba2 0203 	sub.w	r2, r2, r3
 800a028:	f04f 0101 	mov.w	r1, #1
 800a02c:	f300 80b1 	bgt.w	800a192 <_strtod_l+0x85a>
 800a030:	fa01 f303 	lsl.w	r3, r1, r3
 800a034:	930d      	str	r3, [sp, #52]	; 0x34
 800a036:	2300      	movs	r3, #0
 800a038:	9308      	str	r3, [sp, #32]
 800a03a:	eb09 0802 	add.w	r8, r9, r2
 800a03e:	9b04      	ldr	r3, [sp, #16]
 800a040:	45c1      	cmp	r9, r8
 800a042:	4417      	add	r7, r2
 800a044:	441f      	add	r7, r3
 800a046:	464b      	mov	r3, r9
 800a048:	bfa8      	it	ge
 800a04a:	4643      	movge	r3, r8
 800a04c:	42bb      	cmp	r3, r7
 800a04e:	bfa8      	it	ge
 800a050:	463b      	movge	r3, r7
 800a052:	2b00      	cmp	r3, #0
 800a054:	bfc2      	ittt	gt
 800a056:	eba8 0803 	subgt.w	r8, r8, r3
 800a05a:	1aff      	subgt	r7, r7, r3
 800a05c:	eba9 0903 	subgt.w	r9, r9, r3
 800a060:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a062:	2b00      	cmp	r3, #0
 800a064:	dd17      	ble.n	800a096 <_strtod_l+0x75e>
 800a066:	4631      	mov	r1, r6
 800a068:	461a      	mov	r2, r3
 800a06a:	4620      	mov	r0, r4
 800a06c:	f001 ff42 	bl	800bef4 <__pow5mult>
 800a070:	4606      	mov	r6, r0
 800a072:	2800      	cmp	r0, #0
 800a074:	f43f aea8 	beq.w	8009dc8 <_strtod_l+0x490>
 800a078:	4601      	mov	r1, r0
 800a07a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800a07c:	4620      	mov	r0, r4
 800a07e:	f001 fe8f 	bl	800bda0 <__multiply>
 800a082:	900b      	str	r0, [sp, #44]	; 0x2c
 800a084:	2800      	cmp	r0, #0
 800a086:	f43f ae9f 	beq.w	8009dc8 <_strtod_l+0x490>
 800a08a:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a08c:	4620      	mov	r0, r4
 800a08e:	f001 fd6f 	bl	800bb70 <_Bfree>
 800a092:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a094:	9318      	str	r3, [sp, #96]	; 0x60
 800a096:	f1b8 0f00 	cmp.w	r8, #0
 800a09a:	f300 808c 	bgt.w	800a1b6 <_strtod_l+0x87e>
 800a09e:	9b06      	ldr	r3, [sp, #24]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	dd08      	ble.n	800a0b6 <_strtod_l+0x77e>
 800a0a4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a0a6:	9905      	ldr	r1, [sp, #20]
 800a0a8:	4620      	mov	r0, r4
 800a0aa:	f001 ff23 	bl	800bef4 <__pow5mult>
 800a0ae:	9005      	str	r0, [sp, #20]
 800a0b0:	2800      	cmp	r0, #0
 800a0b2:	f43f ae89 	beq.w	8009dc8 <_strtod_l+0x490>
 800a0b6:	2f00      	cmp	r7, #0
 800a0b8:	dd08      	ble.n	800a0cc <_strtod_l+0x794>
 800a0ba:	9905      	ldr	r1, [sp, #20]
 800a0bc:	463a      	mov	r2, r7
 800a0be:	4620      	mov	r0, r4
 800a0c0:	f001 ff72 	bl	800bfa8 <__lshift>
 800a0c4:	9005      	str	r0, [sp, #20]
 800a0c6:	2800      	cmp	r0, #0
 800a0c8:	f43f ae7e 	beq.w	8009dc8 <_strtod_l+0x490>
 800a0cc:	f1b9 0f00 	cmp.w	r9, #0
 800a0d0:	dd08      	ble.n	800a0e4 <_strtod_l+0x7ac>
 800a0d2:	4631      	mov	r1, r6
 800a0d4:	464a      	mov	r2, r9
 800a0d6:	4620      	mov	r0, r4
 800a0d8:	f001 ff66 	bl	800bfa8 <__lshift>
 800a0dc:	4606      	mov	r6, r0
 800a0de:	2800      	cmp	r0, #0
 800a0e0:	f43f ae72 	beq.w	8009dc8 <_strtod_l+0x490>
 800a0e4:	9a05      	ldr	r2, [sp, #20]
 800a0e6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a0e8:	4620      	mov	r0, r4
 800a0ea:	f001 ffe9 	bl	800c0c0 <__mdiff>
 800a0ee:	4605      	mov	r5, r0
 800a0f0:	2800      	cmp	r0, #0
 800a0f2:	f43f ae69 	beq.w	8009dc8 <_strtod_l+0x490>
 800a0f6:	68c3      	ldr	r3, [r0, #12]
 800a0f8:	930b      	str	r3, [sp, #44]	; 0x2c
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	60c3      	str	r3, [r0, #12]
 800a0fe:	4631      	mov	r1, r6
 800a100:	f001 ffc2 	bl	800c088 <__mcmp>
 800a104:	2800      	cmp	r0, #0
 800a106:	da60      	bge.n	800a1ca <_strtod_l+0x892>
 800a108:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a10a:	ea53 030a 	orrs.w	r3, r3, sl
 800a10e:	f040 8082 	bne.w	800a216 <_strtod_l+0x8de>
 800a112:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a116:	2b00      	cmp	r3, #0
 800a118:	d17d      	bne.n	800a216 <_strtod_l+0x8de>
 800a11a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a11e:	0d1b      	lsrs	r3, r3, #20
 800a120:	051b      	lsls	r3, r3, #20
 800a122:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800a126:	d976      	bls.n	800a216 <_strtod_l+0x8de>
 800a128:	696b      	ldr	r3, [r5, #20]
 800a12a:	b913      	cbnz	r3, 800a132 <_strtod_l+0x7fa>
 800a12c:	692b      	ldr	r3, [r5, #16]
 800a12e:	2b01      	cmp	r3, #1
 800a130:	dd71      	ble.n	800a216 <_strtod_l+0x8de>
 800a132:	4629      	mov	r1, r5
 800a134:	2201      	movs	r2, #1
 800a136:	4620      	mov	r0, r4
 800a138:	f001 ff36 	bl	800bfa8 <__lshift>
 800a13c:	4631      	mov	r1, r6
 800a13e:	4605      	mov	r5, r0
 800a140:	f001 ffa2 	bl	800c088 <__mcmp>
 800a144:	2800      	cmp	r0, #0
 800a146:	dd66      	ble.n	800a216 <_strtod_l+0x8de>
 800a148:	9904      	ldr	r1, [sp, #16]
 800a14a:	4a53      	ldr	r2, [pc, #332]	; (800a298 <_strtod_l+0x960>)
 800a14c:	465b      	mov	r3, fp
 800a14e:	2900      	cmp	r1, #0
 800a150:	f000 8081 	beq.w	800a256 <_strtod_l+0x91e>
 800a154:	ea02 010b 	and.w	r1, r2, fp
 800a158:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800a15c:	dc7b      	bgt.n	800a256 <_strtod_l+0x91e>
 800a15e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800a162:	f77f aea9 	ble.w	8009eb8 <_strtod_l+0x580>
 800a166:	4b4d      	ldr	r3, [pc, #308]	; (800a29c <_strtod_l+0x964>)
 800a168:	4650      	mov	r0, sl
 800a16a:	4659      	mov	r1, fp
 800a16c:	2200      	movs	r2, #0
 800a16e:	f7f6 fa53 	bl	8000618 <__aeabi_dmul>
 800a172:	460b      	mov	r3, r1
 800a174:	4303      	orrs	r3, r0
 800a176:	bf08      	it	eq
 800a178:	2322      	moveq	r3, #34	; 0x22
 800a17a:	4682      	mov	sl, r0
 800a17c:	468b      	mov	fp, r1
 800a17e:	bf08      	it	eq
 800a180:	6023      	streq	r3, [r4, #0]
 800a182:	e62b      	b.n	8009ddc <_strtod_l+0x4a4>
 800a184:	f04f 32ff 	mov.w	r2, #4294967295
 800a188:	fa02 f303 	lsl.w	r3, r2, r3
 800a18c:	ea03 0a0a 	and.w	sl, r3, sl
 800a190:	e6e3      	b.n	8009f5a <_strtod_l+0x622>
 800a192:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800a196:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800a19a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800a19e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800a1a2:	fa01 f308 	lsl.w	r3, r1, r8
 800a1a6:	9308      	str	r3, [sp, #32]
 800a1a8:	910d      	str	r1, [sp, #52]	; 0x34
 800a1aa:	e746      	b.n	800a03a <_strtod_l+0x702>
 800a1ac:	2300      	movs	r3, #0
 800a1ae:	9308      	str	r3, [sp, #32]
 800a1b0:	2301      	movs	r3, #1
 800a1b2:	930d      	str	r3, [sp, #52]	; 0x34
 800a1b4:	e741      	b.n	800a03a <_strtod_l+0x702>
 800a1b6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a1b8:	4642      	mov	r2, r8
 800a1ba:	4620      	mov	r0, r4
 800a1bc:	f001 fef4 	bl	800bfa8 <__lshift>
 800a1c0:	9018      	str	r0, [sp, #96]	; 0x60
 800a1c2:	2800      	cmp	r0, #0
 800a1c4:	f47f af6b 	bne.w	800a09e <_strtod_l+0x766>
 800a1c8:	e5fe      	b.n	8009dc8 <_strtod_l+0x490>
 800a1ca:	465f      	mov	r7, fp
 800a1cc:	d16e      	bne.n	800a2ac <_strtod_l+0x974>
 800a1ce:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a1d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a1d4:	b342      	cbz	r2, 800a228 <_strtod_l+0x8f0>
 800a1d6:	4a32      	ldr	r2, [pc, #200]	; (800a2a0 <_strtod_l+0x968>)
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	d128      	bne.n	800a22e <_strtod_l+0x8f6>
 800a1dc:	9b04      	ldr	r3, [sp, #16]
 800a1de:	4651      	mov	r1, sl
 800a1e0:	b1eb      	cbz	r3, 800a21e <_strtod_l+0x8e6>
 800a1e2:	4b2d      	ldr	r3, [pc, #180]	; (800a298 <_strtod_l+0x960>)
 800a1e4:	403b      	ands	r3, r7
 800a1e6:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a1ea:	f04f 32ff 	mov.w	r2, #4294967295
 800a1ee:	d819      	bhi.n	800a224 <_strtod_l+0x8ec>
 800a1f0:	0d1b      	lsrs	r3, r3, #20
 800a1f2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800a1f6:	fa02 f303 	lsl.w	r3, r2, r3
 800a1fa:	4299      	cmp	r1, r3
 800a1fc:	d117      	bne.n	800a22e <_strtod_l+0x8f6>
 800a1fe:	4b29      	ldr	r3, [pc, #164]	; (800a2a4 <_strtod_l+0x96c>)
 800a200:	429f      	cmp	r7, r3
 800a202:	d102      	bne.n	800a20a <_strtod_l+0x8d2>
 800a204:	3101      	adds	r1, #1
 800a206:	f43f addf 	beq.w	8009dc8 <_strtod_l+0x490>
 800a20a:	4b23      	ldr	r3, [pc, #140]	; (800a298 <_strtod_l+0x960>)
 800a20c:	403b      	ands	r3, r7
 800a20e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800a212:	f04f 0a00 	mov.w	sl, #0
 800a216:	9b04      	ldr	r3, [sp, #16]
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1a4      	bne.n	800a166 <_strtod_l+0x82e>
 800a21c:	e5de      	b.n	8009ddc <_strtod_l+0x4a4>
 800a21e:	f04f 33ff 	mov.w	r3, #4294967295
 800a222:	e7ea      	b.n	800a1fa <_strtod_l+0x8c2>
 800a224:	4613      	mov	r3, r2
 800a226:	e7e8      	b.n	800a1fa <_strtod_l+0x8c2>
 800a228:	ea53 030a 	orrs.w	r3, r3, sl
 800a22c:	d08c      	beq.n	800a148 <_strtod_l+0x810>
 800a22e:	9b08      	ldr	r3, [sp, #32]
 800a230:	b1db      	cbz	r3, 800a26a <_strtod_l+0x932>
 800a232:	423b      	tst	r3, r7
 800a234:	d0ef      	beq.n	800a216 <_strtod_l+0x8de>
 800a236:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a238:	9a04      	ldr	r2, [sp, #16]
 800a23a:	4650      	mov	r0, sl
 800a23c:	4659      	mov	r1, fp
 800a23e:	b1c3      	cbz	r3, 800a272 <_strtod_l+0x93a>
 800a240:	f7ff fb5b 	bl	80098fa <sulp>
 800a244:	4602      	mov	r2, r0
 800a246:	460b      	mov	r3, r1
 800a248:	ec51 0b18 	vmov	r0, r1, d8
 800a24c:	f7f6 f82e 	bl	80002ac <__adddf3>
 800a250:	4682      	mov	sl, r0
 800a252:	468b      	mov	fp, r1
 800a254:	e7df      	b.n	800a216 <_strtod_l+0x8de>
 800a256:	4013      	ands	r3, r2
 800a258:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800a25c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a260:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a264:	f04f 3aff 	mov.w	sl, #4294967295
 800a268:	e7d5      	b.n	800a216 <_strtod_l+0x8de>
 800a26a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a26c:	ea13 0f0a 	tst.w	r3, sl
 800a270:	e7e0      	b.n	800a234 <_strtod_l+0x8fc>
 800a272:	f7ff fb42 	bl	80098fa <sulp>
 800a276:	4602      	mov	r2, r0
 800a278:	460b      	mov	r3, r1
 800a27a:	ec51 0b18 	vmov	r0, r1, d8
 800a27e:	f7f6 f813 	bl	80002a8 <__aeabi_dsub>
 800a282:	2200      	movs	r2, #0
 800a284:	2300      	movs	r3, #0
 800a286:	4682      	mov	sl, r0
 800a288:	468b      	mov	fp, r1
 800a28a:	f7f6 fc2d 	bl	8000ae8 <__aeabi_dcmpeq>
 800a28e:	2800      	cmp	r0, #0
 800a290:	d0c1      	beq.n	800a216 <_strtod_l+0x8de>
 800a292:	e611      	b.n	8009eb8 <_strtod_l+0x580>
 800a294:	fffffc02 	.word	0xfffffc02
 800a298:	7ff00000 	.word	0x7ff00000
 800a29c:	39500000 	.word	0x39500000
 800a2a0:	000fffff 	.word	0x000fffff
 800a2a4:	7fefffff 	.word	0x7fefffff
 800a2a8:	0800e968 	.word	0x0800e968
 800a2ac:	4631      	mov	r1, r6
 800a2ae:	4628      	mov	r0, r5
 800a2b0:	f002 f868 	bl	800c384 <__ratio>
 800a2b4:	ec59 8b10 	vmov	r8, r9, d0
 800a2b8:	ee10 0a10 	vmov	r0, s0
 800a2bc:	2200      	movs	r2, #0
 800a2be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a2c2:	4649      	mov	r1, r9
 800a2c4:	f7f6 fc24 	bl	8000b10 <__aeabi_dcmple>
 800a2c8:	2800      	cmp	r0, #0
 800a2ca:	d07a      	beq.n	800a3c2 <_strtod_l+0xa8a>
 800a2cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a2ce:	2b00      	cmp	r3, #0
 800a2d0:	d04a      	beq.n	800a368 <_strtod_l+0xa30>
 800a2d2:	4b95      	ldr	r3, [pc, #596]	; (800a528 <_strtod_l+0xbf0>)
 800a2d4:	2200      	movs	r2, #0
 800a2d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a2da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800a528 <_strtod_l+0xbf0>
 800a2de:	f04f 0800 	mov.w	r8, #0
 800a2e2:	4b92      	ldr	r3, [pc, #584]	; (800a52c <_strtod_l+0xbf4>)
 800a2e4:	403b      	ands	r3, r7
 800a2e6:	930d      	str	r3, [sp, #52]	; 0x34
 800a2e8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a2ea:	4b91      	ldr	r3, [pc, #580]	; (800a530 <_strtod_l+0xbf8>)
 800a2ec:	429a      	cmp	r2, r3
 800a2ee:	f040 80b0 	bne.w	800a452 <_strtod_l+0xb1a>
 800a2f2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a2f6:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800a2fa:	ec4b ab10 	vmov	d0, sl, fp
 800a2fe:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a302:	f001 ff67 	bl	800c1d4 <__ulp>
 800a306:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a30a:	ec53 2b10 	vmov	r2, r3, d0
 800a30e:	f7f6 f983 	bl	8000618 <__aeabi_dmul>
 800a312:	4652      	mov	r2, sl
 800a314:	465b      	mov	r3, fp
 800a316:	f7f5 ffc9 	bl	80002ac <__adddf3>
 800a31a:	460b      	mov	r3, r1
 800a31c:	4983      	ldr	r1, [pc, #524]	; (800a52c <_strtod_l+0xbf4>)
 800a31e:	4a85      	ldr	r2, [pc, #532]	; (800a534 <_strtod_l+0xbfc>)
 800a320:	4019      	ands	r1, r3
 800a322:	4291      	cmp	r1, r2
 800a324:	4682      	mov	sl, r0
 800a326:	d960      	bls.n	800a3ea <_strtod_l+0xab2>
 800a328:	ee18 3a90 	vmov	r3, s17
 800a32c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800a330:	4293      	cmp	r3, r2
 800a332:	d104      	bne.n	800a33e <_strtod_l+0xa06>
 800a334:	ee18 3a10 	vmov	r3, s16
 800a338:	3301      	adds	r3, #1
 800a33a:	f43f ad45 	beq.w	8009dc8 <_strtod_l+0x490>
 800a33e:	f8df b200 	ldr.w	fp, [pc, #512]	; 800a540 <_strtod_l+0xc08>
 800a342:	f04f 3aff 	mov.w	sl, #4294967295
 800a346:	9918      	ldr	r1, [sp, #96]	; 0x60
 800a348:	4620      	mov	r0, r4
 800a34a:	f001 fc11 	bl	800bb70 <_Bfree>
 800a34e:	9905      	ldr	r1, [sp, #20]
 800a350:	4620      	mov	r0, r4
 800a352:	f001 fc0d 	bl	800bb70 <_Bfree>
 800a356:	4631      	mov	r1, r6
 800a358:	4620      	mov	r0, r4
 800a35a:	f001 fc09 	bl	800bb70 <_Bfree>
 800a35e:	4629      	mov	r1, r5
 800a360:	4620      	mov	r0, r4
 800a362:	f001 fc05 	bl	800bb70 <_Bfree>
 800a366:	e61a      	b.n	8009f9e <_strtod_l+0x666>
 800a368:	f1ba 0f00 	cmp.w	sl, #0
 800a36c:	d11b      	bne.n	800a3a6 <_strtod_l+0xa6e>
 800a36e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a372:	b9f3      	cbnz	r3, 800a3b2 <_strtod_l+0xa7a>
 800a374:	4b6c      	ldr	r3, [pc, #432]	; (800a528 <_strtod_l+0xbf0>)
 800a376:	2200      	movs	r2, #0
 800a378:	4640      	mov	r0, r8
 800a37a:	4649      	mov	r1, r9
 800a37c:	f7f6 fbbe 	bl	8000afc <__aeabi_dcmplt>
 800a380:	b9d0      	cbnz	r0, 800a3b8 <_strtod_l+0xa80>
 800a382:	4640      	mov	r0, r8
 800a384:	4649      	mov	r1, r9
 800a386:	4b6c      	ldr	r3, [pc, #432]	; (800a538 <_strtod_l+0xc00>)
 800a388:	2200      	movs	r2, #0
 800a38a:	f7f6 f945 	bl	8000618 <__aeabi_dmul>
 800a38e:	4680      	mov	r8, r0
 800a390:	4689      	mov	r9, r1
 800a392:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800a396:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800a39a:	9315      	str	r3, [sp, #84]	; 0x54
 800a39c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a3a0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a3a4:	e79d      	b.n	800a2e2 <_strtod_l+0x9aa>
 800a3a6:	f1ba 0f01 	cmp.w	sl, #1
 800a3aa:	d102      	bne.n	800a3b2 <_strtod_l+0xa7a>
 800a3ac:	2f00      	cmp	r7, #0
 800a3ae:	f43f ad83 	beq.w	8009eb8 <_strtod_l+0x580>
 800a3b2:	4b62      	ldr	r3, [pc, #392]	; (800a53c <_strtod_l+0xc04>)
 800a3b4:	2200      	movs	r2, #0
 800a3b6:	e78e      	b.n	800a2d6 <_strtod_l+0x99e>
 800a3b8:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800a538 <_strtod_l+0xc00>
 800a3bc:	f04f 0800 	mov.w	r8, #0
 800a3c0:	e7e7      	b.n	800a392 <_strtod_l+0xa5a>
 800a3c2:	4b5d      	ldr	r3, [pc, #372]	; (800a538 <_strtod_l+0xc00>)
 800a3c4:	4640      	mov	r0, r8
 800a3c6:	4649      	mov	r1, r9
 800a3c8:	2200      	movs	r2, #0
 800a3ca:	f7f6 f925 	bl	8000618 <__aeabi_dmul>
 800a3ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a3d0:	4680      	mov	r8, r0
 800a3d2:	4689      	mov	r9, r1
 800a3d4:	b933      	cbnz	r3, 800a3e4 <_strtod_l+0xaac>
 800a3d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a3da:	900e      	str	r0, [sp, #56]	; 0x38
 800a3dc:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3de:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800a3e2:	e7dd      	b.n	800a3a0 <_strtod_l+0xa68>
 800a3e4:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800a3e8:	e7f9      	b.n	800a3de <_strtod_l+0xaa6>
 800a3ea:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800a3ee:	9b04      	ldr	r3, [sp, #16]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d1a8      	bne.n	800a346 <_strtod_l+0xa0e>
 800a3f4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a3f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a3fa:	0d1b      	lsrs	r3, r3, #20
 800a3fc:	051b      	lsls	r3, r3, #20
 800a3fe:	429a      	cmp	r2, r3
 800a400:	d1a1      	bne.n	800a346 <_strtod_l+0xa0e>
 800a402:	4640      	mov	r0, r8
 800a404:	4649      	mov	r1, r9
 800a406:	f7f6 fc67 	bl	8000cd8 <__aeabi_d2lz>
 800a40a:	f7f6 f8d7 	bl	80005bc <__aeabi_l2d>
 800a40e:	4602      	mov	r2, r0
 800a410:	460b      	mov	r3, r1
 800a412:	4640      	mov	r0, r8
 800a414:	4649      	mov	r1, r9
 800a416:	f7f5 ff47 	bl	80002a8 <__aeabi_dsub>
 800a41a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a41c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a420:	ea43 030a 	orr.w	r3, r3, sl
 800a424:	4313      	orrs	r3, r2
 800a426:	4680      	mov	r8, r0
 800a428:	4689      	mov	r9, r1
 800a42a:	d055      	beq.n	800a4d8 <_strtod_l+0xba0>
 800a42c:	a336      	add	r3, pc, #216	; (adr r3, 800a508 <_strtod_l+0xbd0>)
 800a42e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a432:	f7f6 fb63 	bl	8000afc <__aeabi_dcmplt>
 800a436:	2800      	cmp	r0, #0
 800a438:	f47f acd0 	bne.w	8009ddc <_strtod_l+0x4a4>
 800a43c:	a334      	add	r3, pc, #208	; (adr r3, 800a510 <_strtod_l+0xbd8>)
 800a43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a442:	4640      	mov	r0, r8
 800a444:	4649      	mov	r1, r9
 800a446:	f7f6 fb77 	bl	8000b38 <__aeabi_dcmpgt>
 800a44a:	2800      	cmp	r0, #0
 800a44c:	f43f af7b 	beq.w	800a346 <_strtod_l+0xa0e>
 800a450:	e4c4      	b.n	8009ddc <_strtod_l+0x4a4>
 800a452:	9b04      	ldr	r3, [sp, #16]
 800a454:	b333      	cbz	r3, 800a4a4 <_strtod_l+0xb6c>
 800a456:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a458:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800a45c:	d822      	bhi.n	800a4a4 <_strtod_l+0xb6c>
 800a45e:	a32e      	add	r3, pc, #184	; (adr r3, 800a518 <_strtod_l+0xbe0>)
 800a460:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a464:	4640      	mov	r0, r8
 800a466:	4649      	mov	r1, r9
 800a468:	f7f6 fb52 	bl	8000b10 <__aeabi_dcmple>
 800a46c:	b1a0      	cbz	r0, 800a498 <_strtod_l+0xb60>
 800a46e:	4649      	mov	r1, r9
 800a470:	4640      	mov	r0, r8
 800a472:	f7f6 fba9 	bl	8000bc8 <__aeabi_d2uiz>
 800a476:	2801      	cmp	r0, #1
 800a478:	bf38      	it	cc
 800a47a:	2001      	movcc	r0, #1
 800a47c:	f7f6 f852 	bl	8000524 <__aeabi_ui2d>
 800a480:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a482:	4680      	mov	r8, r0
 800a484:	4689      	mov	r9, r1
 800a486:	bb23      	cbnz	r3, 800a4d2 <_strtod_l+0xb9a>
 800a488:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a48c:	9010      	str	r0, [sp, #64]	; 0x40
 800a48e:	9311      	str	r3, [sp, #68]	; 0x44
 800a490:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800a494:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a498:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a49a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a49c:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800a4a0:	1a9b      	subs	r3, r3, r2
 800a4a2:	9309      	str	r3, [sp, #36]	; 0x24
 800a4a4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4a8:	eeb0 0a48 	vmov.f32	s0, s16
 800a4ac:	eef0 0a68 	vmov.f32	s1, s17
 800a4b0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800a4b4:	f001 fe8e 	bl	800c1d4 <__ulp>
 800a4b8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800a4bc:	ec53 2b10 	vmov	r2, r3, d0
 800a4c0:	f7f6 f8aa 	bl	8000618 <__aeabi_dmul>
 800a4c4:	ec53 2b18 	vmov	r2, r3, d8
 800a4c8:	f7f5 fef0 	bl	80002ac <__adddf3>
 800a4cc:	4682      	mov	sl, r0
 800a4ce:	468b      	mov	fp, r1
 800a4d0:	e78d      	b.n	800a3ee <_strtod_l+0xab6>
 800a4d2:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800a4d6:	e7db      	b.n	800a490 <_strtod_l+0xb58>
 800a4d8:	a311      	add	r3, pc, #68	; (adr r3, 800a520 <_strtod_l+0xbe8>)
 800a4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4de:	f7f6 fb0d 	bl	8000afc <__aeabi_dcmplt>
 800a4e2:	e7b2      	b.n	800a44a <_strtod_l+0xb12>
 800a4e4:	2300      	movs	r3, #0
 800a4e6:	930a      	str	r3, [sp, #40]	; 0x28
 800a4e8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a4ea:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800a4ec:	6013      	str	r3, [r2, #0]
 800a4ee:	f7ff ba6b 	b.w	80099c8 <_strtod_l+0x90>
 800a4f2:	2a65      	cmp	r2, #101	; 0x65
 800a4f4:	f43f ab5f 	beq.w	8009bb6 <_strtod_l+0x27e>
 800a4f8:	2a45      	cmp	r2, #69	; 0x45
 800a4fa:	f43f ab5c 	beq.w	8009bb6 <_strtod_l+0x27e>
 800a4fe:	2301      	movs	r3, #1
 800a500:	f7ff bb94 	b.w	8009c2c <_strtod_l+0x2f4>
 800a504:	f3af 8000 	nop.w
 800a508:	94a03595 	.word	0x94a03595
 800a50c:	3fdfffff 	.word	0x3fdfffff
 800a510:	35afe535 	.word	0x35afe535
 800a514:	3fe00000 	.word	0x3fe00000
 800a518:	ffc00000 	.word	0xffc00000
 800a51c:	41dfffff 	.word	0x41dfffff
 800a520:	94a03595 	.word	0x94a03595
 800a524:	3fcfffff 	.word	0x3fcfffff
 800a528:	3ff00000 	.word	0x3ff00000
 800a52c:	7ff00000 	.word	0x7ff00000
 800a530:	7fe00000 	.word	0x7fe00000
 800a534:	7c9fffff 	.word	0x7c9fffff
 800a538:	3fe00000 	.word	0x3fe00000
 800a53c:	bff00000 	.word	0xbff00000
 800a540:	7fefffff 	.word	0x7fefffff

0800a544 <_strtod_r>:
 800a544:	4b01      	ldr	r3, [pc, #4]	; (800a54c <_strtod_r+0x8>)
 800a546:	f7ff b9f7 	b.w	8009938 <_strtod_l>
 800a54a:	bf00      	nop
 800a54c:	20000074 	.word	0x20000074

0800a550 <_strtol_l.constprop.0>:
 800a550:	2b01      	cmp	r3, #1
 800a552:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a556:	d001      	beq.n	800a55c <_strtol_l.constprop.0+0xc>
 800a558:	2b24      	cmp	r3, #36	; 0x24
 800a55a:	d906      	bls.n	800a56a <_strtol_l.constprop.0+0x1a>
 800a55c:	f7fe fa76 	bl	8008a4c <__errno>
 800a560:	2316      	movs	r3, #22
 800a562:	6003      	str	r3, [r0, #0]
 800a564:	2000      	movs	r0, #0
 800a566:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a56a:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800a650 <_strtol_l.constprop.0+0x100>
 800a56e:	460d      	mov	r5, r1
 800a570:	462e      	mov	r6, r5
 800a572:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a576:	f814 700c 	ldrb.w	r7, [r4, ip]
 800a57a:	f017 0708 	ands.w	r7, r7, #8
 800a57e:	d1f7      	bne.n	800a570 <_strtol_l.constprop.0+0x20>
 800a580:	2c2d      	cmp	r4, #45	; 0x2d
 800a582:	d132      	bne.n	800a5ea <_strtol_l.constprop.0+0x9a>
 800a584:	782c      	ldrb	r4, [r5, #0]
 800a586:	2701      	movs	r7, #1
 800a588:	1cb5      	adds	r5, r6, #2
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d05b      	beq.n	800a646 <_strtol_l.constprop.0+0xf6>
 800a58e:	2b10      	cmp	r3, #16
 800a590:	d109      	bne.n	800a5a6 <_strtol_l.constprop.0+0x56>
 800a592:	2c30      	cmp	r4, #48	; 0x30
 800a594:	d107      	bne.n	800a5a6 <_strtol_l.constprop.0+0x56>
 800a596:	782c      	ldrb	r4, [r5, #0]
 800a598:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800a59c:	2c58      	cmp	r4, #88	; 0x58
 800a59e:	d14d      	bne.n	800a63c <_strtol_l.constprop.0+0xec>
 800a5a0:	786c      	ldrb	r4, [r5, #1]
 800a5a2:	2310      	movs	r3, #16
 800a5a4:	3502      	adds	r5, #2
 800a5a6:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800a5aa:	f108 38ff 	add.w	r8, r8, #4294967295
 800a5ae:	f04f 0c00 	mov.w	ip, #0
 800a5b2:	fbb8 f9f3 	udiv	r9, r8, r3
 800a5b6:	4666      	mov	r6, ip
 800a5b8:	fb03 8a19 	mls	sl, r3, r9, r8
 800a5bc:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800a5c0:	f1be 0f09 	cmp.w	lr, #9
 800a5c4:	d816      	bhi.n	800a5f4 <_strtol_l.constprop.0+0xa4>
 800a5c6:	4674      	mov	r4, lr
 800a5c8:	42a3      	cmp	r3, r4
 800a5ca:	dd24      	ble.n	800a616 <_strtol_l.constprop.0+0xc6>
 800a5cc:	f1bc 0f00 	cmp.w	ip, #0
 800a5d0:	db1e      	blt.n	800a610 <_strtol_l.constprop.0+0xc0>
 800a5d2:	45b1      	cmp	r9, r6
 800a5d4:	d31c      	bcc.n	800a610 <_strtol_l.constprop.0+0xc0>
 800a5d6:	d101      	bne.n	800a5dc <_strtol_l.constprop.0+0x8c>
 800a5d8:	45a2      	cmp	sl, r4
 800a5da:	db19      	blt.n	800a610 <_strtol_l.constprop.0+0xc0>
 800a5dc:	fb06 4603 	mla	r6, r6, r3, r4
 800a5e0:	f04f 0c01 	mov.w	ip, #1
 800a5e4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a5e8:	e7e8      	b.n	800a5bc <_strtol_l.constprop.0+0x6c>
 800a5ea:	2c2b      	cmp	r4, #43	; 0x2b
 800a5ec:	bf04      	itt	eq
 800a5ee:	782c      	ldrbeq	r4, [r5, #0]
 800a5f0:	1cb5      	addeq	r5, r6, #2
 800a5f2:	e7ca      	b.n	800a58a <_strtol_l.constprop.0+0x3a>
 800a5f4:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800a5f8:	f1be 0f19 	cmp.w	lr, #25
 800a5fc:	d801      	bhi.n	800a602 <_strtol_l.constprop.0+0xb2>
 800a5fe:	3c37      	subs	r4, #55	; 0x37
 800a600:	e7e2      	b.n	800a5c8 <_strtol_l.constprop.0+0x78>
 800a602:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800a606:	f1be 0f19 	cmp.w	lr, #25
 800a60a:	d804      	bhi.n	800a616 <_strtol_l.constprop.0+0xc6>
 800a60c:	3c57      	subs	r4, #87	; 0x57
 800a60e:	e7db      	b.n	800a5c8 <_strtol_l.constprop.0+0x78>
 800a610:	f04f 3cff 	mov.w	ip, #4294967295
 800a614:	e7e6      	b.n	800a5e4 <_strtol_l.constprop.0+0x94>
 800a616:	f1bc 0f00 	cmp.w	ip, #0
 800a61a:	da05      	bge.n	800a628 <_strtol_l.constprop.0+0xd8>
 800a61c:	2322      	movs	r3, #34	; 0x22
 800a61e:	6003      	str	r3, [r0, #0]
 800a620:	4646      	mov	r6, r8
 800a622:	b942      	cbnz	r2, 800a636 <_strtol_l.constprop.0+0xe6>
 800a624:	4630      	mov	r0, r6
 800a626:	e79e      	b.n	800a566 <_strtol_l.constprop.0+0x16>
 800a628:	b107      	cbz	r7, 800a62c <_strtol_l.constprop.0+0xdc>
 800a62a:	4276      	negs	r6, r6
 800a62c:	2a00      	cmp	r2, #0
 800a62e:	d0f9      	beq.n	800a624 <_strtol_l.constprop.0+0xd4>
 800a630:	f1bc 0f00 	cmp.w	ip, #0
 800a634:	d000      	beq.n	800a638 <_strtol_l.constprop.0+0xe8>
 800a636:	1e69      	subs	r1, r5, #1
 800a638:	6011      	str	r1, [r2, #0]
 800a63a:	e7f3      	b.n	800a624 <_strtol_l.constprop.0+0xd4>
 800a63c:	2430      	movs	r4, #48	; 0x30
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d1b1      	bne.n	800a5a6 <_strtol_l.constprop.0+0x56>
 800a642:	2308      	movs	r3, #8
 800a644:	e7af      	b.n	800a5a6 <_strtol_l.constprop.0+0x56>
 800a646:	2c30      	cmp	r4, #48	; 0x30
 800a648:	d0a5      	beq.n	800a596 <_strtol_l.constprop.0+0x46>
 800a64a:	230a      	movs	r3, #10
 800a64c:	e7ab      	b.n	800a5a6 <_strtol_l.constprop.0+0x56>
 800a64e:	bf00      	nop
 800a650:	0800e991 	.word	0x0800e991

0800a654 <_strtol_r>:
 800a654:	f7ff bf7c 	b.w	800a550 <_strtol_l.constprop.0>

0800a658 <_write_r>:
 800a658:	b538      	push	{r3, r4, r5, lr}
 800a65a:	4d07      	ldr	r5, [pc, #28]	; (800a678 <_write_r+0x20>)
 800a65c:	4604      	mov	r4, r0
 800a65e:	4608      	mov	r0, r1
 800a660:	4611      	mov	r1, r2
 800a662:	2200      	movs	r2, #0
 800a664:	602a      	str	r2, [r5, #0]
 800a666:	461a      	mov	r2, r3
 800a668:	f7f8 fcc5 	bl	8002ff6 <_write>
 800a66c:	1c43      	adds	r3, r0, #1
 800a66e:	d102      	bne.n	800a676 <_write_r+0x1e>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	b103      	cbz	r3, 800a676 <_write_r+0x1e>
 800a674:	6023      	str	r3, [r4, #0]
 800a676:	bd38      	pop	{r3, r4, r5, pc}
 800a678:	2000069c 	.word	0x2000069c

0800a67c <_close_r>:
 800a67c:	b538      	push	{r3, r4, r5, lr}
 800a67e:	4d06      	ldr	r5, [pc, #24]	; (800a698 <_close_r+0x1c>)
 800a680:	2300      	movs	r3, #0
 800a682:	4604      	mov	r4, r0
 800a684:	4608      	mov	r0, r1
 800a686:	602b      	str	r3, [r5, #0]
 800a688:	f7f8 fcd1 	bl	800302e <_close>
 800a68c:	1c43      	adds	r3, r0, #1
 800a68e:	d102      	bne.n	800a696 <_close_r+0x1a>
 800a690:	682b      	ldr	r3, [r5, #0]
 800a692:	b103      	cbz	r3, 800a696 <_close_r+0x1a>
 800a694:	6023      	str	r3, [r4, #0]
 800a696:	bd38      	pop	{r3, r4, r5, pc}
 800a698:	2000069c 	.word	0x2000069c

0800a69c <quorem>:
 800a69c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6a0:	6903      	ldr	r3, [r0, #16]
 800a6a2:	690c      	ldr	r4, [r1, #16]
 800a6a4:	42a3      	cmp	r3, r4
 800a6a6:	4607      	mov	r7, r0
 800a6a8:	f2c0 8081 	blt.w	800a7ae <quorem+0x112>
 800a6ac:	3c01      	subs	r4, #1
 800a6ae:	f101 0814 	add.w	r8, r1, #20
 800a6b2:	f100 0514 	add.w	r5, r0, #20
 800a6b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a6ba:	9301      	str	r3, [sp, #4]
 800a6bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800a6c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a6c4:	3301      	adds	r3, #1
 800a6c6:	429a      	cmp	r2, r3
 800a6c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a6cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800a6d0:	fbb2 f6f3 	udiv	r6, r2, r3
 800a6d4:	d331      	bcc.n	800a73a <quorem+0x9e>
 800a6d6:	f04f 0e00 	mov.w	lr, #0
 800a6da:	4640      	mov	r0, r8
 800a6dc:	46ac      	mov	ip, r5
 800a6de:	46f2      	mov	sl, lr
 800a6e0:	f850 2b04 	ldr.w	r2, [r0], #4
 800a6e4:	b293      	uxth	r3, r2
 800a6e6:	fb06 e303 	mla	r3, r6, r3, lr
 800a6ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800a6ee:	b29b      	uxth	r3, r3
 800a6f0:	ebaa 0303 	sub.w	r3, sl, r3
 800a6f4:	f8dc a000 	ldr.w	sl, [ip]
 800a6f8:	0c12      	lsrs	r2, r2, #16
 800a6fa:	fa13 f38a 	uxtah	r3, r3, sl
 800a6fe:	fb06 e202 	mla	r2, r6, r2, lr
 800a702:	9300      	str	r3, [sp, #0]
 800a704:	9b00      	ldr	r3, [sp, #0]
 800a706:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800a70a:	b292      	uxth	r2, r2
 800a70c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800a710:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a714:	f8bd 3000 	ldrh.w	r3, [sp]
 800a718:	4581      	cmp	r9, r0
 800a71a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a71e:	f84c 3b04 	str.w	r3, [ip], #4
 800a722:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800a726:	d2db      	bcs.n	800a6e0 <quorem+0x44>
 800a728:	f855 300b 	ldr.w	r3, [r5, fp]
 800a72c:	b92b      	cbnz	r3, 800a73a <quorem+0x9e>
 800a72e:	9b01      	ldr	r3, [sp, #4]
 800a730:	3b04      	subs	r3, #4
 800a732:	429d      	cmp	r5, r3
 800a734:	461a      	mov	r2, r3
 800a736:	d32e      	bcc.n	800a796 <quorem+0xfa>
 800a738:	613c      	str	r4, [r7, #16]
 800a73a:	4638      	mov	r0, r7
 800a73c:	f001 fca4 	bl	800c088 <__mcmp>
 800a740:	2800      	cmp	r0, #0
 800a742:	db24      	blt.n	800a78e <quorem+0xf2>
 800a744:	3601      	adds	r6, #1
 800a746:	4628      	mov	r0, r5
 800a748:	f04f 0c00 	mov.w	ip, #0
 800a74c:	f858 2b04 	ldr.w	r2, [r8], #4
 800a750:	f8d0 e000 	ldr.w	lr, [r0]
 800a754:	b293      	uxth	r3, r2
 800a756:	ebac 0303 	sub.w	r3, ip, r3
 800a75a:	0c12      	lsrs	r2, r2, #16
 800a75c:	fa13 f38e 	uxtah	r3, r3, lr
 800a760:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a764:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a768:	b29b      	uxth	r3, r3
 800a76a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a76e:	45c1      	cmp	r9, r8
 800a770:	f840 3b04 	str.w	r3, [r0], #4
 800a774:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a778:	d2e8      	bcs.n	800a74c <quorem+0xb0>
 800a77a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800a77e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800a782:	b922      	cbnz	r2, 800a78e <quorem+0xf2>
 800a784:	3b04      	subs	r3, #4
 800a786:	429d      	cmp	r5, r3
 800a788:	461a      	mov	r2, r3
 800a78a:	d30a      	bcc.n	800a7a2 <quorem+0x106>
 800a78c:	613c      	str	r4, [r7, #16]
 800a78e:	4630      	mov	r0, r6
 800a790:	b003      	add	sp, #12
 800a792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a796:	6812      	ldr	r2, [r2, #0]
 800a798:	3b04      	subs	r3, #4
 800a79a:	2a00      	cmp	r2, #0
 800a79c:	d1cc      	bne.n	800a738 <quorem+0x9c>
 800a79e:	3c01      	subs	r4, #1
 800a7a0:	e7c7      	b.n	800a732 <quorem+0x96>
 800a7a2:	6812      	ldr	r2, [r2, #0]
 800a7a4:	3b04      	subs	r3, #4
 800a7a6:	2a00      	cmp	r2, #0
 800a7a8:	d1f0      	bne.n	800a78c <quorem+0xf0>
 800a7aa:	3c01      	subs	r4, #1
 800a7ac:	e7eb      	b.n	800a786 <quorem+0xea>
 800a7ae:	2000      	movs	r0, #0
 800a7b0:	e7ee      	b.n	800a790 <quorem+0xf4>
 800a7b2:	0000      	movs	r0, r0
 800a7b4:	0000      	movs	r0, r0
	...

0800a7b8 <_dtoa_r>:
 800a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7bc:	ed2d 8b04 	vpush	{d8-d9}
 800a7c0:	ec57 6b10 	vmov	r6, r7, d0
 800a7c4:	b093      	sub	sp, #76	; 0x4c
 800a7c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a7c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a7cc:	9106      	str	r1, [sp, #24]
 800a7ce:	ee10 aa10 	vmov	sl, s0
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	9209      	str	r2, [sp, #36]	; 0x24
 800a7d6:	930c      	str	r3, [sp, #48]	; 0x30
 800a7d8:	46bb      	mov	fp, r7
 800a7da:	b975      	cbnz	r5, 800a7fa <_dtoa_r+0x42>
 800a7dc:	2010      	movs	r0, #16
 800a7de:	f001 f95f 	bl	800baa0 <malloc>
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	6260      	str	r0, [r4, #36]	; 0x24
 800a7e6:	b920      	cbnz	r0, 800a7f2 <_dtoa_r+0x3a>
 800a7e8:	4ba7      	ldr	r3, [pc, #668]	; (800aa88 <_dtoa_r+0x2d0>)
 800a7ea:	21ea      	movs	r1, #234	; 0xea
 800a7ec:	48a7      	ldr	r0, [pc, #668]	; (800aa8c <_dtoa_r+0x2d4>)
 800a7ee:	f002 fcd7 	bl	800d1a0 <__assert_func>
 800a7f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a7f6:	6005      	str	r5, [r0, #0]
 800a7f8:	60c5      	str	r5, [r0, #12]
 800a7fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a7fc:	6819      	ldr	r1, [r3, #0]
 800a7fe:	b151      	cbz	r1, 800a816 <_dtoa_r+0x5e>
 800a800:	685a      	ldr	r2, [r3, #4]
 800a802:	604a      	str	r2, [r1, #4]
 800a804:	2301      	movs	r3, #1
 800a806:	4093      	lsls	r3, r2
 800a808:	608b      	str	r3, [r1, #8]
 800a80a:	4620      	mov	r0, r4
 800a80c:	f001 f9b0 	bl	800bb70 <_Bfree>
 800a810:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a812:	2200      	movs	r2, #0
 800a814:	601a      	str	r2, [r3, #0]
 800a816:	1e3b      	subs	r3, r7, #0
 800a818:	bfaa      	itet	ge
 800a81a:	2300      	movge	r3, #0
 800a81c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800a820:	f8c8 3000 	strge.w	r3, [r8]
 800a824:	4b9a      	ldr	r3, [pc, #616]	; (800aa90 <_dtoa_r+0x2d8>)
 800a826:	bfbc      	itt	lt
 800a828:	2201      	movlt	r2, #1
 800a82a:	f8c8 2000 	strlt.w	r2, [r8]
 800a82e:	ea33 030b 	bics.w	r3, r3, fp
 800a832:	d11b      	bne.n	800a86c <_dtoa_r+0xb4>
 800a834:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a836:	f242 730f 	movw	r3, #9999	; 0x270f
 800a83a:	6013      	str	r3, [r2, #0]
 800a83c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a840:	4333      	orrs	r3, r6
 800a842:	f000 8592 	beq.w	800b36a <_dtoa_r+0xbb2>
 800a846:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a848:	b963      	cbnz	r3, 800a864 <_dtoa_r+0xac>
 800a84a:	4b92      	ldr	r3, [pc, #584]	; (800aa94 <_dtoa_r+0x2dc>)
 800a84c:	e022      	b.n	800a894 <_dtoa_r+0xdc>
 800a84e:	4b92      	ldr	r3, [pc, #584]	; (800aa98 <_dtoa_r+0x2e0>)
 800a850:	9301      	str	r3, [sp, #4]
 800a852:	3308      	adds	r3, #8
 800a854:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a856:	6013      	str	r3, [r2, #0]
 800a858:	9801      	ldr	r0, [sp, #4]
 800a85a:	b013      	add	sp, #76	; 0x4c
 800a85c:	ecbd 8b04 	vpop	{d8-d9}
 800a860:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a864:	4b8b      	ldr	r3, [pc, #556]	; (800aa94 <_dtoa_r+0x2dc>)
 800a866:	9301      	str	r3, [sp, #4]
 800a868:	3303      	adds	r3, #3
 800a86a:	e7f3      	b.n	800a854 <_dtoa_r+0x9c>
 800a86c:	2200      	movs	r2, #0
 800a86e:	2300      	movs	r3, #0
 800a870:	4650      	mov	r0, sl
 800a872:	4659      	mov	r1, fp
 800a874:	f7f6 f938 	bl	8000ae8 <__aeabi_dcmpeq>
 800a878:	ec4b ab19 	vmov	d9, sl, fp
 800a87c:	4680      	mov	r8, r0
 800a87e:	b158      	cbz	r0, 800a898 <_dtoa_r+0xe0>
 800a880:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a882:	2301      	movs	r3, #1
 800a884:	6013      	str	r3, [r2, #0]
 800a886:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a888:	2b00      	cmp	r3, #0
 800a88a:	f000 856b 	beq.w	800b364 <_dtoa_r+0xbac>
 800a88e:	4883      	ldr	r0, [pc, #524]	; (800aa9c <_dtoa_r+0x2e4>)
 800a890:	6018      	str	r0, [r3, #0]
 800a892:	1e43      	subs	r3, r0, #1
 800a894:	9301      	str	r3, [sp, #4]
 800a896:	e7df      	b.n	800a858 <_dtoa_r+0xa0>
 800a898:	ec4b ab10 	vmov	d0, sl, fp
 800a89c:	aa10      	add	r2, sp, #64	; 0x40
 800a89e:	a911      	add	r1, sp, #68	; 0x44
 800a8a0:	4620      	mov	r0, r4
 800a8a2:	f001 fd13 	bl	800c2cc <__d2b>
 800a8a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800a8aa:	ee08 0a10 	vmov	s16, r0
 800a8ae:	2d00      	cmp	r5, #0
 800a8b0:	f000 8084 	beq.w	800a9bc <_dtoa_r+0x204>
 800a8b4:	ee19 3a90 	vmov	r3, s19
 800a8b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a8bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800a8c0:	4656      	mov	r6, sl
 800a8c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800a8c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a8ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800a8ce:	4b74      	ldr	r3, [pc, #464]	; (800aaa0 <_dtoa_r+0x2e8>)
 800a8d0:	2200      	movs	r2, #0
 800a8d2:	4630      	mov	r0, r6
 800a8d4:	4639      	mov	r1, r7
 800a8d6:	f7f5 fce7 	bl	80002a8 <__aeabi_dsub>
 800a8da:	a365      	add	r3, pc, #404	; (adr r3, 800aa70 <_dtoa_r+0x2b8>)
 800a8dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e0:	f7f5 fe9a 	bl	8000618 <__aeabi_dmul>
 800a8e4:	a364      	add	r3, pc, #400	; (adr r3, 800aa78 <_dtoa_r+0x2c0>)
 800a8e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ea:	f7f5 fcdf 	bl	80002ac <__adddf3>
 800a8ee:	4606      	mov	r6, r0
 800a8f0:	4628      	mov	r0, r5
 800a8f2:	460f      	mov	r7, r1
 800a8f4:	f7f5 fe26 	bl	8000544 <__aeabi_i2d>
 800a8f8:	a361      	add	r3, pc, #388	; (adr r3, 800aa80 <_dtoa_r+0x2c8>)
 800a8fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8fe:	f7f5 fe8b 	bl	8000618 <__aeabi_dmul>
 800a902:	4602      	mov	r2, r0
 800a904:	460b      	mov	r3, r1
 800a906:	4630      	mov	r0, r6
 800a908:	4639      	mov	r1, r7
 800a90a:	f7f5 fccf 	bl	80002ac <__adddf3>
 800a90e:	4606      	mov	r6, r0
 800a910:	460f      	mov	r7, r1
 800a912:	f7f6 f931 	bl	8000b78 <__aeabi_d2iz>
 800a916:	2200      	movs	r2, #0
 800a918:	9000      	str	r0, [sp, #0]
 800a91a:	2300      	movs	r3, #0
 800a91c:	4630      	mov	r0, r6
 800a91e:	4639      	mov	r1, r7
 800a920:	f7f6 f8ec 	bl	8000afc <__aeabi_dcmplt>
 800a924:	b150      	cbz	r0, 800a93c <_dtoa_r+0x184>
 800a926:	9800      	ldr	r0, [sp, #0]
 800a928:	f7f5 fe0c 	bl	8000544 <__aeabi_i2d>
 800a92c:	4632      	mov	r2, r6
 800a92e:	463b      	mov	r3, r7
 800a930:	f7f6 f8da 	bl	8000ae8 <__aeabi_dcmpeq>
 800a934:	b910      	cbnz	r0, 800a93c <_dtoa_r+0x184>
 800a936:	9b00      	ldr	r3, [sp, #0]
 800a938:	3b01      	subs	r3, #1
 800a93a:	9300      	str	r3, [sp, #0]
 800a93c:	9b00      	ldr	r3, [sp, #0]
 800a93e:	2b16      	cmp	r3, #22
 800a940:	d85a      	bhi.n	800a9f8 <_dtoa_r+0x240>
 800a942:	9a00      	ldr	r2, [sp, #0]
 800a944:	4b57      	ldr	r3, [pc, #348]	; (800aaa4 <_dtoa_r+0x2ec>)
 800a946:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a94a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a94e:	ec51 0b19 	vmov	r0, r1, d9
 800a952:	f7f6 f8d3 	bl	8000afc <__aeabi_dcmplt>
 800a956:	2800      	cmp	r0, #0
 800a958:	d050      	beq.n	800a9fc <_dtoa_r+0x244>
 800a95a:	9b00      	ldr	r3, [sp, #0]
 800a95c:	3b01      	subs	r3, #1
 800a95e:	9300      	str	r3, [sp, #0]
 800a960:	2300      	movs	r3, #0
 800a962:	930b      	str	r3, [sp, #44]	; 0x2c
 800a964:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a966:	1b5d      	subs	r5, r3, r5
 800a968:	1e6b      	subs	r3, r5, #1
 800a96a:	9305      	str	r3, [sp, #20]
 800a96c:	bf45      	ittet	mi
 800a96e:	f1c5 0301 	rsbmi	r3, r5, #1
 800a972:	9304      	strmi	r3, [sp, #16]
 800a974:	2300      	movpl	r3, #0
 800a976:	2300      	movmi	r3, #0
 800a978:	bf4c      	ite	mi
 800a97a:	9305      	strmi	r3, [sp, #20]
 800a97c:	9304      	strpl	r3, [sp, #16]
 800a97e:	9b00      	ldr	r3, [sp, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	db3d      	blt.n	800aa00 <_dtoa_r+0x248>
 800a984:	9b05      	ldr	r3, [sp, #20]
 800a986:	9a00      	ldr	r2, [sp, #0]
 800a988:	920a      	str	r2, [sp, #40]	; 0x28
 800a98a:	4413      	add	r3, r2
 800a98c:	9305      	str	r3, [sp, #20]
 800a98e:	2300      	movs	r3, #0
 800a990:	9307      	str	r3, [sp, #28]
 800a992:	9b06      	ldr	r3, [sp, #24]
 800a994:	2b09      	cmp	r3, #9
 800a996:	f200 8089 	bhi.w	800aaac <_dtoa_r+0x2f4>
 800a99a:	2b05      	cmp	r3, #5
 800a99c:	bfc4      	itt	gt
 800a99e:	3b04      	subgt	r3, #4
 800a9a0:	9306      	strgt	r3, [sp, #24]
 800a9a2:	9b06      	ldr	r3, [sp, #24]
 800a9a4:	f1a3 0302 	sub.w	r3, r3, #2
 800a9a8:	bfcc      	ite	gt
 800a9aa:	2500      	movgt	r5, #0
 800a9ac:	2501      	movle	r5, #1
 800a9ae:	2b03      	cmp	r3, #3
 800a9b0:	f200 8087 	bhi.w	800aac2 <_dtoa_r+0x30a>
 800a9b4:	e8df f003 	tbb	[pc, r3]
 800a9b8:	59383a2d 	.word	0x59383a2d
 800a9bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800a9c0:	441d      	add	r5, r3
 800a9c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a9c6:	2b20      	cmp	r3, #32
 800a9c8:	bfc1      	itttt	gt
 800a9ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a9ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800a9d2:	fa0b f303 	lslgt.w	r3, fp, r3
 800a9d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800a9da:	bfda      	itte	le
 800a9dc:	f1c3 0320 	rsble	r3, r3, #32
 800a9e0:	fa06 f003 	lslle.w	r0, r6, r3
 800a9e4:	4318      	orrgt	r0, r3
 800a9e6:	f7f5 fd9d 	bl	8000524 <__aeabi_ui2d>
 800a9ea:	2301      	movs	r3, #1
 800a9ec:	4606      	mov	r6, r0
 800a9ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800a9f2:	3d01      	subs	r5, #1
 800a9f4:	930e      	str	r3, [sp, #56]	; 0x38
 800a9f6:	e76a      	b.n	800a8ce <_dtoa_r+0x116>
 800a9f8:	2301      	movs	r3, #1
 800a9fa:	e7b2      	b.n	800a962 <_dtoa_r+0x1aa>
 800a9fc:	900b      	str	r0, [sp, #44]	; 0x2c
 800a9fe:	e7b1      	b.n	800a964 <_dtoa_r+0x1ac>
 800aa00:	9b04      	ldr	r3, [sp, #16]
 800aa02:	9a00      	ldr	r2, [sp, #0]
 800aa04:	1a9b      	subs	r3, r3, r2
 800aa06:	9304      	str	r3, [sp, #16]
 800aa08:	4253      	negs	r3, r2
 800aa0a:	9307      	str	r3, [sp, #28]
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	930a      	str	r3, [sp, #40]	; 0x28
 800aa10:	e7bf      	b.n	800a992 <_dtoa_r+0x1da>
 800aa12:	2300      	movs	r3, #0
 800aa14:	9308      	str	r3, [sp, #32]
 800aa16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aa18:	2b00      	cmp	r3, #0
 800aa1a:	dc55      	bgt.n	800aac8 <_dtoa_r+0x310>
 800aa1c:	2301      	movs	r3, #1
 800aa1e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aa22:	461a      	mov	r2, r3
 800aa24:	9209      	str	r2, [sp, #36]	; 0x24
 800aa26:	e00c      	b.n	800aa42 <_dtoa_r+0x28a>
 800aa28:	2301      	movs	r3, #1
 800aa2a:	e7f3      	b.n	800aa14 <_dtoa_r+0x25c>
 800aa2c:	2300      	movs	r3, #0
 800aa2e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aa30:	9308      	str	r3, [sp, #32]
 800aa32:	9b00      	ldr	r3, [sp, #0]
 800aa34:	4413      	add	r3, r2
 800aa36:	9302      	str	r3, [sp, #8]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	9303      	str	r3, [sp, #12]
 800aa3e:	bfb8      	it	lt
 800aa40:	2301      	movlt	r3, #1
 800aa42:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800aa44:	2200      	movs	r2, #0
 800aa46:	6042      	str	r2, [r0, #4]
 800aa48:	2204      	movs	r2, #4
 800aa4a:	f102 0614 	add.w	r6, r2, #20
 800aa4e:	429e      	cmp	r6, r3
 800aa50:	6841      	ldr	r1, [r0, #4]
 800aa52:	d93d      	bls.n	800aad0 <_dtoa_r+0x318>
 800aa54:	4620      	mov	r0, r4
 800aa56:	f001 f84b 	bl	800baf0 <_Balloc>
 800aa5a:	9001      	str	r0, [sp, #4]
 800aa5c:	2800      	cmp	r0, #0
 800aa5e:	d13b      	bne.n	800aad8 <_dtoa_r+0x320>
 800aa60:	4b11      	ldr	r3, [pc, #68]	; (800aaa8 <_dtoa_r+0x2f0>)
 800aa62:	4602      	mov	r2, r0
 800aa64:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800aa68:	e6c0      	b.n	800a7ec <_dtoa_r+0x34>
 800aa6a:	2301      	movs	r3, #1
 800aa6c:	e7df      	b.n	800aa2e <_dtoa_r+0x276>
 800aa6e:	bf00      	nop
 800aa70:	636f4361 	.word	0x636f4361
 800aa74:	3fd287a7 	.word	0x3fd287a7
 800aa78:	8b60c8b3 	.word	0x8b60c8b3
 800aa7c:	3fc68a28 	.word	0x3fc68a28
 800aa80:	509f79fb 	.word	0x509f79fb
 800aa84:	3fd34413 	.word	0x3fd34413
 800aa88:	0800ea9e 	.word	0x0800ea9e
 800aa8c:	0800eab5 	.word	0x0800eab5
 800aa90:	7ff00000 	.word	0x7ff00000
 800aa94:	0800ea9a 	.word	0x0800ea9a
 800aa98:	0800ea91 	.word	0x0800ea91
 800aa9c:	0800ed0a 	.word	0x0800ed0a
 800aaa0:	3ff80000 	.word	0x3ff80000
 800aaa4:	0800ec20 	.word	0x0800ec20
 800aaa8:	0800eb10 	.word	0x0800eb10
 800aaac:	2501      	movs	r5, #1
 800aaae:	2300      	movs	r3, #0
 800aab0:	9306      	str	r3, [sp, #24]
 800aab2:	9508      	str	r5, [sp, #32]
 800aab4:	f04f 33ff 	mov.w	r3, #4294967295
 800aab8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aabc:	2200      	movs	r2, #0
 800aabe:	2312      	movs	r3, #18
 800aac0:	e7b0      	b.n	800aa24 <_dtoa_r+0x26c>
 800aac2:	2301      	movs	r3, #1
 800aac4:	9308      	str	r3, [sp, #32]
 800aac6:	e7f5      	b.n	800aab4 <_dtoa_r+0x2fc>
 800aac8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800aace:	e7b8      	b.n	800aa42 <_dtoa_r+0x28a>
 800aad0:	3101      	adds	r1, #1
 800aad2:	6041      	str	r1, [r0, #4]
 800aad4:	0052      	lsls	r2, r2, #1
 800aad6:	e7b8      	b.n	800aa4a <_dtoa_r+0x292>
 800aad8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aada:	9a01      	ldr	r2, [sp, #4]
 800aadc:	601a      	str	r2, [r3, #0]
 800aade:	9b03      	ldr	r3, [sp, #12]
 800aae0:	2b0e      	cmp	r3, #14
 800aae2:	f200 809d 	bhi.w	800ac20 <_dtoa_r+0x468>
 800aae6:	2d00      	cmp	r5, #0
 800aae8:	f000 809a 	beq.w	800ac20 <_dtoa_r+0x468>
 800aaec:	9b00      	ldr	r3, [sp, #0]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	dd32      	ble.n	800ab58 <_dtoa_r+0x3a0>
 800aaf2:	4ab7      	ldr	r2, [pc, #732]	; (800add0 <_dtoa_r+0x618>)
 800aaf4:	f003 030f 	and.w	r3, r3, #15
 800aaf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800aafc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ab00:	9b00      	ldr	r3, [sp, #0]
 800ab02:	05d8      	lsls	r0, r3, #23
 800ab04:	ea4f 1723 	mov.w	r7, r3, asr #4
 800ab08:	d516      	bpl.n	800ab38 <_dtoa_r+0x380>
 800ab0a:	4bb2      	ldr	r3, [pc, #712]	; (800add4 <_dtoa_r+0x61c>)
 800ab0c:	ec51 0b19 	vmov	r0, r1, d9
 800ab10:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab14:	f7f5 feaa 	bl	800086c <__aeabi_ddiv>
 800ab18:	f007 070f 	and.w	r7, r7, #15
 800ab1c:	4682      	mov	sl, r0
 800ab1e:	468b      	mov	fp, r1
 800ab20:	2503      	movs	r5, #3
 800ab22:	4eac      	ldr	r6, [pc, #688]	; (800add4 <_dtoa_r+0x61c>)
 800ab24:	b957      	cbnz	r7, 800ab3c <_dtoa_r+0x384>
 800ab26:	4642      	mov	r2, r8
 800ab28:	464b      	mov	r3, r9
 800ab2a:	4650      	mov	r0, sl
 800ab2c:	4659      	mov	r1, fp
 800ab2e:	f7f5 fe9d 	bl	800086c <__aeabi_ddiv>
 800ab32:	4682      	mov	sl, r0
 800ab34:	468b      	mov	fp, r1
 800ab36:	e028      	b.n	800ab8a <_dtoa_r+0x3d2>
 800ab38:	2502      	movs	r5, #2
 800ab3a:	e7f2      	b.n	800ab22 <_dtoa_r+0x36a>
 800ab3c:	07f9      	lsls	r1, r7, #31
 800ab3e:	d508      	bpl.n	800ab52 <_dtoa_r+0x39a>
 800ab40:	4640      	mov	r0, r8
 800ab42:	4649      	mov	r1, r9
 800ab44:	e9d6 2300 	ldrd	r2, r3, [r6]
 800ab48:	f7f5 fd66 	bl	8000618 <__aeabi_dmul>
 800ab4c:	3501      	adds	r5, #1
 800ab4e:	4680      	mov	r8, r0
 800ab50:	4689      	mov	r9, r1
 800ab52:	107f      	asrs	r7, r7, #1
 800ab54:	3608      	adds	r6, #8
 800ab56:	e7e5      	b.n	800ab24 <_dtoa_r+0x36c>
 800ab58:	f000 809b 	beq.w	800ac92 <_dtoa_r+0x4da>
 800ab5c:	9b00      	ldr	r3, [sp, #0]
 800ab5e:	4f9d      	ldr	r7, [pc, #628]	; (800add4 <_dtoa_r+0x61c>)
 800ab60:	425e      	negs	r6, r3
 800ab62:	4b9b      	ldr	r3, [pc, #620]	; (800add0 <_dtoa_r+0x618>)
 800ab64:	f006 020f 	and.w	r2, r6, #15
 800ab68:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ab6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab70:	ec51 0b19 	vmov	r0, r1, d9
 800ab74:	f7f5 fd50 	bl	8000618 <__aeabi_dmul>
 800ab78:	1136      	asrs	r6, r6, #4
 800ab7a:	4682      	mov	sl, r0
 800ab7c:	468b      	mov	fp, r1
 800ab7e:	2300      	movs	r3, #0
 800ab80:	2502      	movs	r5, #2
 800ab82:	2e00      	cmp	r6, #0
 800ab84:	d17a      	bne.n	800ac7c <_dtoa_r+0x4c4>
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d1d3      	bne.n	800ab32 <_dtoa_r+0x37a>
 800ab8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	f000 8082 	beq.w	800ac96 <_dtoa_r+0x4de>
 800ab92:	4b91      	ldr	r3, [pc, #580]	; (800add8 <_dtoa_r+0x620>)
 800ab94:	2200      	movs	r2, #0
 800ab96:	4650      	mov	r0, sl
 800ab98:	4659      	mov	r1, fp
 800ab9a:	f7f5 ffaf 	bl	8000afc <__aeabi_dcmplt>
 800ab9e:	2800      	cmp	r0, #0
 800aba0:	d079      	beq.n	800ac96 <_dtoa_r+0x4de>
 800aba2:	9b03      	ldr	r3, [sp, #12]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d076      	beq.n	800ac96 <_dtoa_r+0x4de>
 800aba8:	9b02      	ldr	r3, [sp, #8]
 800abaa:	2b00      	cmp	r3, #0
 800abac:	dd36      	ble.n	800ac1c <_dtoa_r+0x464>
 800abae:	9b00      	ldr	r3, [sp, #0]
 800abb0:	4650      	mov	r0, sl
 800abb2:	4659      	mov	r1, fp
 800abb4:	1e5f      	subs	r7, r3, #1
 800abb6:	2200      	movs	r2, #0
 800abb8:	4b88      	ldr	r3, [pc, #544]	; (800addc <_dtoa_r+0x624>)
 800abba:	f7f5 fd2d 	bl	8000618 <__aeabi_dmul>
 800abbe:	9e02      	ldr	r6, [sp, #8]
 800abc0:	4682      	mov	sl, r0
 800abc2:	468b      	mov	fp, r1
 800abc4:	3501      	adds	r5, #1
 800abc6:	4628      	mov	r0, r5
 800abc8:	f7f5 fcbc 	bl	8000544 <__aeabi_i2d>
 800abcc:	4652      	mov	r2, sl
 800abce:	465b      	mov	r3, fp
 800abd0:	f7f5 fd22 	bl	8000618 <__aeabi_dmul>
 800abd4:	4b82      	ldr	r3, [pc, #520]	; (800ade0 <_dtoa_r+0x628>)
 800abd6:	2200      	movs	r2, #0
 800abd8:	f7f5 fb68 	bl	80002ac <__adddf3>
 800abdc:	46d0      	mov	r8, sl
 800abde:	46d9      	mov	r9, fp
 800abe0:	4682      	mov	sl, r0
 800abe2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800abe6:	2e00      	cmp	r6, #0
 800abe8:	d158      	bne.n	800ac9c <_dtoa_r+0x4e4>
 800abea:	4b7e      	ldr	r3, [pc, #504]	; (800ade4 <_dtoa_r+0x62c>)
 800abec:	2200      	movs	r2, #0
 800abee:	4640      	mov	r0, r8
 800abf0:	4649      	mov	r1, r9
 800abf2:	f7f5 fb59 	bl	80002a8 <__aeabi_dsub>
 800abf6:	4652      	mov	r2, sl
 800abf8:	465b      	mov	r3, fp
 800abfa:	4680      	mov	r8, r0
 800abfc:	4689      	mov	r9, r1
 800abfe:	f7f5 ff9b 	bl	8000b38 <__aeabi_dcmpgt>
 800ac02:	2800      	cmp	r0, #0
 800ac04:	f040 8295 	bne.w	800b132 <_dtoa_r+0x97a>
 800ac08:	4652      	mov	r2, sl
 800ac0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ac0e:	4640      	mov	r0, r8
 800ac10:	4649      	mov	r1, r9
 800ac12:	f7f5 ff73 	bl	8000afc <__aeabi_dcmplt>
 800ac16:	2800      	cmp	r0, #0
 800ac18:	f040 8289 	bne.w	800b12e <_dtoa_r+0x976>
 800ac1c:	ec5b ab19 	vmov	sl, fp, d9
 800ac20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ac22:	2b00      	cmp	r3, #0
 800ac24:	f2c0 8148 	blt.w	800aeb8 <_dtoa_r+0x700>
 800ac28:	9a00      	ldr	r2, [sp, #0]
 800ac2a:	2a0e      	cmp	r2, #14
 800ac2c:	f300 8144 	bgt.w	800aeb8 <_dtoa_r+0x700>
 800ac30:	4b67      	ldr	r3, [pc, #412]	; (800add0 <_dtoa_r+0x618>)
 800ac32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac36:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ac3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	f280 80d5 	bge.w	800adec <_dtoa_r+0x634>
 800ac42:	9b03      	ldr	r3, [sp, #12]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	f300 80d1 	bgt.w	800adec <_dtoa_r+0x634>
 800ac4a:	f040 826f 	bne.w	800b12c <_dtoa_r+0x974>
 800ac4e:	4b65      	ldr	r3, [pc, #404]	; (800ade4 <_dtoa_r+0x62c>)
 800ac50:	2200      	movs	r2, #0
 800ac52:	4640      	mov	r0, r8
 800ac54:	4649      	mov	r1, r9
 800ac56:	f7f5 fcdf 	bl	8000618 <__aeabi_dmul>
 800ac5a:	4652      	mov	r2, sl
 800ac5c:	465b      	mov	r3, fp
 800ac5e:	f7f5 ff61 	bl	8000b24 <__aeabi_dcmpge>
 800ac62:	9e03      	ldr	r6, [sp, #12]
 800ac64:	4637      	mov	r7, r6
 800ac66:	2800      	cmp	r0, #0
 800ac68:	f040 8245 	bne.w	800b0f6 <_dtoa_r+0x93e>
 800ac6c:	9d01      	ldr	r5, [sp, #4]
 800ac6e:	2331      	movs	r3, #49	; 0x31
 800ac70:	f805 3b01 	strb.w	r3, [r5], #1
 800ac74:	9b00      	ldr	r3, [sp, #0]
 800ac76:	3301      	adds	r3, #1
 800ac78:	9300      	str	r3, [sp, #0]
 800ac7a:	e240      	b.n	800b0fe <_dtoa_r+0x946>
 800ac7c:	07f2      	lsls	r2, r6, #31
 800ac7e:	d505      	bpl.n	800ac8c <_dtoa_r+0x4d4>
 800ac80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac84:	f7f5 fcc8 	bl	8000618 <__aeabi_dmul>
 800ac88:	3501      	adds	r5, #1
 800ac8a:	2301      	movs	r3, #1
 800ac8c:	1076      	asrs	r6, r6, #1
 800ac8e:	3708      	adds	r7, #8
 800ac90:	e777      	b.n	800ab82 <_dtoa_r+0x3ca>
 800ac92:	2502      	movs	r5, #2
 800ac94:	e779      	b.n	800ab8a <_dtoa_r+0x3d2>
 800ac96:	9f00      	ldr	r7, [sp, #0]
 800ac98:	9e03      	ldr	r6, [sp, #12]
 800ac9a:	e794      	b.n	800abc6 <_dtoa_r+0x40e>
 800ac9c:	9901      	ldr	r1, [sp, #4]
 800ac9e:	4b4c      	ldr	r3, [pc, #304]	; (800add0 <_dtoa_r+0x618>)
 800aca0:	4431      	add	r1, r6
 800aca2:	910d      	str	r1, [sp, #52]	; 0x34
 800aca4:	9908      	ldr	r1, [sp, #32]
 800aca6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800acaa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800acae:	2900      	cmp	r1, #0
 800acb0:	d043      	beq.n	800ad3a <_dtoa_r+0x582>
 800acb2:	494d      	ldr	r1, [pc, #308]	; (800ade8 <_dtoa_r+0x630>)
 800acb4:	2000      	movs	r0, #0
 800acb6:	f7f5 fdd9 	bl	800086c <__aeabi_ddiv>
 800acba:	4652      	mov	r2, sl
 800acbc:	465b      	mov	r3, fp
 800acbe:	f7f5 faf3 	bl	80002a8 <__aeabi_dsub>
 800acc2:	9d01      	ldr	r5, [sp, #4]
 800acc4:	4682      	mov	sl, r0
 800acc6:	468b      	mov	fp, r1
 800acc8:	4649      	mov	r1, r9
 800acca:	4640      	mov	r0, r8
 800accc:	f7f5 ff54 	bl	8000b78 <__aeabi_d2iz>
 800acd0:	4606      	mov	r6, r0
 800acd2:	f7f5 fc37 	bl	8000544 <__aeabi_i2d>
 800acd6:	4602      	mov	r2, r0
 800acd8:	460b      	mov	r3, r1
 800acda:	4640      	mov	r0, r8
 800acdc:	4649      	mov	r1, r9
 800acde:	f7f5 fae3 	bl	80002a8 <__aeabi_dsub>
 800ace2:	3630      	adds	r6, #48	; 0x30
 800ace4:	f805 6b01 	strb.w	r6, [r5], #1
 800ace8:	4652      	mov	r2, sl
 800acea:	465b      	mov	r3, fp
 800acec:	4680      	mov	r8, r0
 800acee:	4689      	mov	r9, r1
 800acf0:	f7f5 ff04 	bl	8000afc <__aeabi_dcmplt>
 800acf4:	2800      	cmp	r0, #0
 800acf6:	d163      	bne.n	800adc0 <_dtoa_r+0x608>
 800acf8:	4642      	mov	r2, r8
 800acfa:	464b      	mov	r3, r9
 800acfc:	4936      	ldr	r1, [pc, #216]	; (800add8 <_dtoa_r+0x620>)
 800acfe:	2000      	movs	r0, #0
 800ad00:	f7f5 fad2 	bl	80002a8 <__aeabi_dsub>
 800ad04:	4652      	mov	r2, sl
 800ad06:	465b      	mov	r3, fp
 800ad08:	f7f5 fef8 	bl	8000afc <__aeabi_dcmplt>
 800ad0c:	2800      	cmp	r0, #0
 800ad0e:	f040 80b5 	bne.w	800ae7c <_dtoa_r+0x6c4>
 800ad12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad14:	429d      	cmp	r5, r3
 800ad16:	d081      	beq.n	800ac1c <_dtoa_r+0x464>
 800ad18:	4b30      	ldr	r3, [pc, #192]	; (800addc <_dtoa_r+0x624>)
 800ad1a:	2200      	movs	r2, #0
 800ad1c:	4650      	mov	r0, sl
 800ad1e:	4659      	mov	r1, fp
 800ad20:	f7f5 fc7a 	bl	8000618 <__aeabi_dmul>
 800ad24:	4b2d      	ldr	r3, [pc, #180]	; (800addc <_dtoa_r+0x624>)
 800ad26:	4682      	mov	sl, r0
 800ad28:	468b      	mov	fp, r1
 800ad2a:	4640      	mov	r0, r8
 800ad2c:	4649      	mov	r1, r9
 800ad2e:	2200      	movs	r2, #0
 800ad30:	f7f5 fc72 	bl	8000618 <__aeabi_dmul>
 800ad34:	4680      	mov	r8, r0
 800ad36:	4689      	mov	r9, r1
 800ad38:	e7c6      	b.n	800acc8 <_dtoa_r+0x510>
 800ad3a:	4650      	mov	r0, sl
 800ad3c:	4659      	mov	r1, fp
 800ad3e:	f7f5 fc6b 	bl	8000618 <__aeabi_dmul>
 800ad42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad44:	9d01      	ldr	r5, [sp, #4]
 800ad46:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad48:	4682      	mov	sl, r0
 800ad4a:	468b      	mov	fp, r1
 800ad4c:	4649      	mov	r1, r9
 800ad4e:	4640      	mov	r0, r8
 800ad50:	f7f5 ff12 	bl	8000b78 <__aeabi_d2iz>
 800ad54:	4606      	mov	r6, r0
 800ad56:	f7f5 fbf5 	bl	8000544 <__aeabi_i2d>
 800ad5a:	3630      	adds	r6, #48	; 0x30
 800ad5c:	4602      	mov	r2, r0
 800ad5e:	460b      	mov	r3, r1
 800ad60:	4640      	mov	r0, r8
 800ad62:	4649      	mov	r1, r9
 800ad64:	f7f5 faa0 	bl	80002a8 <__aeabi_dsub>
 800ad68:	f805 6b01 	strb.w	r6, [r5], #1
 800ad6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ad6e:	429d      	cmp	r5, r3
 800ad70:	4680      	mov	r8, r0
 800ad72:	4689      	mov	r9, r1
 800ad74:	f04f 0200 	mov.w	r2, #0
 800ad78:	d124      	bne.n	800adc4 <_dtoa_r+0x60c>
 800ad7a:	4b1b      	ldr	r3, [pc, #108]	; (800ade8 <_dtoa_r+0x630>)
 800ad7c:	4650      	mov	r0, sl
 800ad7e:	4659      	mov	r1, fp
 800ad80:	f7f5 fa94 	bl	80002ac <__adddf3>
 800ad84:	4602      	mov	r2, r0
 800ad86:	460b      	mov	r3, r1
 800ad88:	4640      	mov	r0, r8
 800ad8a:	4649      	mov	r1, r9
 800ad8c:	f7f5 fed4 	bl	8000b38 <__aeabi_dcmpgt>
 800ad90:	2800      	cmp	r0, #0
 800ad92:	d173      	bne.n	800ae7c <_dtoa_r+0x6c4>
 800ad94:	4652      	mov	r2, sl
 800ad96:	465b      	mov	r3, fp
 800ad98:	4913      	ldr	r1, [pc, #76]	; (800ade8 <_dtoa_r+0x630>)
 800ad9a:	2000      	movs	r0, #0
 800ad9c:	f7f5 fa84 	bl	80002a8 <__aeabi_dsub>
 800ada0:	4602      	mov	r2, r0
 800ada2:	460b      	mov	r3, r1
 800ada4:	4640      	mov	r0, r8
 800ada6:	4649      	mov	r1, r9
 800ada8:	f7f5 fea8 	bl	8000afc <__aeabi_dcmplt>
 800adac:	2800      	cmp	r0, #0
 800adae:	f43f af35 	beq.w	800ac1c <_dtoa_r+0x464>
 800adb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800adb4:	1e6b      	subs	r3, r5, #1
 800adb6:	930f      	str	r3, [sp, #60]	; 0x3c
 800adb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800adbc:	2b30      	cmp	r3, #48	; 0x30
 800adbe:	d0f8      	beq.n	800adb2 <_dtoa_r+0x5fa>
 800adc0:	9700      	str	r7, [sp, #0]
 800adc2:	e049      	b.n	800ae58 <_dtoa_r+0x6a0>
 800adc4:	4b05      	ldr	r3, [pc, #20]	; (800addc <_dtoa_r+0x624>)
 800adc6:	f7f5 fc27 	bl	8000618 <__aeabi_dmul>
 800adca:	4680      	mov	r8, r0
 800adcc:	4689      	mov	r9, r1
 800adce:	e7bd      	b.n	800ad4c <_dtoa_r+0x594>
 800add0:	0800ec20 	.word	0x0800ec20
 800add4:	0800ebf8 	.word	0x0800ebf8
 800add8:	3ff00000 	.word	0x3ff00000
 800addc:	40240000 	.word	0x40240000
 800ade0:	401c0000 	.word	0x401c0000
 800ade4:	40140000 	.word	0x40140000
 800ade8:	3fe00000 	.word	0x3fe00000
 800adec:	9d01      	ldr	r5, [sp, #4]
 800adee:	4656      	mov	r6, sl
 800adf0:	465f      	mov	r7, fp
 800adf2:	4642      	mov	r2, r8
 800adf4:	464b      	mov	r3, r9
 800adf6:	4630      	mov	r0, r6
 800adf8:	4639      	mov	r1, r7
 800adfa:	f7f5 fd37 	bl	800086c <__aeabi_ddiv>
 800adfe:	f7f5 febb 	bl	8000b78 <__aeabi_d2iz>
 800ae02:	4682      	mov	sl, r0
 800ae04:	f7f5 fb9e 	bl	8000544 <__aeabi_i2d>
 800ae08:	4642      	mov	r2, r8
 800ae0a:	464b      	mov	r3, r9
 800ae0c:	f7f5 fc04 	bl	8000618 <__aeabi_dmul>
 800ae10:	4602      	mov	r2, r0
 800ae12:	460b      	mov	r3, r1
 800ae14:	4630      	mov	r0, r6
 800ae16:	4639      	mov	r1, r7
 800ae18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800ae1c:	f7f5 fa44 	bl	80002a8 <__aeabi_dsub>
 800ae20:	f805 6b01 	strb.w	r6, [r5], #1
 800ae24:	9e01      	ldr	r6, [sp, #4]
 800ae26:	9f03      	ldr	r7, [sp, #12]
 800ae28:	1bae      	subs	r6, r5, r6
 800ae2a:	42b7      	cmp	r7, r6
 800ae2c:	4602      	mov	r2, r0
 800ae2e:	460b      	mov	r3, r1
 800ae30:	d135      	bne.n	800ae9e <_dtoa_r+0x6e6>
 800ae32:	f7f5 fa3b 	bl	80002ac <__adddf3>
 800ae36:	4642      	mov	r2, r8
 800ae38:	464b      	mov	r3, r9
 800ae3a:	4606      	mov	r6, r0
 800ae3c:	460f      	mov	r7, r1
 800ae3e:	f7f5 fe7b 	bl	8000b38 <__aeabi_dcmpgt>
 800ae42:	b9d0      	cbnz	r0, 800ae7a <_dtoa_r+0x6c2>
 800ae44:	4642      	mov	r2, r8
 800ae46:	464b      	mov	r3, r9
 800ae48:	4630      	mov	r0, r6
 800ae4a:	4639      	mov	r1, r7
 800ae4c:	f7f5 fe4c 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae50:	b110      	cbz	r0, 800ae58 <_dtoa_r+0x6a0>
 800ae52:	f01a 0f01 	tst.w	sl, #1
 800ae56:	d110      	bne.n	800ae7a <_dtoa_r+0x6c2>
 800ae58:	4620      	mov	r0, r4
 800ae5a:	ee18 1a10 	vmov	r1, s16
 800ae5e:	f000 fe87 	bl	800bb70 <_Bfree>
 800ae62:	2300      	movs	r3, #0
 800ae64:	9800      	ldr	r0, [sp, #0]
 800ae66:	702b      	strb	r3, [r5, #0]
 800ae68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ae6a:	3001      	adds	r0, #1
 800ae6c:	6018      	str	r0, [r3, #0]
 800ae6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	f43f acf1 	beq.w	800a858 <_dtoa_r+0xa0>
 800ae76:	601d      	str	r5, [r3, #0]
 800ae78:	e4ee      	b.n	800a858 <_dtoa_r+0xa0>
 800ae7a:	9f00      	ldr	r7, [sp, #0]
 800ae7c:	462b      	mov	r3, r5
 800ae7e:	461d      	mov	r5, r3
 800ae80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ae84:	2a39      	cmp	r2, #57	; 0x39
 800ae86:	d106      	bne.n	800ae96 <_dtoa_r+0x6de>
 800ae88:	9a01      	ldr	r2, [sp, #4]
 800ae8a:	429a      	cmp	r2, r3
 800ae8c:	d1f7      	bne.n	800ae7e <_dtoa_r+0x6c6>
 800ae8e:	9901      	ldr	r1, [sp, #4]
 800ae90:	2230      	movs	r2, #48	; 0x30
 800ae92:	3701      	adds	r7, #1
 800ae94:	700a      	strb	r2, [r1, #0]
 800ae96:	781a      	ldrb	r2, [r3, #0]
 800ae98:	3201      	adds	r2, #1
 800ae9a:	701a      	strb	r2, [r3, #0]
 800ae9c:	e790      	b.n	800adc0 <_dtoa_r+0x608>
 800ae9e:	4ba6      	ldr	r3, [pc, #664]	; (800b138 <_dtoa_r+0x980>)
 800aea0:	2200      	movs	r2, #0
 800aea2:	f7f5 fbb9 	bl	8000618 <__aeabi_dmul>
 800aea6:	2200      	movs	r2, #0
 800aea8:	2300      	movs	r3, #0
 800aeaa:	4606      	mov	r6, r0
 800aeac:	460f      	mov	r7, r1
 800aeae:	f7f5 fe1b 	bl	8000ae8 <__aeabi_dcmpeq>
 800aeb2:	2800      	cmp	r0, #0
 800aeb4:	d09d      	beq.n	800adf2 <_dtoa_r+0x63a>
 800aeb6:	e7cf      	b.n	800ae58 <_dtoa_r+0x6a0>
 800aeb8:	9a08      	ldr	r2, [sp, #32]
 800aeba:	2a00      	cmp	r2, #0
 800aebc:	f000 80d7 	beq.w	800b06e <_dtoa_r+0x8b6>
 800aec0:	9a06      	ldr	r2, [sp, #24]
 800aec2:	2a01      	cmp	r2, #1
 800aec4:	f300 80ba 	bgt.w	800b03c <_dtoa_r+0x884>
 800aec8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800aeca:	2a00      	cmp	r2, #0
 800aecc:	f000 80b2 	beq.w	800b034 <_dtoa_r+0x87c>
 800aed0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800aed4:	9e07      	ldr	r6, [sp, #28]
 800aed6:	9d04      	ldr	r5, [sp, #16]
 800aed8:	9a04      	ldr	r2, [sp, #16]
 800aeda:	441a      	add	r2, r3
 800aedc:	9204      	str	r2, [sp, #16]
 800aede:	9a05      	ldr	r2, [sp, #20]
 800aee0:	2101      	movs	r1, #1
 800aee2:	441a      	add	r2, r3
 800aee4:	4620      	mov	r0, r4
 800aee6:	9205      	str	r2, [sp, #20]
 800aee8:	f000 ff44 	bl	800bd74 <__i2b>
 800aeec:	4607      	mov	r7, r0
 800aeee:	2d00      	cmp	r5, #0
 800aef0:	dd0c      	ble.n	800af0c <_dtoa_r+0x754>
 800aef2:	9b05      	ldr	r3, [sp, #20]
 800aef4:	2b00      	cmp	r3, #0
 800aef6:	dd09      	ble.n	800af0c <_dtoa_r+0x754>
 800aef8:	42ab      	cmp	r3, r5
 800aefa:	9a04      	ldr	r2, [sp, #16]
 800aefc:	bfa8      	it	ge
 800aefe:	462b      	movge	r3, r5
 800af00:	1ad2      	subs	r2, r2, r3
 800af02:	9204      	str	r2, [sp, #16]
 800af04:	9a05      	ldr	r2, [sp, #20]
 800af06:	1aed      	subs	r5, r5, r3
 800af08:	1ad3      	subs	r3, r2, r3
 800af0a:	9305      	str	r3, [sp, #20]
 800af0c:	9b07      	ldr	r3, [sp, #28]
 800af0e:	b31b      	cbz	r3, 800af58 <_dtoa_r+0x7a0>
 800af10:	9b08      	ldr	r3, [sp, #32]
 800af12:	2b00      	cmp	r3, #0
 800af14:	f000 80af 	beq.w	800b076 <_dtoa_r+0x8be>
 800af18:	2e00      	cmp	r6, #0
 800af1a:	dd13      	ble.n	800af44 <_dtoa_r+0x78c>
 800af1c:	4639      	mov	r1, r7
 800af1e:	4632      	mov	r2, r6
 800af20:	4620      	mov	r0, r4
 800af22:	f000 ffe7 	bl	800bef4 <__pow5mult>
 800af26:	ee18 2a10 	vmov	r2, s16
 800af2a:	4601      	mov	r1, r0
 800af2c:	4607      	mov	r7, r0
 800af2e:	4620      	mov	r0, r4
 800af30:	f000 ff36 	bl	800bda0 <__multiply>
 800af34:	ee18 1a10 	vmov	r1, s16
 800af38:	4680      	mov	r8, r0
 800af3a:	4620      	mov	r0, r4
 800af3c:	f000 fe18 	bl	800bb70 <_Bfree>
 800af40:	ee08 8a10 	vmov	s16, r8
 800af44:	9b07      	ldr	r3, [sp, #28]
 800af46:	1b9a      	subs	r2, r3, r6
 800af48:	d006      	beq.n	800af58 <_dtoa_r+0x7a0>
 800af4a:	ee18 1a10 	vmov	r1, s16
 800af4e:	4620      	mov	r0, r4
 800af50:	f000 ffd0 	bl	800bef4 <__pow5mult>
 800af54:	ee08 0a10 	vmov	s16, r0
 800af58:	2101      	movs	r1, #1
 800af5a:	4620      	mov	r0, r4
 800af5c:	f000 ff0a 	bl	800bd74 <__i2b>
 800af60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800af62:	2b00      	cmp	r3, #0
 800af64:	4606      	mov	r6, r0
 800af66:	f340 8088 	ble.w	800b07a <_dtoa_r+0x8c2>
 800af6a:	461a      	mov	r2, r3
 800af6c:	4601      	mov	r1, r0
 800af6e:	4620      	mov	r0, r4
 800af70:	f000 ffc0 	bl	800bef4 <__pow5mult>
 800af74:	9b06      	ldr	r3, [sp, #24]
 800af76:	2b01      	cmp	r3, #1
 800af78:	4606      	mov	r6, r0
 800af7a:	f340 8081 	ble.w	800b080 <_dtoa_r+0x8c8>
 800af7e:	f04f 0800 	mov.w	r8, #0
 800af82:	6933      	ldr	r3, [r6, #16]
 800af84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800af88:	6918      	ldr	r0, [r3, #16]
 800af8a:	f000 fea3 	bl	800bcd4 <__hi0bits>
 800af8e:	f1c0 0020 	rsb	r0, r0, #32
 800af92:	9b05      	ldr	r3, [sp, #20]
 800af94:	4418      	add	r0, r3
 800af96:	f010 001f 	ands.w	r0, r0, #31
 800af9a:	f000 8092 	beq.w	800b0c2 <_dtoa_r+0x90a>
 800af9e:	f1c0 0320 	rsb	r3, r0, #32
 800afa2:	2b04      	cmp	r3, #4
 800afa4:	f340 808a 	ble.w	800b0bc <_dtoa_r+0x904>
 800afa8:	f1c0 001c 	rsb	r0, r0, #28
 800afac:	9b04      	ldr	r3, [sp, #16]
 800afae:	4403      	add	r3, r0
 800afb0:	9304      	str	r3, [sp, #16]
 800afb2:	9b05      	ldr	r3, [sp, #20]
 800afb4:	4403      	add	r3, r0
 800afb6:	4405      	add	r5, r0
 800afb8:	9305      	str	r3, [sp, #20]
 800afba:	9b04      	ldr	r3, [sp, #16]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	dd07      	ble.n	800afd0 <_dtoa_r+0x818>
 800afc0:	ee18 1a10 	vmov	r1, s16
 800afc4:	461a      	mov	r2, r3
 800afc6:	4620      	mov	r0, r4
 800afc8:	f000 ffee 	bl	800bfa8 <__lshift>
 800afcc:	ee08 0a10 	vmov	s16, r0
 800afd0:	9b05      	ldr	r3, [sp, #20]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	dd05      	ble.n	800afe2 <_dtoa_r+0x82a>
 800afd6:	4631      	mov	r1, r6
 800afd8:	461a      	mov	r2, r3
 800afda:	4620      	mov	r0, r4
 800afdc:	f000 ffe4 	bl	800bfa8 <__lshift>
 800afe0:	4606      	mov	r6, r0
 800afe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d06e      	beq.n	800b0c6 <_dtoa_r+0x90e>
 800afe8:	ee18 0a10 	vmov	r0, s16
 800afec:	4631      	mov	r1, r6
 800afee:	f001 f84b 	bl	800c088 <__mcmp>
 800aff2:	2800      	cmp	r0, #0
 800aff4:	da67      	bge.n	800b0c6 <_dtoa_r+0x90e>
 800aff6:	9b00      	ldr	r3, [sp, #0]
 800aff8:	3b01      	subs	r3, #1
 800affa:	ee18 1a10 	vmov	r1, s16
 800affe:	9300      	str	r3, [sp, #0]
 800b000:	220a      	movs	r2, #10
 800b002:	2300      	movs	r3, #0
 800b004:	4620      	mov	r0, r4
 800b006:	f000 fdd5 	bl	800bbb4 <__multadd>
 800b00a:	9b08      	ldr	r3, [sp, #32]
 800b00c:	ee08 0a10 	vmov	s16, r0
 800b010:	2b00      	cmp	r3, #0
 800b012:	f000 81b1 	beq.w	800b378 <_dtoa_r+0xbc0>
 800b016:	2300      	movs	r3, #0
 800b018:	4639      	mov	r1, r7
 800b01a:	220a      	movs	r2, #10
 800b01c:	4620      	mov	r0, r4
 800b01e:	f000 fdc9 	bl	800bbb4 <__multadd>
 800b022:	9b02      	ldr	r3, [sp, #8]
 800b024:	2b00      	cmp	r3, #0
 800b026:	4607      	mov	r7, r0
 800b028:	f300 808e 	bgt.w	800b148 <_dtoa_r+0x990>
 800b02c:	9b06      	ldr	r3, [sp, #24]
 800b02e:	2b02      	cmp	r3, #2
 800b030:	dc51      	bgt.n	800b0d6 <_dtoa_r+0x91e>
 800b032:	e089      	b.n	800b148 <_dtoa_r+0x990>
 800b034:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b036:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b03a:	e74b      	b.n	800aed4 <_dtoa_r+0x71c>
 800b03c:	9b03      	ldr	r3, [sp, #12]
 800b03e:	1e5e      	subs	r6, r3, #1
 800b040:	9b07      	ldr	r3, [sp, #28]
 800b042:	42b3      	cmp	r3, r6
 800b044:	bfbf      	itttt	lt
 800b046:	9b07      	ldrlt	r3, [sp, #28]
 800b048:	9607      	strlt	r6, [sp, #28]
 800b04a:	1af2      	sublt	r2, r6, r3
 800b04c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800b04e:	bfb6      	itet	lt
 800b050:	189b      	addlt	r3, r3, r2
 800b052:	1b9e      	subge	r6, r3, r6
 800b054:	930a      	strlt	r3, [sp, #40]	; 0x28
 800b056:	9b03      	ldr	r3, [sp, #12]
 800b058:	bfb8      	it	lt
 800b05a:	2600      	movlt	r6, #0
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	bfb7      	itett	lt
 800b060:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800b064:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800b068:	1a9d      	sublt	r5, r3, r2
 800b06a:	2300      	movlt	r3, #0
 800b06c:	e734      	b.n	800aed8 <_dtoa_r+0x720>
 800b06e:	9e07      	ldr	r6, [sp, #28]
 800b070:	9d04      	ldr	r5, [sp, #16]
 800b072:	9f08      	ldr	r7, [sp, #32]
 800b074:	e73b      	b.n	800aeee <_dtoa_r+0x736>
 800b076:	9a07      	ldr	r2, [sp, #28]
 800b078:	e767      	b.n	800af4a <_dtoa_r+0x792>
 800b07a:	9b06      	ldr	r3, [sp, #24]
 800b07c:	2b01      	cmp	r3, #1
 800b07e:	dc18      	bgt.n	800b0b2 <_dtoa_r+0x8fa>
 800b080:	f1ba 0f00 	cmp.w	sl, #0
 800b084:	d115      	bne.n	800b0b2 <_dtoa_r+0x8fa>
 800b086:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800b08a:	b993      	cbnz	r3, 800b0b2 <_dtoa_r+0x8fa>
 800b08c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800b090:	0d1b      	lsrs	r3, r3, #20
 800b092:	051b      	lsls	r3, r3, #20
 800b094:	b183      	cbz	r3, 800b0b8 <_dtoa_r+0x900>
 800b096:	9b04      	ldr	r3, [sp, #16]
 800b098:	3301      	adds	r3, #1
 800b09a:	9304      	str	r3, [sp, #16]
 800b09c:	9b05      	ldr	r3, [sp, #20]
 800b09e:	3301      	adds	r3, #1
 800b0a0:	9305      	str	r3, [sp, #20]
 800b0a2:	f04f 0801 	mov.w	r8, #1
 800b0a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	f47f af6a 	bne.w	800af82 <_dtoa_r+0x7ca>
 800b0ae:	2001      	movs	r0, #1
 800b0b0:	e76f      	b.n	800af92 <_dtoa_r+0x7da>
 800b0b2:	f04f 0800 	mov.w	r8, #0
 800b0b6:	e7f6      	b.n	800b0a6 <_dtoa_r+0x8ee>
 800b0b8:	4698      	mov	r8, r3
 800b0ba:	e7f4      	b.n	800b0a6 <_dtoa_r+0x8ee>
 800b0bc:	f43f af7d 	beq.w	800afba <_dtoa_r+0x802>
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	301c      	adds	r0, #28
 800b0c4:	e772      	b.n	800afac <_dtoa_r+0x7f4>
 800b0c6:	9b03      	ldr	r3, [sp, #12]
 800b0c8:	2b00      	cmp	r3, #0
 800b0ca:	dc37      	bgt.n	800b13c <_dtoa_r+0x984>
 800b0cc:	9b06      	ldr	r3, [sp, #24]
 800b0ce:	2b02      	cmp	r3, #2
 800b0d0:	dd34      	ble.n	800b13c <_dtoa_r+0x984>
 800b0d2:	9b03      	ldr	r3, [sp, #12]
 800b0d4:	9302      	str	r3, [sp, #8]
 800b0d6:	9b02      	ldr	r3, [sp, #8]
 800b0d8:	b96b      	cbnz	r3, 800b0f6 <_dtoa_r+0x93e>
 800b0da:	4631      	mov	r1, r6
 800b0dc:	2205      	movs	r2, #5
 800b0de:	4620      	mov	r0, r4
 800b0e0:	f000 fd68 	bl	800bbb4 <__multadd>
 800b0e4:	4601      	mov	r1, r0
 800b0e6:	4606      	mov	r6, r0
 800b0e8:	ee18 0a10 	vmov	r0, s16
 800b0ec:	f000 ffcc 	bl	800c088 <__mcmp>
 800b0f0:	2800      	cmp	r0, #0
 800b0f2:	f73f adbb 	bgt.w	800ac6c <_dtoa_r+0x4b4>
 800b0f6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0f8:	9d01      	ldr	r5, [sp, #4]
 800b0fa:	43db      	mvns	r3, r3
 800b0fc:	9300      	str	r3, [sp, #0]
 800b0fe:	f04f 0800 	mov.w	r8, #0
 800b102:	4631      	mov	r1, r6
 800b104:	4620      	mov	r0, r4
 800b106:	f000 fd33 	bl	800bb70 <_Bfree>
 800b10a:	2f00      	cmp	r7, #0
 800b10c:	f43f aea4 	beq.w	800ae58 <_dtoa_r+0x6a0>
 800b110:	f1b8 0f00 	cmp.w	r8, #0
 800b114:	d005      	beq.n	800b122 <_dtoa_r+0x96a>
 800b116:	45b8      	cmp	r8, r7
 800b118:	d003      	beq.n	800b122 <_dtoa_r+0x96a>
 800b11a:	4641      	mov	r1, r8
 800b11c:	4620      	mov	r0, r4
 800b11e:	f000 fd27 	bl	800bb70 <_Bfree>
 800b122:	4639      	mov	r1, r7
 800b124:	4620      	mov	r0, r4
 800b126:	f000 fd23 	bl	800bb70 <_Bfree>
 800b12a:	e695      	b.n	800ae58 <_dtoa_r+0x6a0>
 800b12c:	2600      	movs	r6, #0
 800b12e:	4637      	mov	r7, r6
 800b130:	e7e1      	b.n	800b0f6 <_dtoa_r+0x93e>
 800b132:	9700      	str	r7, [sp, #0]
 800b134:	4637      	mov	r7, r6
 800b136:	e599      	b.n	800ac6c <_dtoa_r+0x4b4>
 800b138:	40240000 	.word	0x40240000
 800b13c:	9b08      	ldr	r3, [sp, #32]
 800b13e:	2b00      	cmp	r3, #0
 800b140:	f000 80ca 	beq.w	800b2d8 <_dtoa_r+0xb20>
 800b144:	9b03      	ldr	r3, [sp, #12]
 800b146:	9302      	str	r3, [sp, #8]
 800b148:	2d00      	cmp	r5, #0
 800b14a:	dd05      	ble.n	800b158 <_dtoa_r+0x9a0>
 800b14c:	4639      	mov	r1, r7
 800b14e:	462a      	mov	r2, r5
 800b150:	4620      	mov	r0, r4
 800b152:	f000 ff29 	bl	800bfa8 <__lshift>
 800b156:	4607      	mov	r7, r0
 800b158:	f1b8 0f00 	cmp.w	r8, #0
 800b15c:	d05b      	beq.n	800b216 <_dtoa_r+0xa5e>
 800b15e:	6879      	ldr	r1, [r7, #4]
 800b160:	4620      	mov	r0, r4
 800b162:	f000 fcc5 	bl	800baf0 <_Balloc>
 800b166:	4605      	mov	r5, r0
 800b168:	b928      	cbnz	r0, 800b176 <_dtoa_r+0x9be>
 800b16a:	4b87      	ldr	r3, [pc, #540]	; (800b388 <_dtoa_r+0xbd0>)
 800b16c:	4602      	mov	r2, r0
 800b16e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800b172:	f7ff bb3b 	b.w	800a7ec <_dtoa_r+0x34>
 800b176:	693a      	ldr	r2, [r7, #16]
 800b178:	3202      	adds	r2, #2
 800b17a:	0092      	lsls	r2, r2, #2
 800b17c:	f107 010c 	add.w	r1, r7, #12
 800b180:	300c      	adds	r0, #12
 800b182:	f000 fca7 	bl	800bad4 <memcpy>
 800b186:	2201      	movs	r2, #1
 800b188:	4629      	mov	r1, r5
 800b18a:	4620      	mov	r0, r4
 800b18c:	f000 ff0c 	bl	800bfa8 <__lshift>
 800b190:	9b01      	ldr	r3, [sp, #4]
 800b192:	f103 0901 	add.w	r9, r3, #1
 800b196:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800b19a:	4413      	add	r3, r2
 800b19c:	9305      	str	r3, [sp, #20]
 800b19e:	f00a 0301 	and.w	r3, sl, #1
 800b1a2:	46b8      	mov	r8, r7
 800b1a4:	9304      	str	r3, [sp, #16]
 800b1a6:	4607      	mov	r7, r0
 800b1a8:	4631      	mov	r1, r6
 800b1aa:	ee18 0a10 	vmov	r0, s16
 800b1ae:	f7ff fa75 	bl	800a69c <quorem>
 800b1b2:	4641      	mov	r1, r8
 800b1b4:	9002      	str	r0, [sp, #8]
 800b1b6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b1ba:	ee18 0a10 	vmov	r0, s16
 800b1be:	f000 ff63 	bl	800c088 <__mcmp>
 800b1c2:	463a      	mov	r2, r7
 800b1c4:	9003      	str	r0, [sp, #12]
 800b1c6:	4631      	mov	r1, r6
 800b1c8:	4620      	mov	r0, r4
 800b1ca:	f000 ff79 	bl	800c0c0 <__mdiff>
 800b1ce:	68c2      	ldr	r2, [r0, #12]
 800b1d0:	f109 3bff 	add.w	fp, r9, #4294967295
 800b1d4:	4605      	mov	r5, r0
 800b1d6:	bb02      	cbnz	r2, 800b21a <_dtoa_r+0xa62>
 800b1d8:	4601      	mov	r1, r0
 800b1da:	ee18 0a10 	vmov	r0, s16
 800b1de:	f000 ff53 	bl	800c088 <__mcmp>
 800b1e2:	4602      	mov	r2, r0
 800b1e4:	4629      	mov	r1, r5
 800b1e6:	4620      	mov	r0, r4
 800b1e8:	9207      	str	r2, [sp, #28]
 800b1ea:	f000 fcc1 	bl	800bb70 <_Bfree>
 800b1ee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800b1f2:	ea43 0102 	orr.w	r1, r3, r2
 800b1f6:	9b04      	ldr	r3, [sp, #16]
 800b1f8:	430b      	orrs	r3, r1
 800b1fa:	464d      	mov	r5, r9
 800b1fc:	d10f      	bne.n	800b21e <_dtoa_r+0xa66>
 800b1fe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b202:	d02a      	beq.n	800b25a <_dtoa_r+0xaa2>
 800b204:	9b03      	ldr	r3, [sp, #12]
 800b206:	2b00      	cmp	r3, #0
 800b208:	dd02      	ble.n	800b210 <_dtoa_r+0xa58>
 800b20a:	9b02      	ldr	r3, [sp, #8]
 800b20c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800b210:	f88b a000 	strb.w	sl, [fp]
 800b214:	e775      	b.n	800b102 <_dtoa_r+0x94a>
 800b216:	4638      	mov	r0, r7
 800b218:	e7ba      	b.n	800b190 <_dtoa_r+0x9d8>
 800b21a:	2201      	movs	r2, #1
 800b21c:	e7e2      	b.n	800b1e4 <_dtoa_r+0xa2c>
 800b21e:	9b03      	ldr	r3, [sp, #12]
 800b220:	2b00      	cmp	r3, #0
 800b222:	db04      	blt.n	800b22e <_dtoa_r+0xa76>
 800b224:	9906      	ldr	r1, [sp, #24]
 800b226:	430b      	orrs	r3, r1
 800b228:	9904      	ldr	r1, [sp, #16]
 800b22a:	430b      	orrs	r3, r1
 800b22c:	d122      	bne.n	800b274 <_dtoa_r+0xabc>
 800b22e:	2a00      	cmp	r2, #0
 800b230:	ddee      	ble.n	800b210 <_dtoa_r+0xa58>
 800b232:	ee18 1a10 	vmov	r1, s16
 800b236:	2201      	movs	r2, #1
 800b238:	4620      	mov	r0, r4
 800b23a:	f000 feb5 	bl	800bfa8 <__lshift>
 800b23e:	4631      	mov	r1, r6
 800b240:	ee08 0a10 	vmov	s16, r0
 800b244:	f000 ff20 	bl	800c088 <__mcmp>
 800b248:	2800      	cmp	r0, #0
 800b24a:	dc03      	bgt.n	800b254 <_dtoa_r+0xa9c>
 800b24c:	d1e0      	bne.n	800b210 <_dtoa_r+0xa58>
 800b24e:	f01a 0f01 	tst.w	sl, #1
 800b252:	d0dd      	beq.n	800b210 <_dtoa_r+0xa58>
 800b254:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b258:	d1d7      	bne.n	800b20a <_dtoa_r+0xa52>
 800b25a:	2339      	movs	r3, #57	; 0x39
 800b25c:	f88b 3000 	strb.w	r3, [fp]
 800b260:	462b      	mov	r3, r5
 800b262:	461d      	mov	r5, r3
 800b264:	3b01      	subs	r3, #1
 800b266:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800b26a:	2a39      	cmp	r2, #57	; 0x39
 800b26c:	d071      	beq.n	800b352 <_dtoa_r+0xb9a>
 800b26e:	3201      	adds	r2, #1
 800b270:	701a      	strb	r2, [r3, #0]
 800b272:	e746      	b.n	800b102 <_dtoa_r+0x94a>
 800b274:	2a00      	cmp	r2, #0
 800b276:	dd07      	ble.n	800b288 <_dtoa_r+0xad0>
 800b278:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800b27c:	d0ed      	beq.n	800b25a <_dtoa_r+0xaa2>
 800b27e:	f10a 0301 	add.w	r3, sl, #1
 800b282:	f88b 3000 	strb.w	r3, [fp]
 800b286:	e73c      	b.n	800b102 <_dtoa_r+0x94a>
 800b288:	9b05      	ldr	r3, [sp, #20]
 800b28a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800b28e:	4599      	cmp	r9, r3
 800b290:	d047      	beq.n	800b322 <_dtoa_r+0xb6a>
 800b292:	ee18 1a10 	vmov	r1, s16
 800b296:	2300      	movs	r3, #0
 800b298:	220a      	movs	r2, #10
 800b29a:	4620      	mov	r0, r4
 800b29c:	f000 fc8a 	bl	800bbb4 <__multadd>
 800b2a0:	45b8      	cmp	r8, r7
 800b2a2:	ee08 0a10 	vmov	s16, r0
 800b2a6:	f04f 0300 	mov.w	r3, #0
 800b2aa:	f04f 020a 	mov.w	r2, #10
 800b2ae:	4641      	mov	r1, r8
 800b2b0:	4620      	mov	r0, r4
 800b2b2:	d106      	bne.n	800b2c2 <_dtoa_r+0xb0a>
 800b2b4:	f000 fc7e 	bl	800bbb4 <__multadd>
 800b2b8:	4680      	mov	r8, r0
 800b2ba:	4607      	mov	r7, r0
 800b2bc:	f109 0901 	add.w	r9, r9, #1
 800b2c0:	e772      	b.n	800b1a8 <_dtoa_r+0x9f0>
 800b2c2:	f000 fc77 	bl	800bbb4 <__multadd>
 800b2c6:	4639      	mov	r1, r7
 800b2c8:	4680      	mov	r8, r0
 800b2ca:	2300      	movs	r3, #0
 800b2cc:	220a      	movs	r2, #10
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	f000 fc70 	bl	800bbb4 <__multadd>
 800b2d4:	4607      	mov	r7, r0
 800b2d6:	e7f1      	b.n	800b2bc <_dtoa_r+0xb04>
 800b2d8:	9b03      	ldr	r3, [sp, #12]
 800b2da:	9302      	str	r3, [sp, #8]
 800b2dc:	9d01      	ldr	r5, [sp, #4]
 800b2de:	ee18 0a10 	vmov	r0, s16
 800b2e2:	4631      	mov	r1, r6
 800b2e4:	f7ff f9da 	bl	800a69c <quorem>
 800b2e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800b2ec:	9b01      	ldr	r3, [sp, #4]
 800b2ee:	f805 ab01 	strb.w	sl, [r5], #1
 800b2f2:	1aea      	subs	r2, r5, r3
 800b2f4:	9b02      	ldr	r3, [sp, #8]
 800b2f6:	4293      	cmp	r3, r2
 800b2f8:	dd09      	ble.n	800b30e <_dtoa_r+0xb56>
 800b2fa:	ee18 1a10 	vmov	r1, s16
 800b2fe:	2300      	movs	r3, #0
 800b300:	220a      	movs	r2, #10
 800b302:	4620      	mov	r0, r4
 800b304:	f000 fc56 	bl	800bbb4 <__multadd>
 800b308:	ee08 0a10 	vmov	s16, r0
 800b30c:	e7e7      	b.n	800b2de <_dtoa_r+0xb26>
 800b30e:	9b02      	ldr	r3, [sp, #8]
 800b310:	2b00      	cmp	r3, #0
 800b312:	bfc8      	it	gt
 800b314:	461d      	movgt	r5, r3
 800b316:	9b01      	ldr	r3, [sp, #4]
 800b318:	bfd8      	it	le
 800b31a:	2501      	movle	r5, #1
 800b31c:	441d      	add	r5, r3
 800b31e:	f04f 0800 	mov.w	r8, #0
 800b322:	ee18 1a10 	vmov	r1, s16
 800b326:	2201      	movs	r2, #1
 800b328:	4620      	mov	r0, r4
 800b32a:	f000 fe3d 	bl	800bfa8 <__lshift>
 800b32e:	4631      	mov	r1, r6
 800b330:	ee08 0a10 	vmov	s16, r0
 800b334:	f000 fea8 	bl	800c088 <__mcmp>
 800b338:	2800      	cmp	r0, #0
 800b33a:	dc91      	bgt.n	800b260 <_dtoa_r+0xaa8>
 800b33c:	d102      	bne.n	800b344 <_dtoa_r+0xb8c>
 800b33e:	f01a 0f01 	tst.w	sl, #1
 800b342:	d18d      	bne.n	800b260 <_dtoa_r+0xaa8>
 800b344:	462b      	mov	r3, r5
 800b346:	461d      	mov	r5, r3
 800b348:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800b34c:	2a30      	cmp	r2, #48	; 0x30
 800b34e:	d0fa      	beq.n	800b346 <_dtoa_r+0xb8e>
 800b350:	e6d7      	b.n	800b102 <_dtoa_r+0x94a>
 800b352:	9a01      	ldr	r2, [sp, #4]
 800b354:	429a      	cmp	r2, r3
 800b356:	d184      	bne.n	800b262 <_dtoa_r+0xaaa>
 800b358:	9b00      	ldr	r3, [sp, #0]
 800b35a:	3301      	adds	r3, #1
 800b35c:	9300      	str	r3, [sp, #0]
 800b35e:	2331      	movs	r3, #49	; 0x31
 800b360:	7013      	strb	r3, [r2, #0]
 800b362:	e6ce      	b.n	800b102 <_dtoa_r+0x94a>
 800b364:	4b09      	ldr	r3, [pc, #36]	; (800b38c <_dtoa_r+0xbd4>)
 800b366:	f7ff ba95 	b.w	800a894 <_dtoa_r+0xdc>
 800b36a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b36c:	2b00      	cmp	r3, #0
 800b36e:	f47f aa6e 	bne.w	800a84e <_dtoa_r+0x96>
 800b372:	4b07      	ldr	r3, [pc, #28]	; (800b390 <_dtoa_r+0xbd8>)
 800b374:	f7ff ba8e 	b.w	800a894 <_dtoa_r+0xdc>
 800b378:	9b02      	ldr	r3, [sp, #8]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	dcae      	bgt.n	800b2dc <_dtoa_r+0xb24>
 800b37e:	9b06      	ldr	r3, [sp, #24]
 800b380:	2b02      	cmp	r3, #2
 800b382:	f73f aea8 	bgt.w	800b0d6 <_dtoa_r+0x91e>
 800b386:	e7a9      	b.n	800b2dc <_dtoa_r+0xb24>
 800b388:	0800eb10 	.word	0x0800eb10
 800b38c:	0800ed09 	.word	0x0800ed09
 800b390:	0800ea91 	.word	0x0800ea91

0800b394 <rshift>:
 800b394:	6903      	ldr	r3, [r0, #16]
 800b396:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800b39a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b39e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800b3a2:	f100 0414 	add.w	r4, r0, #20
 800b3a6:	dd45      	ble.n	800b434 <rshift+0xa0>
 800b3a8:	f011 011f 	ands.w	r1, r1, #31
 800b3ac:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800b3b0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800b3b4:	d10c      	bne.n	800b3d0 <rshift+0x3c>
 800b3b6:	f100 0710 	add.w	r7, r0, #16
 800b3ba:	4629      	mov	r1, r5
 800b3bc:	42b1      	cmp	r1, r6
 800b3be:	d334      	bcc.n	800b42a <rshift+0x96>
 800b3c0:	1a9b      	subs	r3, r3, r2
 800b3c2:	009b      	lsls	r3, r3, #2
 800b3c4:	1eea      	subs	r2, r5, #3
 800b3c6:	4296      	cmp	r6, r2
 800b3c8:	bf38      	it	cc
 800b3ca:	2300      	movcc	r3, #0
 800b3cc:	4423      	add	r3, r4
 800b3ce:	e015      	b.n	800b3fc <rshift+0x68>
 800b3d0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800b3d4:	f1c1 0820 	rsb	r8, r1, #32
 800b3d8:	40cf      	lsrs	r7, r1
 800b3da:	f105 0e04 	add.w	lr, r5, #4
 800b3de:	46a1      	mov	r9, r4
 800b3e0:	4576      	cmp	r6, lr
 800b3e2:	46f4      	mov	ip, lr
 800b3e4:	d815      	bhi.n	800b412 <rshift+0x7e>
 800b3e6:	1a9a      	subs	r2, r3, r2
 800b3e8:	0092      	lsls	r2, r2, #2
 800b3ea:	3a04      	subs	r2, #4
 800b3ec:	3501      	adds	r5, #1
 800b3ee:	42ae      	cmp	r6, r5
 800b3f0:	bf38      	it	cc
 800b3f2:	2200      	movcc	r2, #0
 800b3f4:	18a3      	adds	r3, r4, r2
 800b3f6:	50a7      	str	r7, [r4, r2]
 800b3f8:	b107      	cbz	r7, 800b3fc <rshift+0x68>
 800b3fa:	3304      	adds	r3, #4
 800b3fc:	1b1a      	subs	r2, r3, r4
 800b3fe:	42a3      	cmp	r3, r4
 800b400:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800b404:	bf08      	it	eq
 800b406:	2300      	moveq	r3, #0
 800b408:	6102      	str	r2, [r0, #16]
 800b40a:	bf08      	it	eq
 800b40c:	6143      	streq	r3, [r0, #20]
 800b40e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b412:	f8dc c000 	ldr.w	ip, [ip]
 800b416:	fa0c fc08 	lsl.w	ip, ip, r8
 800b41a:	ea4c 0707 	orr.w	r7, ip, r7
 800b41e:	f849 7b04 	str.w	r7, [r9], #4
 800b422:	f85e 7b04 	ldr.w	r7, [lr], #4
 800b426:	40cf      	lsrs	r7, r1
 800b428:	e7da      	b.n	800b3e0 <rshift+0x4c>
 800b42a:	f851 cb04 	ldr.w	ip, [r1], #4
 800b42e:	f847 cf04 	str.w	ip, [r7, #4]!
 800b432:	e7c3      	b.n	800b3bc <rshift+0x28>
 800b434:	4623      	mov	r3, r4
 800b436:	e7e1      	b.n	800b3fc <rshift+0x68>

0800b438 <__hexdig_fun>:
 800b438:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800b43c:	2b09      	cmp	r3, #9
 800b43e:	d802      	bhi.n	800b446 <__hexdig_fun+0xe>
 800b440:	3820      	subs	r0, #32
 800b442:	b2c0      	uxtb	r0, r0
 800b444:	4770      	bx	lr
 800b446:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800b44a:	2b05      	cmp	r3, #5
 800b44c:	d801      	bhi.n	800b452 <__hexdig_fun+0x1a>
 800b44e:	3847      	subs	r0, #71	; 0x47
 800b450:	e7f7      	b.n	800b442 <__hexdig_fun+0xa>
 800b452:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800b456:	2b05      	cmp	r3, #5
 800b458:	d801      	bhi.n	800b45e <__hexdig_fun+0x26>
 800b45a:	3827      	subs	r0, #39	; 0x27
 800b45c:	e7f1      	b.n	800b442 <__hexdig_fun+0xa>
 800b45e:	2000      	movs	r0, #0
 800b460:	4770      	bx	lr
	...

0800b464 <__gethex>:
 800b464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b468:	ed2d 8b02 	vpush	{d8}
 800b46c:	b089      	sub	sp, #36	; 0x24
 800b46e:	ee08 0a10 	vmov	s16, r0
 800b472:	9304      	str	r3, [sp, #16]
 800b474:	4bb4      	ldr	r3, [pc, #720]	; (800b748 <__gethex+0x2e4>)
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	9301      	str	r3, [sp, #4]
 800b47a:	4618      	mov	r0, r3
 800b47c:	468b      	mov	fp, r1
 800b47e:	4690      	mov	r8, r2
 800b480:	f7f4 feb6 	bl	80001f0 <strlen>
 800b484:	9b01      	ldr	r3, [sp, #4]
 800b486:	f8db 2000 	ldr.w	r2, [fp]
 800b48a:	4403      	add	r3, r0
 800b48c:	4682      	mov	sl, r0
 800b48e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800b492:	9305      	str	r3, [sp, #20]
 800b494:	1c93      	adds	r3, r2, #2
 800b496:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800b49a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800b49e:	32fe      	adds	r2, #254	; 0xfe
 800b4a0:	18d1      	adds	r1, r2, r3
 800b4a2:	461f      	mov	r7, r3
 800b4a4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b4a8:	9100      	str	r1, [sp, #0]
 800b4aa:	2830      	cmp	r0, #48	; 0x30
 800b4ac:	d0f8      	beq.n	800b4a0 <__gethex+0x3c>
 800b4ae:	f7ff ffc3 	bl	800b438 <__hexdig_fun>
 800b4b2:	4604      	mov	r4, r0
 800b4b4:	2800      	cmp	r0, #0
 800b4b6:	d13a      	bne.n	800b52e <__gethex+0xca>
 800b4b8:	9901      	ldr	r1, [sp, #4]
 800b4ba:	4652      	mov	r2, sl
 800b4bc:	4638      	mov	r0, r7
 800b4be:	f7fe fa08 	bl	80098d2 <strncmp>
 800b4c2:	4605      	mov	r5, r0
 800b4c4:	2800      	cmp	r0, #0
 800b4c6:	d168      	bne.n	800b59a <__gethex+0x136>
 800b4c8:	f817 000a 	ldrb.w	r0, [r7, sl]
 800b4cc:	eb07 060a 	add.w	r6, r7, sl
 800b4d0:	f7ff ffb2 	bl	800b438 <__hexdig_fun>
 800b4d4:	2800      	cmp	r0, #0
 800b4d6:	d062      	beq.n	800b59e <__gethex+0x13a>
 800b4d8:	4633      	mov	r3, r6
 800b4da:	7818      	ldrb	r0, [r3, #0]
 800b4dc:	2830      	cmp	r0, #48	; 0x30
 800b4de:	461f      	mov	r7, r3
 800b4e0:	f103 0301 	add.w	r3, r3, #1
 800b4e4:	d0f9      	beq.n	800b4da <__gethex+0x76>
 800b4e6:	f7ff ffa7 	bl	800b438 <__hexdig_fun>
 800b4ea:	2301      	movs	r3, #1
 800b4ec:	fab0 f480 	clz	r4, r0
 800b4f0:	0964      	lsrs	r4, r4, #5
 800b4f2:	4635      	mov	r5, r6
 800b4f4:	9300      	str	r3, [sp, #0]
 800b4f6:	463a      	mov	r2, r7
 800b4f8:	4616      	mov	r6, r2
 800b4fa:	3201      	adds	r2, #1
 800b4fc:	7830      	ldrb	r0, [r6, #0]
 800b4fe:	f7ff ff9b 	bl	800b438 <__hexdig_fun>
 800b502:	2800      	cmp	r0, #0
 800b504:	d1f8      	bne.n	800b4f8 <__gethex+0x94>
 800b506:	9901      	ldr	r1, [sp, #4]
 800b508:	4652      	mov	r2, sl
 800b50a:	4630      	mov	r0, r6
 800b50c:	f7fe f9e1 	bl	80098d2 <strncmp>
 800b510:	b980      	cbnz	r0, 800b534 <__gethex+0xd0>
 800b512:	b94d      	cbnz	r5, 800b528 <__gethex+0xc4>
 800b514:	eb06 050a 	add.w	r5, r6, sl
 800b518:	462a      	mov	r2, r5
 800b51a:	4616      	mov	r6, r2
 800b51c:	3201      	adds	r2, #1
 800b51e:	7830      	ldrb	r0, [r6, #0]
 800b520:	f7ff ff8a 	bl	800b438 <__hexdig_fun>
 800b524:	2800      	cmp	r0, #0
 800b526:	d1f8      	bne.n	800b51a <__gethex+0xb6>
 800b528:	1bad      	subs	r5, r5, r6
 800b52a:	00ad      	lsls	r5, r5, #2
 800b52c:	e004      	b.n	800b538 <__gethex+0xd4>
 800b52e:	2400      	movs	r4, #0
 800b530:	4625      	mov	r5, r4
 800b532:	e7e0      	b.n	800b4f6 <__gethex+0x92>
 800b534:	2d00      	cmp	r5, #0
 800b536:	d1f7      	bne.n	800b528 <__gethex+0xc4>
 800b538:	7833      	ldrb	r3, [r6, #0]
 800b53a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800b53e:	2b50      	cmp	r3, #80	; 0x50
 800b540:	d13b      	bne.n	800b5ba <__gethex+0x156>
 800b542:	7873      	ldrb	r3, [r6, #1]
 800b544:	2b2b      	cmp	r3, #43	; 0x2b
 800b546:	d02c      	beq.n	800b5a2 <__gethex+0x13e>
 800b548:	2b2d      	cmp	r3, #45	; 0x2d
 800b54a:	d02e      	beq.n	800b5aa <__gethex+0x146>
 800b54c:	1c71      	adds	r1, r6, #1
 800b54e:	f04f 0900 	mov.w	r9, #0
 800b552:	7808      	ldrb	r0, [r1, #0]
 800b554:	f7ff ff70 	bl	800b438 <__hexdig_fun>
 800b558:	1e43      	subs	r3, r0, #1
 800b55a:	b2db      	uxtb	r3, r3
 800b55c:	2b18      	cmp	r3, #24
 800b55e:	d82c      	bhi.n	800b5ba <__gethex+0x156>
 800b560:	f1a0 0210 	sub.w	r2, r0, #16
 800b564:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800b568:	f7ff ff66 	bl	800b438 <__hexdig_fun>
 800b56c:	1e43      	subs	r3, r0, #1
 800b56e:	b2db      	uxtb	r3, r3
 800b570:	2b18      	cmp	r3, #24
 800b572:	d91d      	bls.n	800b5b0 <__gethex+0x14c>
 800b574:	f1b9 0f00 	cmp.w	r9, #0
 800b578:	d000      	beq.n	800b57c <__gethex+0x118>
 800b57a:	4252      	negs	r2, r2
 800b57c:	4415      	add	r5, r2
 800b57e:	f8cb 1000 	str.w	r1, [fp]
 800b582:	b1e4      	cbz	r4, 800b5be <__gethex+0x15a>
 800b584:	9b00      	ldr	r3, [sp, #0]
 800b586:	2b00      	cmp	r3, #0
 800b588:	bf14      	ite	ne
 800b58a:	2700      	movne	r7, #0
 800b58c:	2706      	moveq	r7, #6
 800b58e:	4638      	mov	r0, r7
 800b590:	b009      	add	sp, #36	; 0x24
 800b592:	ecbd 8b02 	vpop	{d8}
 800b596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b59a:	463e      	mov	r6, r7
 800b59c:	4625      	mov	r5, r4
 800b59e:	2401      	movs	r4, #1
 800b5a0:	e7ca      	b.n	800b538 <__gethex+0xd4>
 800b5a2:	f04f 0900 	mov.w	r9, #0
 800b5a6:	1cb1      	adds	r1, r6, #2
 800b5a8:	e7d3      	b.n	800b552 <__gethex+0xee>
 800b5aa:	f04f 0901 	mov.w	r9, #1
 800b5ae:	e7fa      	b.n	800b5a6 <__gethex+0x142>
 800b5b0:	230a      	movs	r3, #10
 800b5b2:	fb03 0202 	mla	r2, r3, r2, r0
 800b5b6:	3a10      	subs	r2, #16
 800b5b8:	e7d4      	b.n	800b564 <__gethex+0x100>
 800b5ba:	4631      	mov	r1, r6
 800b5bc:	e7df      	b.n	800b57e <__gethex+0x11a>
 800b5be:	1bf3      	subs	r3, r6, r7
 800b5c0:	3b01      	subs	r3, #1
 800b5c2:	4621      	mov	r1, r4
 800b5c4:	2b07      	cmp	r3, #7
 800b5c6:	dc0b      	bgt.n	800b5e0 <__gethex+0x17c>
 800b5c8:	ee18 0a10 	vmov	r0, s16
 800b5cc:	f000 fa90 	bl	800baf0 <_Balloc>
 800b5d0:	4604      	mov	r4, r0
 800b5d2:	b940      	cbnz	r0, 800b5e6 <__gethex+0x182>
 800b5d4:	4b5d      	ldr	r3, [pc, #372]	; (800b74c <__gethex+0x2e8>)
 800b5d6:	4602      	mov	r2, r0
 800b5d8:	21de      	movs	r1, #222	; 0xde
 800b5da:	485d      	ldr	r0, [pc, #372]	; (800b750 <__gethex+0x2ec>)
 800b5dc:	f001 fde0 	bl	800d1a0 <__assert_func>
 800b5e0:	3101      	adds	r1, #1
 800b5e2:	105b      	asrs	r3, r3, #1
 800b5e4:	e7ee      	b.n	800b5c4 <__gethex+0x160>
 800b5e6:	f100 0914 	add.w	r9, r0, #20
 800b5ea:	f04f 0b00 	mov.w	fp, #0
 800b5ee:	f1ca 0301 	rsb	r3, sl, #1
 800b5f2:	f8cd 9008 	str.w	r9, [sp, #8]
 800b5f6:	f8cd b000 	str.w	fp, [sp]
 800b5fa:	9306      	str	r3, [sp, #24]
 800b5fc:	42b7      	cmp	r7, r6
 800b5fe:	d340      	bcc.n	800b682 <__gethex+0x21e>
 800b600:	9802      	ldr	r0, [sp, #8]
 800b602:	9b00      	ldr	r3, [sp, #0]
 800b604:	f840 3b04 	str.w	r3, [r0], #4
 800b608:	eba0 0009 	sub.w	r0, r0, r9
 800b60c:	1080      	asrs	r0, r0, #2
 800b60e:	0146      	lsls	r6, r0, #5
 800b610:	6120      	str	r0, [r4, #16]
 800b612:	4618      	mov	r0, r3
 800b614:	f000 fb5e 	bl	800bcd4 <__hi0bits>
 800b618:	1a30      	subs	r0, r6, r0
 800b61a:	f8d8 6000 	ldr.w	r6, [r8]
 800b61e:	42b0      	cmp	r0, r6
 800b620:	dd63      	ble.n	800b6ea <__gethex+0x286>
 800b622:	1b87      	subs	r7, r0, r6
 800b624:	4639      	mov	r1, r7
 800b626:	4620      	mov	r0, r4
 800b628:	f000 ff02 	bl	800c430 <__any_on>
 800b62c:	4682      	mov	sl, r0
 800b62e:	b1a8      	cbz	r0, 800b65c <__gethex+0x1f8>
 800b630:	1e7b      	subs	r3, r7, #1
 800b632:	1159      	asrs	r1, r3, #5
 800b634:	f003 021f 	and.w	r2, r3, #31
 800b638:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800b63c:	f04f 0a01 	mov.w	sl, #1
 800b640:	fa0a f202 	lsl.w	r2, sl, r2
 800b644:	420a      	tst	r2, r1
 800b646:	d009      	beq.n	800b65c <__gethex+0x1f8>
 800b648:	4553      	cmp	r3, sl
 800b64a:	dd05      	ble.n	800b658 <__gethex+0x1f4>
 800b64c:	1eb9      	subs	r1, r7, #2
 800b64e:	4620      	mov	r0, r4
 800b650:	f000 feee 	bl	800c430 <__any_on>
 800b654:	2800      	cmp	r0, #0
 800b656:	d145      	bne.n	800b6e4 <__gethex+0x280>
 800b658:	f04f 0a02 	mov.w	sl, #2
 800b65c:	4639      	mov	r1, r7
 800b65e:	4620      	mov	r0, r4
 800b660:	f7ff fe98 	bl	800b394 <rshift>
 800b664:	443d      	add	r5, r7
 800b666:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b66a:	42ab      	cmp	r3, r5
 800b66c:	da4c      	bge.n	800b708 <__gethex+0x2a4>
 800b66e:	ee18 0a10 	vmov	r0, s16
 800b672:	4621      	mov	r1, r4
 800b674:	f000 fa7c 	bl	800bb70 <_Bfree>
 800b678:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b67a:	2300      	movs	r3, #0
 800b67c:	6013      	str	r3, [r2, #0]
 800b67e:	27a3      	movs	r7, #163	; 0xa3
 800b680:	e785      	b.n	800b58e <__gethex+0x12a>
 800b682:	1e73      	subs	r3, r6, #1
 800b684:	9a05      	ldr	r2, [sp, #20]
 800b686:	9303      	str	r3, [sp, #12]
 800b688:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800b68c:	4293      	cmp	r3, r2
 800b68e:	d019      	beq.n	800b6c4 <__gethex+0x260>
 800b690:	f1bb 0f20 	cmp.w	fp, #32
 800b694:	d107      	bne.n	800b6a6 <__gethex+0x242>
 800b696:	9b02      	ldr	r3, [sp, #8]
 800b698:	9a00      	ldr	r2, [sp, #0]
 800b69a:	f843 2b04 	str.w	r2, [r3], #4
 800b69e:	9302      	str	r3, [sp, #8]
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	9300      	str	r3, [sp, #0]
 800b6a4:	469b      	mov	fp, r3
 800b6a6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800b6aa:	f7ff fec5 	bl	800b438 <__hexdig_fun>
 800b6ae:	9b00      	ldr	r3, [sp, #0]
 800b6b0:	f000 000f 	and.w	r0, r0, #15
 800b6b4:	fa00 f00b 	lsl.w	r0, r0, fp
 800b6b8:	4303      	orrs	r3, r0
 800b6ba:	9300      	str	r3, [sp, #0]
 800b6bc:	f10b 0b04 	add.w	fp, fp, #4
 800b6c0:	9b03      	ldr	r3, [sp, #12]
 800b6c2:	e00d      	b.n	800b6e0 <__gethex+0x27c>
 800b6c4:	9b03      	ldr	r3, [sp, #12]
 800b6c6:	9a06      	ldr	r2, [sp, #24]
 800b6c8:	4413      	add	r3, r2
 800b6ca:	42bb      	cmp	r3, r7
 800b6cc:	d3e0      	bcc.n	800b690 <__gethex+0x22c>
 800b6ce:	4618      	mov	r0, r3
 800b6d0:	9901      	ldr	r1, [sp, #4]
 800b6d2:	9307      	str	r3, [sp, #28]
 800b6d4:	4652      	mov	r2, sl
 800b6d6:	f7fe f8fc 	bl	80098d2 <strncmp>
 800b6da:	9b07      	ldr	r3, [sp, #28]
 800b6dc:	2800      	cmp	r0, #0
 800b6de:	d1d7      	bne.n	800b690 <__gethex+0x22c>
 800b6e0:	461e      	mov	r6, r3
 800b6e2:	e78b      	b.n	800b5fc <__gethex+0x198>
 800b6e4:	f04f 0a03 	mov.w	sl, #3
 800b6e8:	e7b8      	b.n	800b65c <__gethex+0x1f8>
 800b6ea:	da0a      	bge.n	800b702 <__gethex+0x29e>
 800b6ec:	1a37      	subs	r7, r6, r0
 800b6ee:	4621      	mov	r1, r4
 800b6f0:	ee18 0a10 	vmov	r0, s16
 800b6f4:	463a      	mov	r2, r7
 800b6f6:	f000 fc57 	bl	800bfa8 <__lshift>
 800b6fa:	1bed      	subs	r5, r5, r7
 800b6fc:	4604      	mov	r4, r0
 800b6fe:	f100 0914 	add.w	r9, r0, #20
 800b702:	f04f 0a00 	mov.w	sl, #0
 800b706:	e7ae      	b.n	800b666 <__gethex+0x202>
 800b708:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800b70c:	42a8      	cmp	r0, r5
 800b70e:	dd72      	ble.n	800b7f6 <__gethex+0x392>
 800b710:	1b45      	subs	r5, r0, r5
 800b712:	42ae      	cmp	r6, r5
 800b714:	dc36      	bgt.n	800b784 <__gethex+0x320>
 800b716:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b71a:	2b02      	cmp	r3, #2
 800b71c:	d02a      	beq.n	800b774 <__gethex+0x310>
 800b71e:	2b03      	cmp	r3, #3
 800b720:	d02c      	beq.n	800b77c <__gethex+0x318>
 800b722:	2b01      	cmp	r3, #1
 800b724:	d11c      	bne.n	800b760 <__gethex+0x2fc>
 800b726:	42ae      	cmp	r6, r5
 800b728:	d11a      	bne.n	800b760 <__gethex+0x2fc>
 800b72a:	2e01      	cmp	r6, #1
 800b72c:	d112      	bne.n	800b754 <__gethex+0x2f0>
 800b72e:	9a04      	ldr	r2, [sp, #16]
 800b730:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800b734:	6013      	str	r3, [r2, #0]
 800b736:	2301      	movs	r3, #1
 800b738:	6123      	str	r3, [r4, #16]
 800b73a:	f8c9 3000 	str.w	r3, [r9]
 800b73e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b740:	2762      	movs	r7, #98	; 0x62
 800b742:	601c      	str	r4, [r3, #0]
 800b744:	e723      	b.n	800b58e <__gethex+0x12a>
 800b746:	bf00      	nop
 800b748:	0800eb88 	.word	0x0800eb88
 800b74c:	0800eb10 	.word	0x0800eb10
 800b750:	0800eb21 	.word	0x0800eb21
 800b754:	1e71      	subs	r1, r6, #1
 800b756:	4620      	mov	r0, r4
 800b758:	f000 fe6a 	bl	800c430 <__any_on>
 800b75c:	2800      	cmp	r0, #0
 800b75e:	d1e6      	bne.n	800b72e <__gethex+0x2ca>
 800b760:	ee18 0a10 	vmov	r0, s16
 800b764:	4621      	mov	r1, r4
 800b766:	f000 fa03 	bl	800bb70 <_Bfree>
 800b76a:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800b76c:	2300      	movs	r3, #0
 800b76e:	6013      	str	r3, [r2, #0]
 800b770:	2750      	movs	r7, #80	; 0x50
 800b772:	e70c      	b.n	800b58e <__gethex+0x12a>
 800b774:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b776:	2b00      	cmp	r3, #0
 800b778:	d1f2      	bne.n	800b760 <__gethex+0x2fc>
 800b77a:	e7d8      	b.n	800b72e <__gethex+0x2ca>
 800b77c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b77e:	2b00      	cmp	r3, #0
 800b780:	d1d5      	bne.n	800b72e <__gethex+0x2ca>
 800b782:	e7ed      	b.n	800b760 <__gethex+0x2fc>
 800b784:	1e6f      	subs	r7, r5, #1
 800b786:	f1ba 0f00 	cmp.w	sl, #0
 800b78a:	d131      	bne.n	800b7f0 <__gethex+0x38c>
 800b78c:	b127      	cbz	r7, 800b798 <__gethex+0x334>
 800b78e:	4639      	mov	r1, r7
 800b790:	4620      	mov	r0, r4
 800b792:	f000 fe4d 	bl	800c430 <__any_on>
 800b796:	4682      	mov	sl, r0
 800b798:	117b      	asrs	r3, r7, #5
 800b79a:	2101      	movs	r1, #1
 800b79c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800b7a0:	f007 071f 	and.w	r7, r7, #31
 800b7a4:	fa01 f707 	lsl.w	r7, r1, r7
 800b7a8:	421f      	tst	r7, r3
 800b7aa:	4629      	mov	r1, r5
 800b7ac:	4620      	mov	r0, r4
 800b7ae:	bf18      	it	ne
 800b7b0:	f04a 0a02 	orrne.w	sl, sl, #2
 800b7b4:	1b76      	subs	r6, r6, r5
 800b7b6:	f7ff fded 	bl	800b394 <rshift>
 800b7ba:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800b7be:	2702      	movs	r7, #2
 800b7c0:	f1ba 0f00 	cmp.w	sl, #0
 800b7c4:	d048      	beq.n	800b858 <__gethex+0x3f4>
 800b7c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b7ca:	2b02      	cmp	r3, #2
 800b7cc:	d015      	beq.n	800b7fa <__gethex+0x396>
 800b7ce:	2b03      	cmp	r3, #3
 800b7d0:	d017      	beq.n	800b802 <__gethex+0x39e>
 800b7d2:	2b01      	cmp	r3, #1
 800b7d4:	d109      	bne.n	800b7ea <__gethex+0x386>
 800b7d6:	f01a 0f02 	tst.w	sl, #2
 800b7da:	d006      	beq.n	800b7ea <__gethex+0x386>
 800b7dc:	f8d9 0000 	ldr.w	r0, [r9]
 800b7e0:	ea4a 0a00 	orr.w	sl, sl, r0
 800b7e4:	f01a 0f01 	tst.w	sl, #1
 800b7e8:	d10e      	bne.n	800b808 <__gethex+0x3a4>
 800b7ea:	f047 0710 	orr.w	r7, r7, #16
 800b7ee:	e033      	b.n	800b858 <__gethex+0x3f4>
 800b7f0:	f04f 0a01 	mov.w	sl, #1
 800b7f4:	e7d0      	b.n	800b798 <__gethex+0x334>
 800b7f6:	2701      	movs	r7, #1
 800b7f8:	e7e2      	b.n	800b7c0 <__gethex+0x35c>
 800b7fa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b7fc:	f1c3 0301 	rsb	r3, r3, #1
 800b800:	9315      	str	r3, [sp, #84]	; 0x54
 800b802:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800b804:	2b00      	cmp	r3, #0
 800b806:	d0f0      	beq.n	800b7ea <__gethex+0x386>
 800b808:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b80c:	f104 0314 	add.w	r3, r4, #20
 800b810:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b814:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b818:	f04f 0c00 	mov.w	ip, #0
 800b81c:	4618      	mov	r0, r3
 800b81e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b822:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b826:	d01c      	beq.n	800b862 <__gethex+0x3fe>
 800b828:	3201      	adds	r2, #1
 800b82a:	6002      	str	r2, [r0, #0]
 800b82c:	2f02      	cmp	r7, #2
 800b82e:	f104 0314 	add.w	r3, r4, #20
 800b832:	d13f      	bne.n	800b8b4 <__gethex+0x450>
 800b834:	f8d8 2000 	ldr.w	r2, [r8]
 800b838:	3a01      	subs	r2, #1
 800b83a:	42b2      	cmp	r2, r6
 800b83c:	d10a      	bne.n	800b854 <__gethex+0x3f0>
 800b83e:	1171      	asrs	r1, r6, #5
 800b840:	2201      	movs	r2, #1
 800b842:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b846:	f006 061f 	and.w	r6, r6, #31
 800b84a:	fa02 f606 	lsl.w	r6, r2, r6
 800b84e:	421e      	tst	r6, r3
 800b850:	bf18      	it	ne
 800b852:	4617      	movne	r7, r2
 800b854:	f047 0720 	orr.w	r7, r7, #32
 800b858:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b85a:	601c      	str	r4, [r3, #0]
 800b85c:	9b04      	ldr	r3, [sp, #16]
 800b85e:	601d      	str	r5, [r3, #0]
 800b860:	e695      	b.n	800b58e <__gethex+0x12a>
 800b862:	4299      	cmp	r1, r3
 800b864:	f843 cc04 	str.w	ip, [r3, #-4]
 800b868:	d8d8      	bhi.n	800b81c <__gethex+0x3b8>
 800b86a:	68a3      	ldr	r3, [r4, #8]
 800b86c:	459b      	cmp	fp, r3
 800b86e:	db19      	blt.n	800b8a4 <__gethex+0x440>
 800b870:	6861      	ldr	r1, [r4, #4]
 800b872:	ee18 0a10 	vmov	r0, s16
 800b876:	3101      	adds	r1, #1
 800b878:	f000 f93a 	bl	800baf0 <_Balloc>
 800b87c:	4681      	mov	r9, r0
 800b87e:	b918      	cbnz	r0, 800b888 <__gethex+0x424>
 800b880:	4b1a      	ldr	r3, [pc, #104]	; (800b8ec <__gethex+0x488>)
 800b882:	4602      	mov	r2, r0
 800b884:	2184      	movs	r1, #132	; 0x84
 800b886:	e6a8      	b.n	800b5da <__gethex+0x176>
 800b888:	6922      	ldr	r2, [r4, #16]
 800b88a:	3202      	adds	r2, #2
 800b88c:	f104 010c 	add.w	r1, r4, #12
 800b890:	0092      	lsls	r2, r2, #2
 800b892:	300c      	adds	r0, #12
 800b894:	f000 f91e 	bl	800bad4 <memcpy>
 800b898:	4621      	mov	r1, r4
 800b89a:	ee18 0a10 	vmov	r0, s16
 800b89e:	f000 f967 	bl	800bb70 <_Bfree>
 800b8a2:	464c      	mov	r4, r9
 800b8a4:	6923      	ldr	r3, [r4, #16]
 800b8a6:	1c5a      	adds	r2, r3, #1
 800b8a8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b8ac:	6122      	str	r2, [r4, #16]
 800b8ae:	2201      	movs	r2, #1
 800b8b0:	615a      	str	r2, [r3, #20]
 800b8b2:	e7bb      	b.n	800b82c <__gethex+0x3c8>
 800b8b4:	6922      	ldr	r2, [r4, #16]
 800b8b6:	455a      	cmp	r2, fp
 800b8b8:	dd0b      	ble.n	800b8d2 <__gethex+0x46e>
 800b8ba:	2101      	movs	r1, #1
 800b8bc:	4620      	mov	r0, r4
 800b8be:	f7ff fd69 	bl	800b394 <rshift>
 800b8c2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b8c6:	3501      	adds	r5, #1
 800b8c8:	42ab      	cmp	r3, r5
 800b8ca:	f6ff aed0 	blt.w	800b66e <__gethex+0x20a>
 800b8ce:	2701      	movs	r7, #1
 800b8d0:	e7c0      	b.n	800b854 <__gethex+0x3f0>
 800b8d2:	f016 061f 	ands.w	r6, r6, #31
 800b8d6:	d0fa      	beq.n	800b8ce <__gethex+0x46a>
 800b8d8:	4453      	add	r3, sl
 800b8da:	f1c6 0620 	rsb	r6, r6, #32
 800b8de:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b8e2:	f000 f9f7 	bl	800bcd4 <__hi0bits>
 800b8e6:	42b0      	cmp	r0, r6
 800b8e8:	dbe7      	blt.n	800b8ba <__gethex+0x456>
 800b8ea:	e7f0      	b.n	800b8ce <__gethex+0x46a>
 800b8ec:	0800eb10 	.word	0x0800eb10

0800b8f0 <L_shift>:
 800b8f0:	f1c2 0208 	rsb	r2, r2, #8
 800b8f4:	0092      	lsls	r2, r2, #2
 800b8f6:	b570      	push	{r4, r5, r6, lr}
 800b8f8:	f1c2 0620 	rsb	r6, r2, #32
 800b8fc:	6843      	ldr	r3, [r0, #4]
 800b8fe:	6804      	ldr	r4, [r0, #0]
 800b900:	fa03 f506 	lsl.w	r5, r3, r6
 800b904:	432c      	orrs	r4, r5
 800b906:	40d3      	lsrs	r3, r2
 800b908:	6004      	str	r4, [r0, #0]
 800b90a:	f840 3f04 	str.w	r3, [r0, #4]!
 800b90e:	4288      	cmp	r0, r1
 800b910:	d3f4      	bcc.n	800b8fc <L_shift+0xc>
 800b912:	bd70      	pop	{r4, r5, r6, pc}

0800b914 <__match>:
 800b914:	b530      	push	{r4, r5, lr}
 800b916:	6803      	ldr	r3, [r0, #0]
 800b918:	3301      	adds	r3, #1
 800b91a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b91e:	b914      	cbnz	r4, 800b926 <__match+0x12>
 800b920:	6003      	str	r3, [r0, #0]
 800b922:	2001      	movs	r0, #1
 800b924:	bd30      	pop	{r4, r5, pc}
 800b926:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b92a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800b92e:	2d19      	cmp	r5, #25
 800b930:	bf98      	it	ls
 800b932:	3220      	addls	r2, #32
 800b934:	42a2      	cmp	r2, r4
 800b936:	d0f0      	beq.n	800b91a <__match+0x6>
 800b938:	2000      	movs	r0, #0
 800b93a:	e7f3      	b.n	800b924 <__match+0x10>

0800b93c <__hexnan>:
 800b93c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b940:	680b      	ldr	r3, [r1, #0]
 800b942:	115e      	asrs	r6, r3, #5
 800b944:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b948:	f013 031f 	ands.w	r3, r3, #31
 800b94c:	b087      	sub	sp, #28
 800b94e:	bf18      	it	ne
 800b950:	3604      	addne	r6, #4
 800b952:	2500      	movs	r5, #0
 800b954:	1f37      	subs	r7, r6, #4
 800b956:	4690      	mov	r8, r2
 800b958:	6802      	ldr	r2, [r0, #0]
 800b95a:	9301      	str	r3, [sp, #4]
 800b95c:	4682      	mov	sl, r0
 800b95e:	f846 5c04 	str.w	r5, [r6, #-4]
 800b962:	46b9      	mov	r9, r7
 800b964:	463c      	mov	r4, r7
 800b966:	9502      	str	r5, [sp, #8]
 800b968:	46ab      	mov	fp, r5
 800b96a:	7851      	ldrb	r1, [r2, #1]
 800b96c:	1c53      	adds	r3, r2, #1
 800b96e:	9303      	str	r3, [sp, #12]
 800b970:	b341      	cbz	r1, 800b9c4 <__hexnan+0x88>
 800b972:	4608      	mov	r0, r1
 800b974:	9205      	str	r2, [sp, #20]
 800b976:	9104      	str	r1, [sp, #16]
 800b978:	f7ff fd5e 	bl	800b438 <__hexdig_fun>
 800b97c:	2800      	cmp	r0, #0
 800b97e:	d14f      	bne.n	800ba20 <__hexnan+0xe4>
 800b980:	9904      	ldr	r1, [sp, #16]
 800b982:	9a05      	ldr	r2, [sp, #20]
 800b984:	2920      	cmp	r1, #32
 800b986:	d818      	bhi.n	800b9ba <__hexnan+0x7e>
 800b988:	9b02      	ldr	r3, [sp, #8]
 800b98a:	459b      	cmp	fp, r3
 800b98c:	dd13      	ble.n	800b9b6 <__hexnan+0x7a>
 800b98e:	454c      	cmp	r4, r9
 800b990:	d206      	bcs.n	800b9a0 <__hexnan+0x64>
 800b992:	2d07      	cmp	r5, #7
 800b994:	dc04      	bgt.n	800b9a0 <__hexnan+0x64>
 800b996:	462a      	mov	r2, r5
 800b998:	4649      	mov	r1, r9
 800b99a:	4620      	mov	r0, r4
 800b99c:	f7ff ffa8 	bl	800b8f0 <L_shift>
 800b9a0:	4544      	cmp	r4, r8
 800b9a2:	d950      	bls.n	800ba46 <__hexnan+0x10a>
 800b9a4:	2300      	movs	r3, #0
 800b9a6:	f1a4 0904 	sub.w	r9, r4, #4
 800b9aa:	f844 3c04 	str.w	r3, [r4, #-4]
 800b9ae:	f8cd b008 	str.w	fp, [sp, #8]
 800b9b2:	464c      	mov	r4, r9
 800b9b4:	461d      	mov	r5, r3
 800b9b6:	9a03      	ldr	r2, [sp, #12]
 800b9b8:	e7d7      	b.n	800b96a <__hexnan+0x2e>
 800b9ba:	2929      	cmp	r1, #41	; 0x29
 800b9bc:	d156      	bne.n	800ba6c <__hexnan+0x130>
 800b9be:	3202      	adds	r2, #2
 800b9c0:	f8ca 2000 	str.w	r2, [sl]
 800b9c4:	f1bb 0f00 	cmp.w	fp, #0
 800b9c8:	d050      	beq.n	800ba6c <__hexnan+0x130>
 800b9ca:	454c      	cmp	r4, r9
 800b9cc:	d206      	bcs.n	800b9dc <__hexnan+0xa0>
 800b9ce:	2d07      	cmp	r5, #7
 800b9d0:	dc04      	bgt.n	800b9dc <__hexnan+0xa0>
 800b9d2:	462a      	mov	r2, r5
 800b9d4:	4649      	mov	r1, r9
 800b9d6:	4620      	mov	r0, r4
 800b9d8:	f7ff ff8a 	bl	800b8f0 <L_shift>
 800b9dc:	4544      	cmp	r4, r8
 800b9de:	d934      	bls.n	800ba4a <__hexnan+0x10e>
 800b9e0:	f1a8 0204 	sub.w	r2, r8, #4
 800b9e4:	4623      	mov	r3, r4
 800b9e6:	f853 1b04 	ldr.w	r1, [r3], #4
 800b9ea:	f842 1f04 	str.w	r1, [r2, #4]!
 800b9ee:	429f      	cmp	r7, r3
 800b9f0:	d2f9      	bcs.n	800b9e6 <__hexnan+0xaa>
 800b9f2:	1b3b      	subs	r3, r7, r4
 800b9f4:	f023 0303 	bic.w	r3, r3, #3
 800b9f8:	3304      	adds	r3, #4
 800b9fa:	3401      	adds	r4, #1
 800b9fc:	3e03      	subs	r6, #3
 800b9fe:	42b4      	cmp	r4, r6
 800ba00:	bf88      	it	hi
 800ba02:	2304      	movhi	r3, #4
 800ba04:	4443      	add	r3, r8
 800ba06:	2200      	movs	r2, #0
 800ba08:	f843 2b04 	str.w	r2, [r3], #4
 800ba0c:	429f      	cmp	r7, r3
 800ba0e:	d2fb      	bcs.n	800ba08 <__hexnan+0xcc>
 800ba10:	683b      	ldr	r3, [r7, #0]
 800ba12:	b91b      	cbnz	r3, 800ba1c <__hexnan+0xe0>
 800ba14:	4547      	cmp	r7, r8
 800ba16:	d127      	bne.n	800ba68 <__hexnan+0x12c>
 800ba18:	2301      	movs	r3, #1
 800ba1a:	603b      	str	r3, [r7, #0]
 800ba1c:	2005      	movs	r0, #5
 800ba1e:	e026      	b.n	800ba6e <__hexnan+0x132>
 800ba20:	3501      	adds	r5, #1
 800ba22:	2d08      	cmp	r5, #8
 800ba24:	f10b 0b01 	add.w	fp, fp, #1
 800ba28:	dd06      	ble.n	800ba38 <__hexnan+0xfc>
 800ba2a:	4544      	cmp	r4, r8
 800ba2c:	d9c3      	bls.n	800b9b6 <__hexnan+0x7a>
 800ba2e:	2300      	movs	r3, #0
 800ba30:	f844 3c04 	str.w	r3, [r4, #-4]
 800ba34:	2501      	movs	r5, #1
 800ba36:	3c04      	subs	r4, #4
 800ba38:	6822      	ldr	r2, [r4, #0]
 800ba3a:	f000 000f 	and.w	r0, r0, #15
 800ba3e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800ba42:	6022      	str	r2, [r4, #0]
 800ba44:	e7b7      	b.n	800b9b6 <__hexnan+0x7a>
 800ba46:	2508      	movs	r5, #8
 800ba48:	e7b5      	b.n	800b9b6 <__hexnan+0x7a>
 800ba4a:	9b01      	ldr	r3, [sp, #4]
 800ba4c:	2b00      	cmp	r3, #0
 800ba4e:	d0df      	beq.n	800ba10 <__hexnan+0xd4>
 800ba50:	f04f 32ff 	mov.w	r2, #4294967295
 800ba54:	f1c3 0320 	rsb	r3, r3, #32
 800ba58:	fa22 f303 	lsr.w	r3, r2, r3
 800ba5c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800ba60:	401a      	ands	r2, r3
 800ba62:	f846 2c04 	str.w	r2, [r6, #-4]
 800ba66:	e7d3      	b.n	800ba10 <__hexnan+0xd4>
 800ba68:	3f04      	subs	r7, #4
 800ba6a:	e7d1      	b.n	800ba10 <__hexnan+0xd4>
 800ba6c:	2004      	movs	r0, #4
 800ba6e:	b007      	add	sp, #28
 800ba70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ba74 <_localeconv_r>:
 800ba74:	4800      	ldr	r0, [pc, #0]	; (800ba78 <_localeconv_r+0x4>)
 800ba76:	4770      	bx	lr
 800ba78:	20000164 	.word	0x20000164

0800ba7c <_lseek_r>:
 800ba7c:	b538      	push	{r3, r4, r5, lr}
 800ba7e:	4d07      	ldr	r5, [pc, #28]	; (800ba9c <_lseek_r+0x20>)
 800ba80:	4604      	mov	r4, r0
 800ba82:	4608      	mov	r0, r1
 800ba84:	4611      	mov	r1, r2
 800ba86:	2200      	movs	r2, #0
 800ba88:	602a      	str	r2, [r5, #0]
 800ba8a:	461a      	mov	r2, r3
 800ba8c:	f7f7 faf6 	bl	800307c <_lseek>
 800ba90:	1c43      	adds	r3, r0, #1
 800ba92:	d102      	bne.n	800ba9a <_lseek_r+0x1e>
 800ba94:	682b      	ldr	r3, [r5, #0]
 800ba96:	b103      	cbz	r3, 800ba9a <_lseek_r+0x1e>
 800ba98:	6023      	str	r3, [r4, #0]
 800ba9a:	bd38      	pop	{r3, r4, r5, pc}
 800ba9c:	2000069c 	.word	0x2000069c

0800baa0 <malloc>:
 800baa0:	4b02      	ldr	r3, [pc, #8]	; (800baac <malloc+0xc>)
 800baa2:	4601      	mov	r1, r0
 800baa4:	6818      	ldr	r0, [r3, #0]
 800baa6:	f000 bd67 	b.w	800c578 <_malloc_r>
 800baaa:	bf00      	nop
 800baac:	2000000c 	.word	0x2000000c

0800bab0 <__ascii_mbtowc>:
 800bab0:	b082      	sub	sp, #8
 800bab2:	b901      	cbnz	r1, 800bab6 <__ascii_mbtowc+0x6>
 800bab4:	a901      	add	r1, sp, #4
 800bab6:	b142      	cbz	r2, 800baca <__ascii_mbtowc+0x1a>
 800bab8:	b14b      	cbz	r3, 800bace <__ascii_mbtowc+0x1e>
 800baba:	7813      	ldrb	r3, [r2, #0]
 800babc:	600b      	str	r3, [r1, #0]
 800babe:	7812      	ldrb	r2, [r2, #0]
 800bac0:	1e10      	subs	r0, r2, #0
 800bac2:	bf18      	it	ne
 800bac4:	2001      	movne	r0, #1
 800bac6:	b002      	add	sp, #8
 800bac8:	4770      	bx	lr
 800baca:	4610      	mov	r0, r2
 800bacc:	e7fb      	b.n	800bac6 <__ascii_mbtowc+0x16>
 800bace:	f06f 0001 	mvn.w	r0, #1
 800bad2:	e7f8      	b.n	800bac6 <__ascii_mbtowc+0x16>

0800bad4 <memcpy>:
 800bad4:	440a      	add	r2, r1
 800bad6:	4291      	cmp	r1, r2
 800bad8:	f100 33ff 	add.w	r3, r0, #4294967295
 800badc:	d100      	bne.n	800bae0 <memcpy+0xc>
 800bade:	4770      	bx	lr
 800bae0:	b510      	push	{r4, lr}
 800bae2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bae6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800baea:	4291      	cmp	r1, r2
 800baec:	d1f9      	bne.n	800bae2 <memcpy+0xe>
 800baee:	bd10      	pop	{r4, pc}

0800baf0 <_Balloc>:
 800baf0:	b570      	push	{r4, r5, r6, lr}
 800baf2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800baf4:	4604      	mov	r4, r0
 800baf6:	460d      	mov	r5, r1
 800baf8:	b976      	cbnz	r6, 800bb18 <_Balloc+0x28>
 800bafa:	2010      	movs	r0, #16
 800bafc:	f7ff ffd0 	bl	800baa0 <malloc>
 800bb00:	4602      	mov	r2, r0
 800bb02:	6260      	str	r0, [r4, #36]	; 0x24
 800bb04:	b920      	cbnz	r0, 800bb10 <_Balloc+0x20>
 800bb06:	4b18      	ldr	r3, [pc, #96]	; (800bb68 <_Balloc+0x78>)
 800bb08:	4818      	ldr	r0, [pc, #96]	; (800bb6c <_Balloc+0x7c>)
 800bb0a:	2166      	movs	r1, #102	; 0x66
 800bb0c:	f001 fb48 	bl	800d1a0 <__assert_func>
 800bb10:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb14:	6006      	str	r6, [r0, #0]
 800bb16:	60c6      	str	r6, [r0, #12]
 800bb18:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800bb1a:	68f3      	ldr	r3, [r6, #12]
 800bb1c:	b183      	cbz	r3, 800bb40 <_Balloc+0x50>
 800bb1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb20:	68db      	ldr	r3, [r3, #12]
 800bb22:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800bb26:	b9b8      	cbnz	r0, 800bb58 <_Balloc+0x68>
 800bb28:	2101      	movs	r1, #1
 800bb2a:	fa01 f605 	lsl.w	r6, r1, r5
 800bb2e:	1d72      	adds	r2, r6, #5
 800bb30:	0092      	lsls	r2, r2, #2
 800bb32:	4620      	mov	r0, r4
 800bb34:	f000 fc9d 	bl	800c472 <_calloc_r>
 800bb38:	b160      	cbz	r0, 800bb54 <_Balloc+0x64>
 800bb3a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800bb3e:	e00e      	b.n	800bb5e <_Balloc+0x6e>
 800bb40:	2221      	movs	r2, #33	; 0x21
 800bb42:	2104      	movs	r1, #4
 800bb44:	4620      	mov	r0, r4
 800bb46:	f000 fc94 	bl	800c472 <_calloc_r>
 800bb4a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bb4c:	60f0      	str	r0, [r6, #12]
 800bb4e:	68db      	ldr	r3, [r3, #12]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d1e4      	bne.n	800bb1e <_Balloc+0x2e>
 800bb54:	2000      	movs	r0, #0
 800bb56:	bd70      	pop	{r4, r5, r6, pc}
 800bb58:	6802      	ldr	r2, [r0, #0]
 800bb5a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800bb5e:	2300      	movs	r3, #0
 800bb60:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800bb64:	e7f7      	b.n	800bb56 <_Balloc+0x66>
 800bb66:	bf00      	nop
 800bb68:	0800ea9e 	.word	0x0800ea9e
 800bb6c:	0800eb9c 	.word	0x0800eb9c

0800bb70 <_Bfree>:
 800bb70:	b570      	push	{r4, r5, r6, lr}
 800bb72:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800bb74:	4605      	mov	r5, r0
 800bb76:	460c      	mov	r4, r1
 800bb78:	b976      	cbnz	r6, 800bb98 <_Bfree+0x28>
 800bb7a:	2010      	movs	r0, #16
 800bb7c:	f7ff ff90 	bl	800baa0 <malloc>
 800bb80:	4602      	mov	r2, r0
 800bb82:	6268      	str	r0, [r5, #36]	; 0x24
 800bb84:	b920      	cbnz	r0, 800bb90 <_Bfree+0x20>
 800bb86:	4b09      	ldr	r3, [pc, #36]	; (800bbac <_Bfree+0x3c>)
 800bb88:	4809      	ldr	r0, [pc, #36]	; (800bbb0 <_Bfree+0x40>)
 800bb8a:	218a      	movs	r1, #138	; 0x8a
 800bb8c:	f001 fb08 	bl	800d1a0 <__assert_func>
 800bb90:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800bb94:	6006      	str	r6, [r0, #0]
 800bb96:	60c6      	str	r6, [r0, #12]
 800bb98:	b13c      	cbz	r4, 800bbaa <_Bfree+0x3a>
 800bb9a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800bb9c:	6862      	ldr	r2, [r4, #4]
 800bb9e:	68db      	ldr	r3, [r3, #12]
 800bba0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800bba4:	6021      	str	r1, [r4, #0]
 800bba6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800bbaa:	bd70      	pop	{r4, r5, r6, pc}
 800bbac:	0800ea9e 	.word	0x0800ea9e
 800bbb0:	0800eb9c 	.word	0x0800eb9c

0800bbb4 <__multadd>:
 800bbb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbb8:	690d      	ldr	r5, [r1, #16]
 800bbba:	4607      	mov	r7, r0
 800bbbc:	460c      	mov	r4, r1
 800bbbe:	461e      	mov	r6, r3
 800bbc0:	f101 0c14 	add.w	ip, r1, #20
 800bbc4:	2000      	movs	r0, #0
 800bbc6:	f8dc 3000 	ldr.w	r3, [ip]
 800bbca:	b299      	uxth	r1, r3
 800bbcc:	fb02 6101 	mla	r1, r2, r1, r6
 800bbd0:	0c1e      	lsrs	r6, r3, #16
 800bbd2:	0c0b      	lsrs	r3, r1, #16
 800bbd4:	fb02 3306 	mla	r3, r2, r6, r3
 800bbd8:	b289      	uxth	r1, r1
 800bbda:	3001      	adds	r0, #1
 800bbdc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800bbe0:	4285      	cmp	r5, r0
 800bbe2:	f84c 1b04 	str.w	r1, [ip], #4
 800bbe6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800bbea:	dcec      	bgt.n	800bbc6 <__multadd+0x12>
 800bbec:	b30e      	cbz	r6, 800bc32 <__multadd+0x7e>
 800bbee:	68a3      	ldr	r3, [r4, #8]
 800bbf0:	42ab      	cmp	r3, r5
 800bbf2:	dc19      	bgt.n	800bc28 <__multadd+0x74>
 800bbf4:	6861      	ldr	r1, [r4, #4]
 800bbf6:	4638      	mov	r0, r7
 800bbf8:	3101      	adds	r1, #1
 800bbfa:	f7ff ff79 	bl	800baf0 <_Balloc>
 800bbfe:	4680      	mov	r8, r0
 800bc00:	b928      	cbnz	r0, 800bc0e <__multadd+0x5a>
 800bc02:	4602      	mov	r2, r0
 800bc04:	4b0c      	ldr	r3, [pc, #48]	; (800bc38 <__multadd+0x84>)
 800bc06:	480d      	ldr	r0, [pc, #52]	; (800bc3c <__multadd+0x88>)
 800bc08:	21b5      	movs	r1, #181	; 0xb5
 800bc0a:	f001 fac9 	bl	800d1a0 <__assert_func>
 800bc0e:	6922      	ldr	r2, [r4, #16]
 800bc10:	3202      	adds	r2, #2
 800bc12:	f104 010c 	add.w	r1, r4, #12
 800bc16:	0092      	lsls	r2, r2, #2
 800bc18:	300c      	adds	r0, #12
 800bc1a:	f7ff ff5b 	bl	800bad4 <memcpy>
 800bc1e:	4621      	mov	r1, r4
 800bc20:	4638      	mov	r0, r7
 800bc22:	f7ff ffa5 	bl	800bb70 <_Bfree>
 800bc26:	4644      	mov	r4, r8
 800bc28:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800bc2c:	3501      	adds	r5, #1
 800bc2e:	615e      	str	r6, [r3, #20]
 800bc30:	6125      	str	r5, [r4, #16]
 800bc32:	4620      	mov	r0, r4
 800bc34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bc38:	0800eb10 	.word	0x0800eb10
 800bc3c:	0800eb9c 	.word	0x0800eb9c

0800bc40 <__s2b>:
 800bc40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bc44:	460c      	mov	r4, r1
 800bc46:	4615      	mov	r5, r2
 800bc48:	461f      	mov	r7, r3
 800bc4a:	2209      	movs	r2, #9
 800bc4c:	3308      	adds	r3, #8
 800bc4e:	4606      	mov	r6, r0
 800bc50:	fb93 f3f2 	sdiv	r3, r3, r2
 800bc54:	2100      	movs	r1, #0
 800bc56:	2201      	movs	r2, #1
 800bc58:	429a      	cmp	r2, r3
 800bc5a:	db09      	blt.n	800bc70 <__s2b+0x30>
 800bc5c:	4630      	mov	r0, r6
 800bc5e:	f7ff ff47 	bl	800baf0 <_Balloc>
 800bc62:	b940      	cbnz	r0, 800bc76 <__s2b+0x36>
 800bc64:	4602      	mov	r2, r0
 800bc66:	4b19      	ldr	r3, [pc, #100]	; (800bccc <__s2b+0x8c>)
 800bc68:	4819      	ldr	r0, [pc, #100]	; (800bcd0 <__s2b+0x90>)
 800bc6a:	21ce      	movs	r1, #206	; 0xce
 800bc6c:	f001 fa98 	bl	800d1a0 <__assert_func>
 800bc70:	0052      	lsls	r2, r2, #1
 800bc72:	3101      	adds	r1, #1
 800bc74:	e7f0      	b.n	800bc58 <__s2b+0x18>
 800bc76:	9b08      	ldr	r3, [sp, #32]
 800bc78:	6143      	str	r3, [r0, #20]
 800bc7a:	2d09      	cmp	r5, #9
 800bc7c:	f04f 0301 	mov.w	r3, #1
 800bc80:	6103      	str	r3, [r0, #16]
 800bc82:	dd16      	ble.n	800bcb2 <__s2b+0x72>
 800bc84:	f104 0909 	add.w	r9, r4, #9
 800bc88:	46c8      	mov	r8, r9
 800bc8a:	442c      	add	r4, r5
 800bc8c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800bc90:	4601      	mov	r1, r0
 800bc92:	3b30      	subs	r3, #48	; 0x30
 800bc94:	220a      	movs	r2, #10
 800bc96:	4630      	mov	r0, r6
 800bc98:	f7ff ff8c 	bl	800bbb4 <__multadd>
 800bc9c:	45a0      	cmp	r8, r4
 800bc9e:	d1f5      	bne.n	800bc8c <__s2b+0x4c>
 800bca0:	f1a5 0408 	sub.w	r4, r5, #8
 800bca4:	444c      	add	r4, r9
 800bca6:	1b2d      	subs	r5, r5, r4
 800bca8:	1963      	adds	r3, r4, r5
 800bcaa:	42bb      	cmp	r3, r7
 800bcac:	db04      	blt.n	800bcb8 <__s2b+0x78>
 800bcae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bcb2:	340a      	adds	r4, #10
 800bcb4:	2509      	movs	r5, #9
 800bcb6:	e7f6      	b.n	800bca6 <__s2b+0x66>
 800bcb8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800bcbc:	4601      	mov	r1, r0
 800bcbe:	3b30      	subs	r3, #48	; 0x30
 800bcc0:	220a      	movs	r2, #10
 800bcc2:	4630      	mov	r0, r6
 800bcc4:	f7ff ff76 	bl	800bbb4 <__multadd>
 800bcc8:	e7ee      	b.n	800bca8 <__s2b+0x68>
 800bcca:	bf00      	nop
 800bccc:	0800eb10 	.word	0x0800eb10
 800bcd0:	0800eb9c 	.word	0x0800eb9c

0800bcd4 <__hi0bits>:
 800bcd4:	0c03      	lsrs	r3, r0, #16
 800bcd6:	041b      	lsls	r3, r3, #16
 800bcd8:	b9d3      	cbnz	r3, 800bd10 <__hi0bits+0x3c>
 800bcda:	0400      	lsls	r0, r0, #16
 800bcdc:	2310      	movs	r3, #16
 800bcde:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800bce2:	bf04      	itt	eq
 800bce4:	0200      	lsleq	r0, r0, #8
 800bce6:	3308      	addeq	r3, #8
 800bce8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800bcec:	bf04      	itt	eq
 800bcee:	0100      	lsleq	r0, r0, #4
 800bcf0:	3304      	addeq	r3, #4
 800bcf2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800bcf6:	bf04      	itt	eq
 800bcf8:	0080      	lsleq	r0, r0, #2
 800bcfa:	3302      	addeq	r3, #2
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	db05      	blt.n	800bd0c <__hi0bits+0x38>
 800bd00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800bd04:	f103 0301 	add.w	r3, r3, #1
 800bd08:	bf08      	it	eq
 800bd0a:	2320      	moveq	r3, #32
 800bd0c:	4618      	mov	r0, r3
 800bd0e:	4770      	bx	lr
 800bd10:	2300      	movs	r3, #0
 800bd12:	e7e4      	b.n	800bcde <__hi0bits+0xa>

0800bd14 <__lo0bits>:
 800bd14:	6803      	ldr	r3, [r0, #0]
 800bd16:	f013 0207 	ands.w	r2, r3, #7
 800bd1a:	4601      	mov	r1, r0
 800bd1c:	d00b      	beq.n	800bd36 <__lo0bits+0x22>
 800bd1e:	07da      	lsls	r2, r3, #31
 800bd20:	d423      	bmi.n	800bd6a <__lo0bits+0x56>
 800bd22:	0798      	lsls	r0, r3, #30
 800bd24:	bf49      	itett	mi
 800bd26:	085b      	lsrmi	r3, r3, #1
 800bd28:	089b      	lsrpl	r3, r3, #2
 800bd2a:	2001      	movmi	r0, #1
 800bd2c:	600b      	strmi	r3, [r1, #0]
 800bd2e:	bf5c      	itt	pl
 800bd30:	600b      	strpl	r3, [r1, #0]
 800bd32:	2002      	movpl	r0, #2
 800bd34:	4770      	bx	lr
 800bd36:	b298      	uxth	r0, r3
 800bd38:	b9a8      	cbnz	r0, 800bd66 <__lo0bits+0x52>
 800bd3a:	0c1b      	lsrs	r3, r3, #16
 800bd3c:	2010      	movs	r0, #16
 800bd3e:	b2da      	uxtb	r2, r3
 800bd40:	b90a      	cbnz	r2, 800bd46 <__lo0bits+0x32>
 800bd42:	3008      	adds	r0, #8
 800bd44:	0a1b      	lsrs	r3, r3, #8
 800bd46:	071a      	lsls	r2, r3, #28
 800bd48:	bf04      	itt	eq
 800bd4a:	091b      	lsreq	r3, r3, #4
 800bd4c:	3004      	addeq	r0, #4
 800bd4e:	079a      	lsls	r2, r3, #30
 800bd50:	bf04      	itt	eq
 800bd52:	089b      	lsreq	r3, r3, #2
 800bd54:	3002      	addeq	r0, #2
 800bd56:	07da      	lsls	r2, r3, #31
 800bd58:	d403      	bmi.n	800bd62 <__lo0bits+0x4e>
 800bd5a:	085b      	lsrs	r3, r3, #1
 800bd5c:	f100 0001 	add.w	r0, r0, #1
 800bd60:	d005      	beq.n	800bd6e <__lo0bits+0x5a>
 800bd62:	600b      	str	r3, [r1, #0]
 800bd64:	4770      	bx	lr
 800bd66:	4610      	mov	r0, r2
 800bd68:	e7e9      	b.n	800bd3e <__lo0bits+0x2a>
 800bd6a:	2000      	movs	r0, #0
 800bd6c:	4770      	bx	lr
 800bd6e:	2020      	movs	r0, #32
 800bd70:	4770      	bx	lr
	...

0800bd74 <__i2b>:
 800bd74:	b510      	push	{r4, lr}
 800bd76:	460c      	mov	r4, r1
 800bd78:	2101      	movs	r1, #1
 800bd7a:	f7ff feb9 	bl	800baf0 <_Balloc>
 800bd7e:	4602      	mov	r2, r0
 800bd80:	b928      	cbnz	r0, 800bd8e <__i2b+0x1a>
 800bd82:	4b05      	ldr	r3, [pc, #20]	; (800bd98 <__i2b+0x24>)
 800bd84:	4805      	ldr	r0, [pc, #20]	; (800bd9c <__i2b+0x28>)
 800bd86:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800bd8a:	f001 fa09 	bl	800d1a0 <__assert_func>
 800bd8e:	2301      	movs	r3, #1
 800bd90:	6144      	str	r4, [r0, #20]
 800bd92:	6103      	str	r3, [r0, #16]
 800bd94:	bd10      	pop	{r4, pc}
 800bd96:	bf00      	nop
 800bd98:	0800eb10 	.word	0x0800eb10
 800bd9c:	0800eb9c 	.word	0x0800eb9c

0800bda0 <__multiply>:
 800bda0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bda4:	4691      	mov	r9, r2
 800bda6:	690a      	ldr	r2, [r1, #16]
 800bda8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800bdac:	429a      	cmp	r2, r3
 800bdae:	bfb8      	it	lt
 800bdb0:	460b      	movlt	r3, r1
 800bdb2:	460c      	mov	r4, r1
 800bdb4:	bfbc      	itt	lt
 800bdb6:	464c      	movlt	r4, r9
 800bdb8:	4699      	movlt	r9, r3
 800bdba:	6927      	ldr	r7, [r4, #16]
 800bdbc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800bdc0:	68a3      	ldr	r3, [r4, #8]
 800bdc2:	6861      	ldr	r1, [r4, #4]
 800bdc4:	eb07 060a 	add.w	r6, r7, sl
 800bdc8:	42b3      	cmp	r3, r6
 800bdca:	b085      	sub	sp, #20
 800bdcc:	bfb8      	it	lt
 800bdce:	3101      	addlt	r1, #1
 800bdd0:	f7ff fe8e 	bl	800baf0 <_Balloc>
 800bdd4:	b930      	cbnz	r0, 800bde4 <__multiply+0x44>
 800bdd6:	4602      	mov	r2, r0
 800bdd8:	4b44      	ldr	r3, [pc, #272]	; (800beec <__multiply+0x14c>)
 800bdda:	4845      	ldr	r0, [pc, #276]	; (800bef0 <__multiply+0x150>)
 800bddc:	f240 115d 	movw	r1, #349	; 0x15d
 800bde0:	f001 f9de 	bl	800d1a0 <__assert_func>
 800bde4:	f100 0514 	add.w	r5, r0, #20
 800bde8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800bdec:	462b      	mov	r3, r5
 800bdee:	2200      	movs	r2, #0
 800bdf0:	4543      	cmp	r3, r8
 800bdf2:	d321      	bcc.n	800be38 <__multiply+0x98>
 800bdf4:	f104 0314 	add.w	r3, r4, #20
 800bdf8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800bdfc:	f109 0314 	add.w	r3, r9, #20
 800be00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800be04:	9202      	str	r2, [sp, #8]
 800be06:	1b3a      	subs	r2, r7, r4
 800be08:	3a15      	subs	r2, #21
 800be0a:	f022 0203 	bic.w	r2, r2, #3
 800be0e:	3204      	adds	r2, #4
 800be10:	f104 0115 	add.w	r1, r4, #21
 800be14:	428f      	cmp	r7, r1
 800be16:	bf38      	it	cc
 800be18:	2204      	movcc	r2, #4
 800be1a:	9201      	str	r2, [sp, #4]
 800be1c:	9a02      	ldr	r2, [sp, #8]
 800be1e:	9303      	str	r3, [sp, #12]
 800be20:	429a      	cmp	r2, r3
 800be22:	d80c      	bhi.n	800be3e <__multiply+0x9e>
 800be24:	2e00      	cmp	r6, #0
 800be26:	dd03      	ble.n	800be30 <__multiply+0x90>
 800be28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d05a      	beq.n	800bee6 <__multiply+0x146>
 800be30:	6106      	str	r6, [r0, #16]
 800be32:	b005      	add	sp, #20
 800be34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be38:	f843 2b04 	str.w	r2, [r3], #4
 800be3c:	e7d8      	b.n	800bdf0 <__multiply+0x50>
 800be3e:	f8b3 a000 	ldrh.w	sl, [r3]
 800be42:	f1ba 0f00 	cmp.w	sl, #0
 800be46:	d024      	beq.n	800be92 <__multiply+0xf2>
 800be48:	f104 0e14 	add.w	lr, r4, #20
 800be4c:	46a9      	mov	r9, r5
 800be4e:	f04f 0c00 	mov.w	ip, #0
 800be52:	f85e 2b04 	ldr.w	r2, [lr], #4
 800be56:	f8d9 1000 	ldr.w	r1, [r9]
 800be5a:	fa1f fb82 	uxth.w	fp, r2
 800be5e:	b289      	uxth	r1, r1
 800be60:	fb0a 110b 	mla	r1, sl, fp, r1
 800be64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800be68:	f8d9 2000 	ldr.w	r2, [r9]
 800be6c:	4461      	add	r1, ip
 800be6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800be72:	fb0a c20b 	mla	r2, sl, fp, ip
 800be76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800be7a:	b289      	uxth	r1, r1
 800be7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800be80:	4577      	cmp	r7, lr
 800be82:	f849 1b04 	str.w	r1, [r9], #4
 800be86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800be8a:	d8e2      	bhi.n	800be52 <__multiply+0xb2>
 800be8c:	9a01      	ldr	r2, [sp, #4]
 800be8e:	f845 c002 	str.w	ip, [r5, r2]
 800be92:	9a03      	ldr	r2, [sp, #12]
 800be94:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800be98:	3304      	adds	r3, #4
 800be9a:	f1b9 0f00 	cmp.w	r9, #0
 800be9e:	d020      	beq.n	800bee2 <__multiply+0x142>
 800bea0:	6829      	ldr	r1, [r5, #0]
 800bea2:	f104 0c14 	add.w	ip, r4, #20
 800bea6:	46ae      	mov	lr, r5
 800bea8:	f04f 0a00 	mov.w	sl, #0
 800beac:	f8bc b000 	ldrh.w	fp, [ip]
 800beb0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800beb4:	fb09 220b 	mla	r2, r9, fp, r2
 800beb8:	4492      	add	sl, r2
 800beba:	b289      	uxth	r1, r1
 800bebc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800bec0:	f84e 1b04 	str.w	r1, [lr], #4
 800bec4:	f85c 2b04 	ldr.w	r2, [ip], #4
 800bec8:	f8be 1000 	ldrh.w	r1, [lr]
 800becc:	0c12      	lsrs	r2, r2, #16
 800bece:	fb09 1102 	mla	r1, r9, r2, r1
 800bed2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800bed6:	4567      	cmp	r7, ip
 800bed8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800bedc:	d8e6      	bhi.n	800beac <__multiply+0x10c>
 800bede:	9a01      	ldr	r2, [sp, #4]
 800bee0:	50a9      	str	r1, [r5, r2]
 800bee2:	3504      	adds	r5, #4
 800bee4:	e79a      	b.n	800be1c <__multiply+0x7c>
 800bee6:	3e01      	subs	r6, #1
 800bee8:	e79c      	b.n	800be24 <__multiply+0x84>
 800beea:	bf00      	nop
 800beec:	0800eb10 	.word	0x0800eb10
 800bef0:	0800eb9c 	.word	0x0800eb9c

0800bef4 <__pow5mult>:
 800bef4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bef8:	4615      	mov	r5, r2
 800befa:	f012 0203 	ands.w	r2, r2, #3
 800befe:	4606      	mov	r6, r0
 800bf00:	460f      	mov	r7, r1
 800bf02:	d007      	beq.n	800bf14 <__pow5mult+0x20>
 800bf04:	4c25      	ldr	r4, [pc, #148]	; (800bf9c <__pow5mult+0xa8>)
 800bf06:	3a01      	subs	r2, #1
 800bf08:	2300      	movs	r3, #0
 800bf0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bf0e:	f7ff fe51 	bl	800bbb4 <__multadd>
 800bf12:	4607      	mov	r7, r0
 800bf14:	10ad      	asrs	r5, r5, #2
 800bf16:	d03d      	beq.n	800bf94 <__pow5mult+0xa0>
 800bf18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bf1a:	b97c      	cbnz	r4, 800bf3c <__pow5mult+0x48>
 800bf1c:	2010      	movs	r0, #16
 800bf1e:	f7ff fdbf 	bl	800baa0 <malloc>
 800bf22:	4602      	mov	r2, r0
 800bf24:	6270      	str	r0, [r6, #36]	; 0x24
 800bf26:	b928      	cbnz	r0, 800bf34 <__pow5mult+0x40>
 800bf28:	4b1d      	ldr	r3, [pc, #116]	; (800bfa0 <__pow5mult+0xac>)
 800bf2a:	481e      	ldr	r0, [pc, #120]	; (800bfa4 <__pow5mult+0xb0>)
 800bf2c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800bf30:	f001 f936 	bl	800d1a0 <__assert_func>
 800bf34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bf38:	6004      	str	r4, [r0, #0]
 800bf3a:	60c4      	str	r4, [r0, #12]
 800bf3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bf40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bf44:	b94c      	cbnz	r4, 800bf5a <__pow5mult+0x66>
 800bf46:	f240 2171 	movw	r1, #625	; 0x271
 800bf4a:	4630      	mov	r0, r6
 800bf4c:	f7ff ff12 	bl	800bd74 <__i2b>
 800bf50:	2300      	movs	r3, #0
 800bf52:	f8c8 0008 	str.w	r0, [r8, #8]
 800bf56:	4604      	mov	r4, r0
 800bf58:	6003      	str	r3, [r0, #0]
 800bf5a:	f04f 0900 	mov.w	r9, #0
 800bf5e:	07eb      	lsls	r3, r5, #31
 800bf60:	d50a      	bpl.n	800bf78 <__pow5mult+0x84>
 800bf62:	4639      	mov	r1, r7
 800bf64:	4622      	mov	r2, r4
 800bf66:	4630      	mov	r0, r6
 800bf68:	f7ff ff1a 	bl	800bda0 <__multiply>
 800bf6c:	4639      	mov	r1, r7
 800bf6e:	4680      	mov	r8, r0
 800bf70:	4630      	mov	r0, r6
 800bf72:	f7ff fdfd 	bl	800bb70 <_Bfree>
 800bf76:	4647      	mov	r7, r8
 800bf78:	106d      	asrs	r5, r5, #1
 800bf7a:	d00b      	beq.n	800bf94 <__pow5mult+0xa0>
 800bf7c:	6820      	ldr	r0, [r4, #0]
 800bf7e:	b938      	cbnz	r0, 800bf90 <__pow5mult+0x9c>
 800bf80:	4622      	mov	r2, r4
 800bf82:	4621      	mov	r1, r4
 800bf84:	4630      	mov	r0, r6
 800bf86:	f7ff ff0b 	bl	800bda0 <__multiply>
 800bf8a:	6020      	str	r0, [r4, #0]
 800bf8c:	f8c0 9000 	str.w	r9, [r0]
 800bf90:	4604      	mov	r4, r0
 800bf92:	e7e4      	b.n	800bf5e <__pow5mult+0x6a>
 800bf94:	4638      	mov	r0, r7
 800bf96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bf9a:	bf00      	nop
 800bf9c:	0800ece8 	.word	0x0800ece8
 800bfa0:	0800ea9e 	.word	0x0800ea9e
 800bfa4:	0800eb9c 	.word	0x0800eb9c

0800bfa8 <__lshift>:
 800bfa8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bfac:	460c      	mov	r4, r1
 800bfae:	6849      	ldr	r1, [r1, #4]
 800bfb0:	6923      	ldr	r3, [r4, #16]
 800bfb2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800bfb6:	68a3      	ldr	r3, [r4, #8]
 800bfb8:	4607      	mov	r7, r0
 800bfba:	4691      	mov	r9, r2
 800bfbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bfc0:	f108 0601 	add.w	r6, r8, #1
 800bfc4:	42b3      	cmp	r3, r6
 800bfc6:	db0b      	blt.n	800bfe0 <__lshift+0x38>
 800bfc8:	4638      	mov	r0, r7
 800bfca:	f7ff fd91 	bl	800baf0 <_Balloc>
 800bfce:	4605      	mov	r5, r0
 800bfd0:	b948      	cbnz	r0, 800bfe6 <__lshift+0x3e>
 800bfd2:	4602      	mov	r2, r0
 800bfd4:	4b2a      	ldr	r3, [pc, #168]	; (800c080 <__lshift+0xd8>)
 800bfd6:	482b      	ldr	r0, [pc, #172]	; (800c084 <__lshift+0xdc>)
 800bfd8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800bfdc:	f001 f8e0 	bl	800d1a0 <__assert_func>
 800bfe0:	3101      	adds	r1, #1
 800bfe2:	005b      	lsls	r3, r3, #1
 800bfe4:	e7ee      	b.n	800bfc4 <__lshift+0x1c>
 800bfe6:	2300      	movs	r3, #0
 800bfe8:	f100 0114 	add.w	r1, r0, #20
 800bfec:	f100 0210 	add.w	r2, r0, #16
 800bff0:	4618      	mov	r0, r3
 800bff2:	4553      	cmp	r3, sl
 800bff4:	db37      	blt.n	800c066 <__lshift+0xbe>
 800bff6:	6920      	ldr	r0, [r4, #16]
 800bff8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bffc:	f104 0314 	add.w	r3, r4, #20
 800c000:	f019 091f 	ands.w	r9, r9, #31
 800c004:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800c008:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800c00c:	d02f      	beq.n	800c06e <__lshift+0xc6>
 800c00e:	f1c9 0e20 	rsb	lr, r9, #32
 800c012:	468a      	mov	sl, r1
 800c014:	f04f 0c00 	mov.w	ip, #0
 800c018:	681a      	ldr	r2, [r3, #0]
 800c01a:	fa02 f209 	lsl.w	r2, r2, r9
 800c01e:	ea42 020c 	orr.w	r2, r2, ip
 800c022:	f84a 2b04 	str.w	r2, [sl], #4
 800c026:	f853 2b04 	ldr.w	r2, [r3], #4
 800c02a:	4298      	cmp	r0, r3
 800c02c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800c030:	d8f2      	bhi.n	800c018 <__lshift+0x70>
 800c032:	1b03      	subs	r3, r0, r4
 800c034:	3b15      	subs	r3, #21
 800c036:	f023 0303 	bic.w	r3, r3, #3
 800c03a:	3304      	adds	r3, #4
 800c03c:	f104 0215 	add.w	r2, r4, #21
 800c040:	4290      	cmp	r0, r2
 800c042:	bf38      	it	cc
 800c044:	2304      	movcc	r3, #4
 800c046:	f841 c003 	str.w	ip, [r1, r3]
 800c04a:	f1bc 0f00 	cmp.w	ip, #0
 800c04e:	d001      	beq.n	800c054 <__lshift+0xac>
 800c050:	f108 0602 	add.w	r6, r8, #2
 800c054:	3e01      	subs	r6, #1
 800c056:	4638      	mov	r0, r7
 800c058:	612e      	str	r6, [r5, #16]
 800c05a:	4621      	mov	r1, r4
 800c05c:	f7ff fd88 	bl	800bb70 <_Bfree>
 800c060:	4628      	mov	r0, r5
 800c062:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c066:	f842 0f04 	str.w	r0, [r2, #4]!
 800c06a:	3301      	adds	r3, #1
 800c06c:	e7c1      	b.n	800bff2 <__lshift+0x4a>
 800c06e:	3904      	subs	r1, #4
 800c070:	f853 2b04 	ldr.w	r2, [r3], #4
 800c074:	f841 2f04 	str.w	r2, [r1, #4]!
 800c078:	4298      	cmp	r0, r3
 800c07a:	d8f9      	bhi.n	800c070 <__lshift+0xc8>
 800c07c:	e7ea      	b.n	800c054 <__lshift+0xac>
 800c07e:	bf00      	nop
 800c080:	0800eb10 	.word	0x0800eb10
 800c084:	0800eb9c 	.word	0x0800eb9c

0800c088 <__mcmp>:
 800c088:	b530      	push	{r4, r5, lr}
 800c08a:	6902      	ldr	r2, [r0, #16]
 800c08c:	690c      	ldr	r4, [r1, #16]
 800c08e:	1b12      	subs	r2, r2, r4
 800c090:	d10e      	bne.n	800c0b0 <__mcmp+0x28>
 800c092:	f100 0314 	add.w	r3, r0, #20
 800c096:	3114      	adds	r1, #20
 800c098:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800c09c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800c0a0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800c0a4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800c0a8:	42a5      	cmp	r5, r4
 800c0aa:	d003      	beq.n	800c0b4 <__mcmp+0x2c>
 800c0ac:	d305      	bcc.n	800c0ba <__mcmp+0x32>
 800c0ae:	2201      	movs	r2, #1
 800c0b0:	4610      	mov	r0, r2
 800c0b2:	bd30      	pop	{r4, r5, pc}
 800c0b4:	4283      	cmp	r3, r0
 800c0b6:	d3f3      	bcc.n	800c0a0 <__mcmp+0x18>
 800c0b8:	e7fa      	b.n	800c0b0 <__mcmp+0x28>
 800c0ba:	f04f 32ff 	mov.w	r2, #4294967295
 800c0be:	e7f7      	b.n	800c0b0 <__mcmp+0x28>

0800c0c0 <__mdiff>:
 800c0c0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0c4:	460c      	mov	r4, r1
 800c0c6:	4606      	mov	r6, r0
 800c0c8:	4611      	mov	r1, r2
 800c0ca:	4620      	mov	r0, r4
 800c0cc:	4690      	mov	r8, r2
 800c0ce:	f7ff ffdb 	bl	800c088 <__mcmp>
 800c0d2:	1e05      	subs	r5, r0, #0
 800c0d4:	d110      	bne.n	800c0f8 <__mdiff+0x38>
 800c0d6:	4629      	mov	r1, r5
 800c0d8:	4630      	mov	r0, r6
 800c0da:	f7ff fd09 	bl	800baf0 <_Balloc>
 800c0de:	b930      	cbnz	r0, 800c0ee <__mdiff+0x2e>
 800c0e0:	4b3a      	ldr	r3, [pc, #232]	; (800c1cc <__mdiff+0x10c>)
 800c0e2:	4602      	mov	r2, r0
 800c0e4:	f240 2132 	movw	r1, #562	; 0x232
 800c0e8:	4839      	ldr	r0, [pc, #228]	; (800c1d0 <__mdiff+0x110>)
 800c0ea:	f001 f859 	bl	800d1a0 <__assert_func>
 800c0ee:	2301      	movs	r3, #1
 800c0f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800c0f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0f8:	bfa4      	itt	ge
 800c0fa:	4643      	movge	r3, r8
 800c0fc:	46a0      	movge	r8, r4
 800c0fe:	4630      	mov	r0, r6
 800c100:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800c104:	bfa6      	itte	ge
 800c106:	461c      	movge	r4, r3
 800c108:	2500      	movge	r5, #0
 800c10a:	2501      	movlt	r5, #1
 800c10c:	f7ff fcf0 	bl	800baf0 <_Balloc>
 800c110:	b920      	cbnz	r0, 800c11c <__mdiff+0x5c>
 800c112:	4b2e      	ldr	r3, [pc, #184]	; (800c1cc <__mdiff+0x10c>)
 800c114:	4602      	mov	r2, r0
 800c116:	f44f 7110 	mov.w	r1, #576	; 0x240
 800c11a:	e7e5      	b.n	800c0e8 <__mdiff+0x28>
 800c11c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800c120:	6926      	ldr	r6, [r4, #16]
 800c122:	60c5      	str	r5, [r0, #12]
 800c124:	f104 0914 	add.w	r9, r4, #20
 800c128:	f108 0514 	add.w	r5, r8, #20
 800c12c:	f100 0e14 	add.w	lr, r0, #20
 800c130:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800c134:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800c138:	f108 0210 	add.w	r2, r8, #16
 800c13c:	46f2      	mov	sl, lr
 800c13e:	2100      	movs	r1, #0
 800c140:	f859 3b04 	ldr.w	r3, [r9], #4
 800c144:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800c148:	fa1f f883 	uxth.w	r8, r3
 800c14c:	fa11 f18b 	uxtah	r1, r1, fp
 800c150:	0c1b      	lsrs	r3, r3, #16
 800c152:	eba1 0808 	sub.w	r8, r1, r8
 800c156:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800c15a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800c15e:	fa1f f888 	uxth.w	r8, r8
 800c162:	1419      	asrs	r1, r3, #16
 800c164:	454e      	cmp	r6, r9
 800c166:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800c16a:	f84a 3b04 	str.w	r3, [sl], #4
 800c16e:	d8e7      	bhi.n	800c140 <__mdiff+0x80>
 800c170:	1b33      	subs	r3, r6, r4
 800c172:	3b15      	subs	r3, #21
 800c174:	f023 0303 	bic.w	r3, r3, #3
 800c178:	3304      	adds	r3, #4
 800c17a:	3415      	adds	r4, #21
 800c17c:	42a6      	cmp	r6, r4
 800c17e:	bf38      	it	cc
 800c180:	2304      	movcc	r3, #4
 800c182:	441d      	add	r5, r3
 800c184:	4473      	add	r3, lr
 800c186:	469e      	mov	lr, r3
 800c188:	462e      	mov	r6, r5
 800c18a:	4566      	cmp	r6, ip
 800c18c:	d30e      	bcc.n	800c1ac <__mdiff+0xec>
 800c18e:	f10c 0203 	add.w	r2, ip, #3
 800c192:	1b52      	subs	r2, r2, r5
 800c194:	f022 0203 	bic.w	r2, r2, #3
 800c198:	3d03      	subs	r5, #3
 800c19a:	45ac      	cmp	ip, r5
 800c19c:	bf38      	it	cc
 800c19e:	2200      	movcc	r2, #0
 800c1a0:	441a      	add	r2, r3
 800c1a2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800c1a6:	b17b      	cbz	r3, 800c1c8 <__mdiff+0x108>
 800c1a8:	6107      	str	r7, [r0, #16]
 800c1aa:	e7a3      	b.n	800c0f4 <__mdiff+0x34>
 800c1ac:	f856 8b04 	ldr.w	r8, [r6], #4
 800c1b0:	fa11 f288 	uxtah	r2, r1, r8
 800c1b4:	1414      	asrs	r4, r2, #16
 800c1b6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800c1ba:	b292      	uxth	r2, r2
 800c1bc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800c1c0:	f84e 2b04 	str.w	r2, [lr], #4
 800c1c4:	1421      	asrs	r1, r4, #16
 800c1c6:	e7e0      	b.n	800c18a <__mdiff+0xca>
 800c1c8:	3f01      	subs	r7, #1
 800c1ca:	e7ea      	b.n	800c1a2 <__mdiff+0xe2>
 800c1cc:	0800eb10 	.word	0x0800eb10
 800c1d0:	0800eb9c 	.word	0x0800eb9c

0800c1d4 <__ulp>:
 800c1d4:	b082      	sub	sp, #8
 800c1d6:	ed8d 0b00 	vstr	d0, [sp]
 800c1da:	9b01      	ldr	r3, [sp, #4]
 800c1dc:	4912      	ldr	r1, [pc, #72]	; (800c228 <__ulp+0x54>)
 800c1de:	4019      	ands	r1, r3
 800c1e0:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800c1e4:	2900      	cmp	r1, #0
 800c1e6:	dd05      	ble.n	800c1f4 <__ulp+0x20>
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	460b      	mov	r3, r1
 800c1ec:	ec43 2b10 	vmov	d0, r2, r3
 800c1f0:	b002      	add	sp, #8
 800c1f2:	4770      	bx	lr
 800c1f4:	4249      	negs	r1, r1
 800c1f6:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800c1fa:	ea4f 5021 	mov.w	r0, r1, asr #20
 800c1fe:	f04f 0200 	mov.w	r2, #0
 800c202:	f04f 0300 	mov.w	r3, #0
 800c206:	da04      	bge.n	800c212 <__ulp+0x3e>
 800c208:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800c20c:	fa41 f300 	asr.w	r3, r1, r0
 800c210:	e7ec      	b.n	800c1ec <__ulp+0x18>
 800c212:	f1a0 0114 	sub.w	r1, r0, #20
 800c216:	291e      	cmp	r1, #30
 800c218:	bfda      	itte	le
 800c21a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800c21e:	fa20 f101 	lsrle.w	r1, r0, r1
 800c222:	2101      	movgt	r1, #1
 800c224:	460a      	mov	r2, r1
 800c226:	e7e1      	b.n	800c1ec <__ulp+0x18>
 800c228:	7ff00000 	.word	0x7ff00000

0800c22c <__b2d>:
 800c22c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c22e:	6905      	ldr	r5, [r0, #16]
 800c230:	f100 0714 	add.w	r7, r0, #20
 800c234:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800c238:	1f2e      	subs	r6, r5, #4
 800c23a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800c23e:	4620      	mov	r0, r4
 800c240:	f7ff fd48 	bl	800bcd4 <__hi0bits>
 800c244:	f1c0 0320 	rsb	r3, r0, #32
 800c248:	280a      	cmp	r0, #10
 800c24a:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800c2c8 <__b2d+0x9c>
 800c24e:	600b      	str	r3, [r1, #0]
 800c250:	dc14      	bgt.n	800c27c <__b2d+0x50>
 800c252:	f1c0 0e0b 	rsb	lr, r0, #11
 800c256:	fa24 f10e 	lsr.w	r1, r4, lr
 800c25a:	42b7      	cmp	r7, r6
 800c25c:	ea41 030c 	orr.w	r3, r1, ip
 800c260:	bf34      	ite	cc
 800c262:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c266:	2100      	movcs	r1, #0
 800c268:	3015      	adds	r0, #21
 800c26a:	fa04 f000 	lsl.w	r0, r4, r0
 800c26e:	fa21 f10e 	lsr.w	r1, r1, lr
 800c272:	ea40 0201 	orr.w	r2, r0, r1
 800c276:	ec43 2b10 	vmov	d0, r2, r3
 800c27a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c27c:	42b7      	cmp	r7, r6
 800c27e:	bf3a      	itte	cc
 800c280:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800c284:	f1a5 0608 	subcc.w	r6, r5, #8
 800c288:	2100      	movcs	r1, #0
 800c28a:	380b      	subs	r0, #11
 800c28c:	d017      	beq.n	800c2be <__b2d+0x92>
 800c28e:	f1c0 0c20 	rsb	ip, r0, #32
 800c292:	fa04 f500 	lsl.w	r5, r4, r0
 800c296:	42be      	cmp	r6, r7
 800c298:	fa21 f40c 	lsr.w	r4, r1, ip
 800c29c:	ea45 0504 	orr.w	r5, r5, r4
 800c2a0:	bf8c      	ite	hi
 800c2a2:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800c2a6:	2400      	movls	r4, #0
 800c2a8:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800c2ac:	fa01 f000 	lsl.w	r0, r1, r0
 800c2b0:	fa24 f40c 	lsr.w	r4, r4, ip
 800c2b4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800c2b8:	ea40 0204 	orr.w	r2, r0, r4
 800c2bc:	e7db      	b.n	800c276 <__b2d+0x4a>
 800c2be:	ea44 030c 	orr.w	r3, r4, ip
 800c2c2:	460a      	mov	r2, r1
 800c2c4:	e7d7      	b.n	800c276 <__b2d+0x4a>
 800c2c6:	bf00      	nop
 800c2c8:	3ff00000 	.word	0x3ff00000

0800c2cc <__d2b>:
 800c2cc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c2d0:	4689      	mov	r9, r1
 800c2d2:	2101      	movs	r1, #1
 800c2d4:	ec57 6b10 	vmov	r6, r7, d0
 800c2d8:	4690      	mov	r8, r2
 800c2da:	f7ff fc09 	bl	800baf0 <_Balloc>
 800c2de:	4604      	mov	r4, r0
 800c2e0:	b930      	cbnz	r0, 800c2f0 <__d2b+0x24>
 800c2e2:	4602      	mov	r2, r0
 800c2e4:	4b25      	ldr	r3, [pc, #148]	; (800c37c <__d2b+0xb0>)
 800c2e6:	4826      	ldr	r0, [pc, #152]	; (800c380 <__d2b+0xb4>)
 800c2e8:	f240 310a 	movw	r1, #778	; 0x30a
 800c2ec:	f000 ff58 	bl	800d1a0 <__assert_func>
 800c2f0:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800c2f4:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800c2f8:	bb35      	cbnz	r5, 800c348 <__d2b+0x7c>
 800c2fa:	2e00      	cmp	r6, #0
 800c2fc:	9301      	str	r3, [sp, #4]
 800c2fe:	d028      	beq.n	800c352 <__d2b+0x86>
 800c300:	4668      	mov	r0, sp
 800c302:	9600      	str	r6, [sp, #0]
 800c304:	f7ff fd06 	bl	800bd14 <__lo0bits>
 800c308:	9900      	ldr	r1, [sp, #0]
 800c30a:	b300      	cbz	r0, 800c34e <__d2b+0x82>
 800c30c:	9a01      	ldr	r2, [sp, #4]
 800c30e:	f1c0 0320 	rsb	r3, r0, #32
 800c312:	fa02 f303 	lsl.w	r3, r2, r3
 800c316:	430b      	orrs	r3, r1
 800c318:	40c2      	lsrs	r2, r0
 800c31a:	6163      	str	r3, [r4, #20]
 800c31c:	9201      	str	r2, [sp, #4]
 800c31e:	9b01      	ldr	r3, [sp, #4]
 800c320:	61a3      	str	r3, [r4, #24]
 800c322:	2b00      	cmp	r3, #0
 800c324:	bf14      	ite	ne
 800c326:	2202      	movne	r2, #2
 800c328:	2201      	moveq	r2, #1
 800c32a:	6122      	str	r2, [r4, #16]
 800c32c:	b1d5      	cbz	r5, 800c364 <__d2b+0x98>
 800c32e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800c332:	4405      	add	r5, r0
 800c334:	f8c9 5000 	str.w	r5, [r9]
 800c338:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800c33c:	f8c8 0000 	str.w	r0, [r8]
 800c340:	4620      	mov	r0, r4
 800c342:	b003      	add	sp, #12
 800c344:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c348:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800c34c:	e7d5      	b.n	800c2fa <__d2b+0x2e>
 800c34e:	6161      	str	r1, [r4, #20]
 800c350:	e7e5      	b.n	800c31e <__d2b+0x52>
 800c352:	a801      	add	r0, sp, #4
 800c354:	f7ff fcde 	bl	800bd14 <__lo0bits>
 800c358:	9b01      	ldr	r3, [sp, #4]
 800c35a:	6163      	str	r3, [r4, #20]
 800c35c:	2201      	movs	r2, #1
 800c35e:	6122      	str	r2, [r4, #16]
 800c360:	3020      	adds	r0, #32
 800c362:	e7e3      	b.n	800c32c <__d2b+0x60>
 800c364:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800c368:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800c36c:	f8c9 0000 	str.w	r0, [r9]
 800c370:	6918      	ldr	r0, [r3, #16]
 800c372:	f7ff fcaf 	bl	800bcd4 <__hi0bits>
 800c376:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800c37a:	e7df      	b.n	800c33c <__d2b+0x70>
 800c37c:	0800eb10 	.word	0x0800eb10
 800c380:	0800eb9c 	.word	0x0800eb9c

0800c384 <__ratio>:
 800c384:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c388:	4688      	mov	r8, r1
 800c38a:	4669      	mov	r1, sp
 800c38c:	4681      	mov	r9, r0
 800c38e:	f7ff ff4d 	bl	800c22c <__b2d>
 800c392:	a901      	add	r1, sp, #4
 800c394:	4640      	mov	r0, r8
 800c396:	ec55 4b10 	vmov	r4, r5, d0
 800c39a:	f7ff ff47 	bl	800c22c <__b2d>
 800c39e:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800c3a2:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800c3a6:	eba3 0c02 	sub.w	ip, r3, r2
 800c3aa:	e9dd 3200 	ldrd	r3, r2, [sp]
 800c3ae:	1a9b      	subs	r3, r3, r2
 800c3b0:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800c3b4:	ec51 0b10 	vmov	r0, r1, d0
 800c3b8:	2b00      	cmp	r3, #0
 800c3ba:	bfd6      	itet	le
 800c3bc:	460a      	movle	r2, r1
 800c3be:	462a      	movgt	r2, r5
 800c3c0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800c3c4:	468b      	mov	fp, r1
 800c3c6:	462f      	mov	r7, r5
 800c3c8:	bfd4      	ite	le
 800c3ca:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800c3ce:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800c3d2:	4620      	mov	r0, r4
 800c3d4:	ee10 2a10 	vmov	r2, s0
 800c3d8:	465b      	mov	r3, fp
 800c3da:	4639      	mov	r1, r7
 800c3dc:	f7f4 fa46 	bl	800086c <__aeabi_ddiv>
 800c3e0:	ec41 0b10 	vmov	d0, r0, r1
 800c3e4:	b003      	add	sp, #12
 800c3e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c3ea <__copybits>:
 800c3ea:	3901      	subs	r1, #1
 800c3ec:	b570      	push	{r4, r5, r6, lr}
 800c3ee:	1149      	asrs	r1, r1, #5
 800c3f0:	6914      	ldr	r4, [r2, #16]
 800c3f2:	3101      	adds	r1, #1
 800c3f4:	f102 0314 	add.w	r3, r2, #20
 800c3f8:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800c3fc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800c400:	1f05      	subs	r5, r0, #4
 800c402:	42a3      	cmp	r3, r4
 800c404:	d30c      	bcc.n	800c420 <__copybits+0x36>
 800c406:	1aa3      	subs	r3, r4, r2
 800c408:	3b11      	subs	r3, #17
 800c40a:	f023 0303 	bic.w	r3, r3, #3
 800c40e:	3211      	adds	r2, #17
 800c410:	42a2      	cmp	r2, r4
 800c412:	bf88      	it	hi
 800c414:	2300      	movhi	r3, #0
 800c416:	4418      	add	r0, r3
 800c418:	2300      	movs	r3, #0
 800c41a:	4288      	cmp	r0, r1
 800c41c:	d305      	bcc.n	800c42a <__copybits+0x40>
 800c41e:	bd70      	pop	{r4, r5, r6, pc}
 800c420:	f853 6b04 	ldr.w	r6, [r3], #4
 800c424:	f845 6f04 	str.w	r6, [r5, #4]!
 800c428:	e7eb      	b.n	800c402 <__copybits+0x18>
 800c42a:	f840 3b04 	str.w	r3, [r0], #4
 800c42e:	e7f4      	b.n	800c41a <__copybits+0x30>

0800c430 <__any_on>:
 800c430:	f100 0214 	add.w	r2, r0, #20
 800c434:	6900      	ldr	r0, [r0, #16]
 800c436:	114b      	asrs	r3, r1, #5
 800c438:	4298      	cmp	r0, r3
 800c43a:	b510      	push	{r4, lr}
 800c43c:	db11      	blt.n	800c462 <__any_on+0x32>
 800c43e:	dd0a      	ble.n	800c456 <__any_on+0x26>
 800c440:	f011 011f 	ands.w	r1, r1, #31
 800c444:	d007      	beq.n	800c456 <__any_on+0x26>
 800c446:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800c44a:	fa24 f001 	lsr.w	r0, r4, r1
 800c44e:	fa00 f101 	lsl.w	r1, r0, r1
 800c452:	428c      	cmp	r4, r1
 800c454:	d10b      	bne.n	800c46e <__any_on+0x3e>
 800c456:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c45a:	4293      	cmp	r3, r2
 800c45c:	d803      	bhi.n	800c466 <__any_on+0x36>
 800c45e:	2000      	movs	r0, #0
 800c460:	bd10      	pop	{r4, pc}
 800c462:	4603      	mov	r3, r0
 800c464:	e7f7      	b.n	800c456 <__any_on+0x26>
 800c466:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800c46a:	2900      	cmp	r1, #0
 800c46c:	d0f5      	beq.n	800c45a <__any_on+0x2a>
 800c46e:	2001      	movs	r0, #1
 800c470:	e7f6      	b.n	800c460 <__any_on+0x30>

0800c472 <_calloc_r>:
 800c472:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c474:	fba1 2402 	umull	r2, r4, r1, r2
 800c478:	b94c      	cbnz	r4, 800c48e <_calloc_r+0x1c>
 800c47a:	4611      	mov	r1, r2
 800c47c:	9201      	str	r2, [sp, #4]
 800c47e:	f000 f87b 	bl	800c578 <_malloc_r>
 800c482:	9a01      	ldr	r2, [sp, #4]
 800c484:	4605      	mov	r5, r0
 800c486:	b930      	cbnz	r0, 800c496 <_calloc_r+0x24>
 800c488:	4628      	mov	r0, r5
 800c48a:	b003      	add	sp, #12
 800c48c:	bd30      	pop	{r4, r5, pc}
 800c48e:	220c      	movs	r2, #12
 800c490:	6002      	str	r2, [r0, #0]
 800c492:	2500      	movs	r5, #0
 800c494:	e7f8      	b.n	800c488 <_calloc_r+0x16>
 800c496:	4621      	mov	r1, r4
 800c498:	f7fc fb02 	bl	8008aa0 <memset>
 800c49c:	e7f4      	b.n	800c488 <_calloc_r+0x16>
	...

0800c4a0 <_free_r>:
 800c4a0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c4a2:	2900      	cmp	r1, #0
 800c4a4:	d044      	beq.n	800c530 <_free_r+0x90>
 800c4a6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c4aa:	9001      	str	r0, [sp, #4]
 800c4ac:	2b00      	cmp	r3, #0
 800c4ae:	f1a1 0404 	sub.w	r4, r1, #4
 800c4b2:	bfb8      	it	lt
 800c4b4:	18e4      	addlt	r4, r4, r3
 800c4b6:	f001 f877 	bl	800d5a8 <__malloc_lock>
 800c4ba:	4a1e      	ldr	r2, [pc, #120]	; (800c534 <_free_r+0x94>)
 800c4bc:	9801      	ldr	r0, [sp, #4]
 800c4be:	6813      	ldr	r3, [r2, #0]
 800c4c0:	b933      	cbnz	r3, 800c4d0 <_free_r+0x30>
 800c4c2:	6063      	str	r3, [r4, #4]
 800c4c4:	6014      	str	r4, [r2, #0]
 800c4c6:	b003      	add	sp, #12
 800c4c8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800c4cc:	f001 b872 	b.w	800d5b4 <__malloc_unlock>
 800c4d0:	42a3      	cmp	r3, r4
 800c4d2:	d908      	bls.n	800c4e6 <_free_r+0x46>
 800c4d4:	6825      	ldr	r5, [r4, #0]
 800c4d6:	1961      	adds	r1, r4, r5
 800c4d8:	428b      	cmp	r3, r1
 800c4da:	bf01      	itttt	eq
 800c4dc:	6819      	ldreq	r1, [r3, #0]
 800c4de:	685b      	ldreq	r3, [r3, #4]
 800c4e0:	1949      	addeq	r1, r1, r5
 800c4e2:	6021      	streq	r1, [r4, #0]
 800c4e4:	e7ed      	b.n	800c4c2 <_free_r+0x22>
 800c4e6:	461a      	mov	r2, r3
 800c4e8:	685b      	ldr	r3, [r3, #4]
 800c4ea:	b10b      	cbz	r3, 800c4f0 <_free_r+0x50>
 800c4ec:	42a3      	cmp	r3, r4
 800c4ee:	d9fa      	bls.n	800c4e6 <_free_r+0x46>
 800c4f0:	6811      	ldr	r1, [r2, #0]
 800c4f2:	1855      	adds	r5, r2, r1
 800c4f4:	42a5      	cmp	r5, r4
 800c4f6:	d10b      	bne.n	800c510 <_free_r+0x70>
 800c4f8:	6824      	ldr	r4, [r4, #0]
 800c4fa:	4421      	add	r1, r4
 800c4fc:	1854      	adds	r4, r2, r1
 800c4fe:	42a3      	cmp	r3, r4
 800c500:	6011      	str	r1, [r2, #0]
 800c502:	d1e0      	bne.n	800c4c6 <_free_r+0x26>
 800c504:	681c      	ldr	r4, [r3, #0]
 800c506:	685b      	ldr	r3, [r3, #4]
 800c508:	6053      	str	r3, [r2, #4]
 800c50a:	4421      	add	r1, r4
 800c50c:	6011      	str	r1, [r2, #0]
 800c50e:	e7da      	b.n	800c4c6 <_free_r+0x26>
 800c510:	d902      	bls.n	800c518 <_free_r+0x78>
 800c512:	230c      	movs	r3, #12
 800c514:	6003      	str	r3, [r0, #0]
 800c516:	e7d6      	b.n	800c4c6 <_free_r+0x26>
 800c518:	6825      	ldr	r5, [r4, #0]
 800c51a:	1961      	adds	r1, r4, r5
 800c51c:	428b      	cmp	r3, r1
 800c51e:	bf04      	itt	eq
 800c520:	6819      	ldreq	r1, [r3, #0]
 800c522:	685b      	ldreq	r3, [r3, #4]
 800c524:	6063      	str	r3, [r4, #4]
 800c526:	bf04      	itt	eq
 800c528:	1949      	addeq	r1, r1, r5
 800c52a:	6021      	streq	r1, [r4, #0]
 800c52c:	6054      	str	r4, [r2, #4]
 800c52e:	e7ca      	b.n	800c4c6 <_free_r+0x26>
 800c530:	b003      	add	sp, #12
 800c532:	bd30      	pop	{r4, r5, pc}
 800c534:	20000694 	.word	0x20000694

0800c538 <sbrk_aligned>:
 800c538:	b570      	push	{r4, r5, r6, lr}
 800c53a:	4e0e      	ldr	r6, [pc, #56]	; (800c574 <sbrk_aligned+0x3c>)
 800c53c:	460c      	mov	r4, r1
 800c53e:	6831      	ldr	r1, [r6, #0]
 800c540:	4605      	mov	r5, r0
 800c542:	b911      	cbnz	r1, 800c54a <sbrk_aligned+0x12>
 800c544:	f000 fd28 	bl	800cf98 <_sbrk_r>
 800c548:	6030      	str	r0, [r6, #0]
 800c54a:	4621      	mov	r1, r4
 800c54c:	4628      	mov	r0, r5
 800c54e:	f000 fd23 	bl	800cf98 <_sbrk_r>
 800c552:	1c43      	adds	r3, r0, #1
 800c554:	d00a      	beq.n	800c56c <sbrk_aligned+0x34>
 800c556:	1cc4      	adds	r4, r0, #3
 800c558:	f024 0403 	bic.w	r4, r4, #3
 800c55c:	42a0      	cmp	r0, r4
 800c55e:	d007      	beq.n	800c570 <sbrk_aligned+0x38>
 800c560:	1a21      	subs	r1, r4, r0
 800c562:	4628      	mov	r0, r5
 800c564:	f000 fd18 	bl	800cf98 <_sbrk_r>
 800c568:	3001      	adds	r0, #1
 800c56a:	d101      	bne.n	800c570 <sbrk_aligned+0x38>
 800c56c:	f04f 34ff 	mov.w	r4, #4294967295
 800c570:	4620      	mov	r0, r4
 800c572:	bd70      	pop	{r4, r5, r6, pc}
 800c574:	20000698 	.word	0x20000698

0800c578 <_malloc_r>:
 800c578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c57c:	1ccd      	adds	r5, r1, #3
 800c57e:	f025 0503 	bic.w	r5, r5, #3
 800c582:	3508      	adds	r5, #8
 800c584:	2d0c      	cmp	r5, #12
 800c586:	bf38      	it	cc
 800c588:	250c      	movcc	r5, #12
 800c58a:	2d00      	cmp	r5, #0
 800c58c:	4607      	mov	r7, r0
 800c58e:	db01      	blt.n	800c594 <_malloc_r+0x1c>
 800c590:	42a9      	cmp	r1, r5
 800c592:	d905      	bls.n	800c5a0 <_malloc_r+0x28>
 800c594:	230c      	movs	r3, #12
 800c596:	603b      	str	r3, [r7, #0]
 800c598:	2600      	movs	r6, #0
 800c59a:	4630      	mov	r0, r6
 800c59c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c5a0:	4e2e      	ldr	r6, [pc, #184]	; (800c65c <_malloc_r+0xe4>)
 800c5a2:	f001 f801 	bl	800d5a8 <__malloc_lock>
 800c5a6:	6833      	ldr	r3, [r6, #0]
 800c5a8:	461c      	mov	r4, r3
 800c5aa:	bb34      	cbnz	r4, 800c5fa <_malloc_r+0x82>
 800c5ac:	4629      	mov	r1, r5
 800c5ae:	4638      	mov	r0, r7
 800c5b0:	f7ff ffc2 	bl	800c538 <sbrk_aligned>
 800c5b4:	1c43      	adds	r3, r0, #1
 800c5b6:	4604      	mov	r4, r0
 800c5b8:	d14d      	bne.n	800c656 <_malloc_r+0xde>
 800c5ba:	6834      	ldr	r4, [r6, #0]
 800c5bc:	4626      	mov	r6, r4
 800c5be:	2e00      	cmp	r6, #0
 800c5c0:	d140      	bne.n	800c644 <_malloc_r+0xcc>
 800c5c2:	6823      	ldr	r3, [r4, #0]
 800c5c4:	4631      	mov	r1, r6
 800c5c6:	4638      	mov	r0, r7
 800c5c8:	eb04 0803 	add.w	r8, r4, r3
 800c5cc:	f000 fce4 	bl	800cf98 <_sbrk_r>
 800c5d0:	4580      	cmp	r8, r0
 800c5d2:	d13a      	bne.n	800c64a <_malloc_r+0xd2>
 800c5d4:	6821      	ldr	r1, [r4, #0]
 800c5d6:	3503      	adds	r5, #3
 800c5d8:	1a6d      	subs	r5, r5, r1
 800c5da:	f025 0503 	bic.w	r5, r5, #3
 800c5de:	3508      	adds	r5, #8
 800c5e0:	2d0c      	cmp	r5, #12
 800c5e2:	bf38      	it	cc
 800c5e4:	250c      	movcc	r5, #12
 800c5e6:	4629      	mov	r1, r5
 800c5e8:	4638      	mov	r0, r7
 800c5ea:	f7ff ffa5 	bl	800c538 <sbrk_aligned>
 800c5ee:	3001      	adds	r0, #1
 800c5f0:	d02b      	beq.n	800c64a <_malloc_r+0xd2>
 800c5f2:	6823      	ldr	r3, [r4, #0]
 800c5f4:	442b      	add	r3, r5
 800c5f6:	6023      	str	r3, [r4, #0]
 800c5f8:	e00e      	b.n	800c618 <_malloc_r+0xa0>
 800c5fa:	6822      	ldr	r2, [r4, #0]
 800c5fc:	1b52      	subs	r2, r2, r5
 800c5fe:	d41e      	bmi.n	800c63e <_malloc_r+0xc6>
 800c600:	2a0b      	cmp	r2, #11
 800c602:	d916      	bls.n	800c632 <_malloc_r+0xba>
 800c604:	1961      	adds	r1, r4, r5
 800c606:	42a3      	cmp	r3, r4
 800c608:	6025      	str	r5, [r4, #0]
 800c60a:	bf18      	it	ne
 800c60c:	6059      	strne	r1, [r3, #4]
 800c60e:	6863      	ldr	r3, [r4, #4]
 800c610:	bf08      	it	eq
 800c612:	6031      	streq	r1, [r6, #0]
 800c614:	5162      	str	r2, [r4, r5]
 800c616:	604b      	str	r3, [r1, #4]
 800c618:	4638      	mov	r0, r7
 800c61a:	f104 060b 	add.w	r6, r4, #11
 800c61e:	f000 ffc9 	bl	800d5b4 <__malloc_unlock>
 800c622:	f026 0607 	bic.w	r6, r6, #7
 800c626:	1d23      	adds	r3, r4, #4
 800c628:	1af2      	subs	r2, r6, r3
 800c62a:	d0b6      	beq.n	800c59a <_malloc_r+0x22>
 800c62c:	1b9b      	subs	r3, r3, r6
 800c62e:	50a3      	str	r3, [r4, r2]
 800c630:	e7b3      	b.n	800c59a <_malloc_r+0x22>
 800c632:	6862      	ldr	r2, [r4, #4]
 800c634:	42a3      	cmp	r3, r4
 800c636:	bf0c      	ite	eq
 800c638:	6032      	streq	r2, [r6, #0]
 800c63a:	605a      	strne	r2, [r3, #4]
 800c63c:	e7ec      	b.n	800c618 <_malloc_r+0xa0>
 800c63e:	4623      	mov	r3, r4
 800c640:	6864      	ldr	r4, [r4, #4]
 800c642:	e7b2      	b.n	800c5aa <_malloc_r+0x32>
 800c644:	4634      	mov	r4, r6
 800c646:	6876      	ldr	r6, [r6, #4]
 800c648:	e7b9      	b.n	800c5be <_malloc_r+0x46>
 800c64a:	230c      	movs	r3, #12
 800c64c:	603b      	str	r3, [r7, #0]
 800c64e:	4638      	mov	r0, r7
 800c650:	f000 ffb0 	bl	800d5b4 <__malloc_unlock>
 800c654:	e7a1      	b.n	800c59a <_malloc_r+0x22>
 800c656:	6025      	str	r5, [r4, #0]
 800c658:	e7de      	b.n	800c618 <_malloc_r+0xa0>
 800c65a:	bf00      	nop
 800c65c:	20000694 	.word	0x20000694

0800c660 <__ssputs_r>:
 800c660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c664:	688e      	ldr	r6, [r1, #8]
 800c666:	429e      	cmp	r6, r3
 800c668:	4682      	mov	sl, r0
 800c66a:	460c      	mov	r4, r1
 800c66c:	4690      	mov	r8, r2
 800c66e:	461f      	mov	r7, r3
 800c670:	d838      	bhi.n	800c6e4 <__ssputs_r+0x84>
 800c672:	898a      	ldrh	r2, [r1, #12]
 800c674:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800c678:	d032      	beq.n	800c6e0 <__ssputs_r+0x80>
 800c67a:	6825      	ldr	r5, [r4, #0]
 800c67c:	6909      	ldr	r1, [r1, #16]
 800c67e:	eba5 0901 	sub.w	r9, r5, r1
 800c682:	6965      	ldr	r5, [r4, #20]
 800c684:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c688:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c68c:	3301      	adds	r3, #1
 800c68e:	444b      	add	r3, r9
 800c690:	106d      	asrs	r5, r5, #1
 800c692:	429d      	cmp	r5, r3
 800c694:	bf38      	it	cc
 800c696:	461d      	movcc	r5, r3
 800c698:	0553      	lsls	r3, r2, #21
 800c69a:	d531      	bpl.n	800c700 <__ssputs_r+0xa0>
 800c69c:	4629      	mov	r1, r5
 800c69e:	f7ff ff6b 	bl	800c578 <_malloc_r>
 800c6a2:	4606      	mov	r6, r0
 800c6a4:	b950      	cbnz	r0, 800c6bc <__ssputs_r+0x5c>
 800c6a6:	230c      	movs	r3, #12
 800c6a8:	f8ca 3000 	str.w	r3, [sl]
 800c6ac:	89a3      	ldrh	r3, [r4, #12]
 800c6ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c6b2:	81a3      	strh	r3, [r4, #12]
 800c6b4:	f04f 30ff 	mov.w	r0, #4294967295
 800c6b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c6bc:	6921      	ldr	r1, [r4, #16]
 800c6be:	464a      	mov	r2, r9
 800c6c0:	f7ff fa08 	bl	800bad4 <memcpy>
 800c6c4:	89a3      	ldrh	r3, [r4, #12]
 800c6c6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800c6ca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c6ce:	81a3      	strh	r3, [r4, #12]
 800c6d0:	6126      	str	r6, [r4, #16]
 800c6d2:	6165      	str	r5, [r4, #20]
 800c6d4:	444e      	add	r6, r9
 800c6d6:	eba5 0509 	sub.w	r5, r5, r9
 800c6da:	6026      	str	r6, [r4, #0]
 800c6dc:	60a5      	str	r5, [r4, #8]
 800c6de:	463e      	mov	r6, r7
 800c6e0:	42be      	cmp	r6, r7
 800c6e2:	d900      	bls.n	800c6e6 <__ssputs_r+0x86>
 800c6e4:	463e      	mov	r6, r7
 800c6e6:	6820      	ldr	r0, [r4, #0]
 800c6e8:	4632      	mov	r2, r6
 800c6ea:	4641      	mov	r1, r8
 800c6ec:	f000 ff42 	bl	800d574 <memmove>
 800c6f0:	68a3      	ldr	r3, [r4, #8]
 800c6f2:	1b9b      	subs	r3, r3, r6
 800c6f4:	60a3      	str	r3, [r4, #8]
 800c6f6:	6823      	ldr	r3, [r4, #0]
 800c6f8:	4433      	add	r3, r6
 800c6fa:	6023      	str	r3, [r4, #0]
 800c6fc:	2000      	movs	r0, #0
 800c6fe:	e7db      	b.n	800c6b8 <__ssputs_r+0x58>
 800c700:	462a      	mov	r2, r5
 800c702:	f000 ff5d 	bl	800d5c0 <_realloc_r>
 800c706:	4606      	mov	r6, r0
 800c708:	2800      	cmp	r0, #0
 800c70a:	d1e1      	bne.n	800c6d0 <__ssputs_r+0x70>
 800c70c:	6921      	ldr	r1, [r4, #16]
 800c70e:	4650      	mov	r0, sl
 800c710:	f7ff fec6 	bl	800c4a0 <_free_r>
 800c714:	e7c7      	b.n	800c6a6 <__ssputs_r+0x46>
	...

0800c718 <_svfiprintf_r>:
 800c718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c71c:	4698      	mov	r8, r3
 800c71e:	898b      	ldrh	r3, [r1, #12]
 800c720:	061b      	lsls	r3, r3, #24
 800c722:	b09d      	sub	sp, #116	; 0x74
 800c724:	4607      	mov	r7, r0
 800c726:	460d      	mov	r5, r1
 800c728:	4614      	mov	r4, r2
 800c72a:	d50e      	bpl.n	800c74a <_svfiprintf_r+0x32>
 800c72c:	690b      	ldr	r3, [r1, #16]
 800c72e:	b963      	cbnz	r3, 800c74a <_svfiprintf_r+0x32>
 800c730:	2140      	movs	r1, #64	; 0x40
 800c732:	f7ff ff21 	bl	800c578 <_malloc_r>
 800c736:	6028      	str	r0, [r5, #0]
 800c738:	6128      	str	r0, [r5, #16]
 800c73a:	b920      	cbnz	r0, 800c746 <_svfiprintf_r+0x2e>
 800c73c:	230c      	movs	r3, #12
 800c73e:	603b      	str	r3, [r7, #0]
 800c740:	f04f 30ff 	mov.w	r0, #4294967295
 800c744:	e0d1      	b.n	800c8ea <_svfiprintf_r+0x1d2>
 800c746:	2340      	movs	r3, #64	; 0x40
 800c748:	616b      	str	r3, [r5, #20]
 800c74a:	2300      	movs	r3, #0
 800c74c:	9309      	str	r3, [sp, #36]	; 0x24
 800c74e:	2320      	movs	r3, #32
 800c750:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c754:	f8cd 800c 	str.w	r8, [sp, #12]
 800c758:	2330      	movs	r3, #48	; 0x30
 800c75a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800c904 <_svfiprintf_r+0x1ec>
 800c75e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c762:	f04f 0901 	mov.w	r9, #1
 800c766:	4623      	mov	r3, r4
 800c768:	469a      	mov	sl, r3
 800c76a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c76e:	b10a      	cbz	r2, 800c774 <_svfiprintf_r+0x5c>
 800c770:	2a25      	cmp	r2, #37	; 0x25
 800c772:	d1f9      	bne.n	800c768 <_svfiprintf_r+0x50>
 800c774:	ebba 0b04 	subs.w	fp, sl, r4
 800c778:	d00b      	beq.n	800c792 <_svfiprintf_r+0x7a>
 800c77a:	465b      	mov	r3, fp
 800c77c:	4622      	mov	r2, r4
 800c77e:	4629      	mov	r1, r5
 800c780:	4638      	mov	r0, r7
 800c782:	f7ff ff6d 	bl	800c660 <__ssputs_r>
 800c786:	3001      	adds	r0, #1
 800c788:	f000 80aa 	beq.w	800c8e0 <_svfiprintf_r+0x1c8>
 800c78c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c78e:	445a      	add	r2, fp
 800c790:	9209      	str	r2, [sp, #36]	; 0x24
 800c792:	f89a 3000 	ldrb.w	r3, [sl]
 800c796:	2b00      	cmp	r3, #0
 800c798:	f000 80a2 	beq.w	800c8e0 <_svfiprintf_r+0x1c8>
 800c79c:	2300      	movs	r3, #0
 800c79e:	f04f 32ff 	mov.w	r2, #4294967295
 800c7a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c7a6:	f10a 0a01 	add.w	sl, sl, #1
 800c7aa:	9304      	str	r3, [sp, #16]
 800c7ac:	9307      	str	r3, [sp, #28]
 800c7ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c7b2:	931a      	str	r3, [sp, #104]	; 0x68
 800c7b4:	4654      	mov	r4, sl
 800c7b6:	2205      	movs	r2, #5
 800c7b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c7bc:	4851      	ldr	r0, [pc, #324]	; (800c904 <_svfiprintf_r+0x1ec>)
 800c7be:	f7f3 fd1f 	bl	8000200 <memchr>
 800c7c2:	9a04      	ldr	r2, [sp, #16]
 800c7c4:	b9d8      	cbnz	r0, 800c7fe <_svfiprintf_r+0xe6>
 800c7c6:	06d0      	lsls	r0, r2, #27
 800c7c8:	bf44      	itt	mi
 800c7ca:	2320      	movmi	r3, #32
 800c7cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7d0:	0711      	lsls	r1, r2, #28
 800c7d2:	bf44      	itt	mi
 800c7d4:	232b      	movmi	r3, #43	; 0x2b
 800c7d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c7da:	f89a 3000 	ldrb.w	r3, [sl]
 800c7de:	2b2a      	cmp	r3, #42	; 0x2a
 800c7e0:	d015      	beq.n	800c80e <_svfiprintf_r+0xf6>
 800c7e2:	9a07      	ldr	r2, [sp, #28]
 800c7e4:	4654      	mov	r4, sl
 800c7e6:	2000      	movs	r0, #0
 800c7e8:	f04f 0c0a 	mov.w	ip, #10
 800c7ec:	4621      	mov	r1, r4
 800c7ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c7f2:	3b30      	subs	r3, #48	; 0x30
 800c7f4:	2b09      	cmp	r3, #9
 800c7f6:	d94e      	bls.n	800c896 <_svfiprintf_r+0x17e>
 800c7f8:	b1b0      	cbz	r0, 800c828 <_svfiprintf_r+0x110>
 800c7fa:	9207      	str	r2, [sp, #28]
 800c7fc:	e014      	b.n	800c828 <_svfiprintf_r+0x110>
 800c7fe:	eba0 0308 	sub.w	r3, r0, r8
 800c802:	fa09 f303 	lsl.w	r3, r9, r3
 800c806:	4313      	orrs	r3, r2
 800c808:	9304      	str	r3, [sp, #16]
 800c80a:	46a2      	mov	sl, r4
 800c80c:	e7d2      	b.n	800c7b4 <_svfiprintf_r+0x9c>
 800c80e:	9b03      	ldr	r3, [sp, #12]
 800c810:	1d19      	adds	r1, r3, #4
 800c812:	681b      	ldr	r3, [r3, #0]
 800c814:	9103      	str	r1, [sp, #12]
 800c816:	2b00      	cmp	r3, #0
 800c818:	bfbb      	ittet	lt
 800c81a:	425b      	neglt	r3, r3
 800c81c:	f042 0202 	orrlt.w	r2, r2, #2
 800c820:	9307      	strge	r3, [sp, #28]
 800c822:	9307      	strlt	r3, [sp, #28]
 800c824:	bfb8      	it	lt
 800c826:	9204      	strlt	r2, [sp, #16]
 800c828:	7823      	ldrb	r3, [r4, #0]
 800c82a:	2b2e      	cmp	r3, #46	; 0x2e
 800c82c:	d10c      	bne.n	800c848 <_svfiprintf_r+0x130>
 800c82e:	7863      	ldrb	r3, [r4, #1]
 800c830:	2b2a      	cmp	r3, #42	; 0x2a
 800c832:	d135      	bne.n	800c8a0 <_svfiprintf_r+0x188>
 800c834:	9b03      	ldr	r3, [sp, #12]
 800c836:	1d1a      	adds	r2, r3, #4
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	9203      	str	r2, [sp, #12]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	bfb8      	it	lt
 800c840:	f04f 33ff 	movlt.w	r3, #4294967295
 800c844:	3402      	adds	r4, #2
 800c846:	9305      	str	r3, [sp, #20]
 800c848:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800c914 <_svfiprintf_r+0x1fc>
 800c84c:	7821      	ldrb	r1, [r4, #0]
 800c84e:	2203      	movs	r2, #3
 800c850:	4650      	mov	r0, sl
 800c852:	f7f3 fcd5 	bl	8000200 <memchr>
 800c856:	b140      	cbz	r0, 800c86a <_svfiprintf_r+0x152>
 800c858:	2340      	movs	r3, #64	; 0x40
 800c85a:	eba0 000a 	sub.w	r0, r0, sl
 800c85e:	fa03 f000 	lsl.w	r0, r3, r0
 800c862:	9b04      	ldr	r3, [sp, #16]
 800c864:	4303      	orrs	r3, r0
 800c866:	3401      	adds	r4, #1
 800c868:	9304      	str	r3, [sp, #16]
 800c86a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c86e:	4826      	ldr	r0, [pc, #152]	; (800c908 <_svfiprintf_r+0x1f0>)
 800c870:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c874:	2206      	movs	r2, #6
 800c876:	f7f3 fcc3 	bl	8000200 <memchr>
 800c87a:	2800      	cmp	r0, #0
 800c87c:	d038      	beq.n	800c8f0 <_svfiprintf_r+0x1d8>
 800c87e:	4b23      	ldr	r3, [pc, #140]	; (800c90c <_svfiprintf_r+0x1f4>)
 800c880:	bb1b      	cbnz	r3, 800c8ca <_svfiprintf_r+0x1b2>
 800c882:	9b03      	ldr	r3, [sp, #12]
 800c884:	3307      	adds	r3, #7
 800c886:	f023 0307 	bic.w	r3, r3, #7
 800c88a:	3308      	adds	r3, #8
 800c88c:	9303      	str	r3, [sp, #12]
 800c88e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c890:	4433      	add	r3, r6
 800c892:	9309      	str	r3, [sp, #36]	; 0x24
 800c894:	e767      	b.n	800c766 <_svfiprintf_r+0x4e>
 800c896:	fb0c 3202 	mla	r2, ip, r2, r3
 800c89a:	460c      	mov	r4, r1
 800c89c:	2001      	movs	r0, #1
 800c89e:	e7a5      	b.n	800c7ec <_svfiprintf_r+0xd4>
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	3401      	adds	r4, #1
 800c8a4:	9305      	str	r3, [sp, #20]
 800c8a6:	4619      	mov	r1, r3
 800c8a8:	f04f 0c0a 	mov.w	ip, #10
 800c8ac:	4620      	mov	r0, r4
 800c8ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c8b2:	3a30      	subs	r2, #48	; 0x30
 800c8b4:	2a09      	cmp	r2, #9
 800c8b6:	d903      	bls.n	800c8c0 <_svfiprintf_r+0x1a8>
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d0c5      	beq.n	800c848 <_svfiprintf_r+0x130>
 800c8bc:	9105      	str	r1, [sp, #20]
 800c8be:	e7c3      	b.n	800c848 <_svfiprintf_r+0x130>
 800c8c0:	fb0c 2101 	mla	r1, ip, r1, r2
 800c8c4:	4604      	mov	r4, r0
 800c8c6:	2301      	movs	r3, #1
 800c8c8:	e7f0      	b.n	800c8ac <_svfiprintf_r+0x194>
 800c8ca:	ab03      	add	r3, sp, #12
 800c8cc:	9300      	str	r3, [sp, #0]
 800c8ce:	462a      	mov	r2, r5
 800c8d0:	4b0f      	ldr	r3, [pc, #60]	; (800c910 <_svfiprintf_r+0x1f8>)
 800c8d2:	a904      	add	r1, sp, #16
 800c8d4:	4638      	mov	r0, r7
 800c8d6:	f7fc f98b 	bl	8008bf0 <_printf_float>
 800c8da:	1c42      	adds	r2, r0, #1
 800c8dc:	4606      	mov	r6, r0
 800c8de:	d1d6      	bne.n	800c88e <_svfiprintf_r+0x176>
 800c8e0:	89ab      	ldrh	r3, [r5, #12]
 800c8e2:	065b      	lsls	r3, r3, #25
 800c8e4:	f53f af2c 	bmi.w	800c740 <_svfiprintf_r+0x28>
 800c8e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c8ea:	b01d      	add	sp, #116	; 0x74
 800c8ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8f0:	ab03      	add	r3, sp, #12
 800c8f2:	9300      	str	r3, [sp, #0]
 800c8f4:	462a      	mov	r2, r5
 800c8f6:	4b06      	ldr	r3, [pc, #24]	; (800c910 <_svfiprintf_r+0x1f8>)
 800c8f8:	a904      	add	r1, sp, #16
 800c8fa:	4638      	mov	r0, r7
 800c8fc:	f7fc fc1c 	bl	8009138 <_printf_i>
 800c900:	e7eb      	b.n	800c8da <_svfiprintf_r+0x1c2>
 800c902:	bf00      	nop
 800c904:	0800ecf4 	.word	0x0800ecf4
 800c908:	0800ecfe 	.word	0x0800ecfe
 800c90c:	08008bf1 	.word	0x08008bf1
 800c910:	0800c661 	.word	0x0800c661
 800c914:	0800ecfa 	.word	0x0800ecfa

0800c918 <_sungetc_r>:
 800c918:	b538      	push	{r3, r4, r5, lr}
 800c91a:	1c4b      	adds	r3, r1, #1
 800c91c:	4614      	mov	r4, r2
 800c91e:	d103      	bne.n	800c928 <_sungetc_r+0x10>
 800c920:	f04f 35ff 	mov.w	r5, #4294967295
 800c924:	4628      	mov	r0, r5
 800c926:	bd38      	pop	{r3, r4, r5, pc}
 800c928:	8993      	ldrh	r3, [r2, #12]
 800c92a:	f023 0320 	bic.w	r3, r3, #32
 800c92e:	8193      	strh	r3, [r2, #12]
 800c930:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c932:	6852      	ldr	r2, [r2, #4]
 800c934:	b2cd      	uxtb	r5, r1
 800c936:	b18b      	cbz	r3, 800c95c <_sungetc_r+0x44>
 800c938:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800c93a:	4293      	cmp	r3, r2
 800c93c:	dd08      	ble.n	800c950 <_sungetc_r+0x38>
 800c93e:	6823      	ldr	r3, [r4, #0]
 800c940:	1e5a      	subs	r2, r3, #1
 800c942:	6022      	str	r2, [r4, #0]
 800c944:	f803 5c01 	strb.w	r5, [r3, #-1]
 800c948:	6863      	ldr	r3, [r4, #4]
 800c94a:	3301      	adds	r3, #1
 800c94c:	6063      	str	r3, [r4, #4]
 800c94e:	e7e9      	b.n	800c924 <_sungetc_r+0xc>
 800c950:	4621      	mov	r1, r4
 800c952:	f000 fbdd 	bl	800d110 <__submore>
 800c956:	2800      	cmp	r0, #0
 800c958:	d0f1      	beq.n	800c93e <_sungetc_r+0x26>
 800c95a:	e7e1      	b.n	800c920 <_sungetc_r+0x8>
 800c95c:	6921      	ldr	r1, [r4, #16]
 800c95e:	6823      	ldr	r3, [r4, #0]
 800c960:	b151      	cbz	r1, 800c978 <_sungetc_r+0x60>
 800c962:	4299      	cmp	r1, r3
 800c964:	d208      	bcs.n	800c978 <_sungetc_r+0x60>
 800c966:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800c96a:	42a9      	cmp	r1, r5
 800c96c:	d104      	bne.n	800c978 <_sungetc_r+0x60>
 800c96e:	3b01      	subs	r3, #1
 800c970:	3201      	adds	r2, #1
 800c972:	6023      	str	r3, [r4, #0]
 800c974:	6062      	str	r2, [r4, #4]
 800c976:	e7d5      	b.n	800c924 <_sungetc_r+0xc>
 800c978:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800c97c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c980:	6363      	str	r3, [r4, #52]	; 0x34
 800c982:	2303      	movs	r3, #3
 800c984:	63a3      	str	r3, [r4, #56]	; 0x38
 800c986:	4623      	mov	r3, r4
 800c988:	f803 5f46 	strb.w	r5, [r3, #70]!
 800c98c:	6023      	str	r3, [r4, #0]
 800c98e:	2301      	movs	r3, #1
 800c990:	e7dc      	b.n	800c94c <_sungetc_r+0x34>

0800c992 <__ssrefill_r>:
 800c992:	b510      	push	{r4, lr}
 800c994:	460c      	mov	r4, r1
 800c996:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800c998:	b169      	cbz	r1, 800c9b6 <__ssrefill_r+0x24>
 800c99a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c99e:	4299      	cmp	r1, r3
 800c9a0:	d001      	beq.n	800c9a6 <__ssrefill_r+0x14>
 800c9a2:	f7ff fd7d 	bl	800c4a0 <_free_r>
 800c9a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c9a8:	6063      	str	r3, [r4, #4]
 800c9aa:	2000      	movs	r0, #0
 800c9ac:	6360      	str	r0, [r4, #52]	; 0x34
 800c9ae:	b113      	cbz	r3, 800c9b6 <__ssrefill_r+0x24>
 800c9b0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800c9b2:	6023      	str	r3, [r4, #0]
 800c9b4:	bd10      	pop	{r4, pc}
 800c9b6:	6923      	ldr	r3, [r4, #16]
 800c9b8:	6023      	str	r3, [r4, #0]
 800c9ba:	2300      	movs	r3, #0
 800c9bc:	6063      	str	r3, [r4, #4]
 800c9be:	89a3      	ldrh	r3, [r4, #12]
 800c9c0:	f043 0320 	orr.w	r3, r3, #32
 800c9c4:	81a3      	strh	r3, [r4, #12]
 800c9c6:	f04f 30ff 	mov.w	r0, #4294967295
 800c9ca:	e7f3      	b.n	800c9b4 <__ssrefill_r+0x22>

0800c9cc <__ssvfiscanf_r>:
 800c9cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9d0:	460c      	mov	r4, r1
 800c9d2:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800c9d6:	2100      	movs	r1, #0
 800c9d8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800c9dc:	49a6      	ldr	r1, [pc, #664]	; (800cc78 <__ssvfiscanf_r+0x2ac>)
 800c9de:	91a0      	str	r1, [sp, #640]	; 0x280
 800c9e0:	f10d 0804 	add.w	r8, sp, #4
 800c9e4:	49a5      	ldr	r1, [pc, #660]	; (800cc7c <__ssvfiscanf_r+0x2b0>)
 800c9e6:	4fa6      	ldr	r7, [pc, #664]	; (800cc80 <__ssvfiscanf_r+0x2b4>)
 800c9e8:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800cc84 <__ssvfiscanf_r+0x2b8>
 800c9ec:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800c9f0:	4606      	mov	r6, r0
 800c9f2:	91a1      	str	r1, [sp, #644]	; 0x284
 800c9f4:	9300      	str	r3, [sp, #0]
 800c9f6:	7813      	ldrb	r3, [r2, #0]
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	f000 815a 	beq.w	800ccb2 <__ssvfiscanf_r+0x2e6>
 800c9fe:	5dd9      	ldrb	r1, [r3, r7]
 800ca00:	f011 0108 	ands.w	r1, r1, #8
 800ca04:	f102 0501 	add.w	r5, r2, #1
 800ca08:	d019      	beq.n	800ca3e <__ssvfiscanf_r+0x72>
 800ca0a:	6863      	ldr	r3, [r4, #4]
 800ca0c:	2b00      	cmp	r3, #0
 800ca0e:	dd0f      	ble.n	800ca30 <__ssvfiscanf_r+0x64>
 800ca10:	6823      	ldr	r3, [r4, #0]
 800ca12:	781a      	ldrb	r2, [r3, #0]
 800ca14:	5cba      	ldrb	r2, [r7, r2]
 800ca16:	0712      	lsls	r2, r2, #28
 800ca18:	d401      	bmi.n	800ca1e <__ssvfiscanf_r+0x52>
 800ca1a:	462a      	mov	r2, r5
 800ca1c:	e7eb      	b.n	800c9f6 <__ssvfiscanf_r+0x2a>
 800ca1e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ca20:	3201      	adds	r2, #1
 800ca22:	9245      	str	r2, [sp, #276]	; 0x114
 800ca24:	6862      	ldr	r2, [r4, #4]
 800ca26:	3301      	adds	r3, #1
 800ca28:	3a01      	subs	r2, #1
 800ca2a:	6062      	str	r2, [r4, #4]
 800ca2c:	6023      	str	r3, [r4, #0]
 800ca2e:	e7ec      	b.n	800ca0a <__ssvfiscanf_r+0x3e>
 800ca30:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ca32:	4621      	mov	r1, r4
 800ca34:	4630      	mov	r0, r6
 800ca36:	4798      	blx	r3
 800ca38:	2800      	cmp	r0, #0
 800ca3a:	d0e9      	beq.n	800ca10 <__ssvfiscanf_r+0x44>
 800ca3c:	e7ed      	b.n	800ca1a <__ssvfiscanf_r+0x4e>
 800ca3e:	2b25      	cmp	r3, #37	; 0x25
 800ca40:	d012      	beq.n	800ca68 <__ssvfiscanf_r+0x9c>
 800ca42:	469a      	mov	sl, r3
 800ca44:	6863      	ldr	r3, [r4, #4]
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	f340 8091 	ble.w	800cb6e <__ssvfiscanf_r+0x1a2>
 800ca4c:	6822      	ldr	r2, [r4, #0]
 800ca4e:	7813      	ldrb	r3, [r2, #0]
 800ca50:	4553      	cmp	r3, sl
 800ca52:	f040 812e 	bne.w	800ccb2 <__ssvfiscanf_r+0x2e6>
 800ca56:	6863      	ldr	r3, [r4, #4]
 800ca58:	3b01      	subs	r3, #1
 800ca5a:	6063      	str	r3, [r4, #4]
 800ca5c:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ca5e:	3201      	adds	r2, #1
 800ca60:	3301      	adds	r3, #1
 800ca62:	6022      	str	r2, [r4, #0]
 800ca64:	9345      	str	r3, [sp, #276]	; 0x114
 800ca66:	e7d8      	b.n	800ca1a <__ssvfiscanf_r+0x4e>
 800ca68:	9141      	str	r1, [sp, #260]	; 0x104
 800ca6a:	9143      	str	r1, [sp, #268]	; 0x10c
 800ca6c:	7853      	ldrb	r3, [r2, #1]
 800ca6e:	2b2a      	cmp	r3, #42	; 0x2a
 800ca70:	bf02      	ittt	eq
 800ca72:	2310      	moveq	r3, #16
 800ca74:	1c95      	addeq	r5, r2, #2
 800ca76:	9341      	streq	r3, [sp, #260]	; 0x104
 800ca78:	220a      	movs	r2, #10
 800ca7a:	46aa      	mov	sl, r5
 800ca7c:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ca80:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ca84:	2b09      	cmp	r3, #9
 800ca86:	d91d      	bls.n	800cac4 <__ssvfiscanf_r+0xf8>
 800ca88:	487e      	ldr	r0, [pc, #504]	; (800cc84 <__ssvfiscanf_r+0x2b8>)
 800ca8a:	2203      	movs	r2, #3
 800ca8c:	f7f3 fbb8 	bl	8000200 <memchr>
 800ca90:	b140      	cbz	r0, 800caa4 <__ssvfiscanf_r+0xd8>
 800ca92:	2301      	movs	r3, #1
 800ca94:	eba0 0009 	sub.w	r0, r0, r9
 800ca98:	fa03 f000 	lsl.w	r0, r3, r0
 800ca9c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800ca9e:	4318      	orrs	r0, r3
 800caa0:	9041      	str	r0, [sp, #260]	; 0x104
 800caa2:	4655      	mov	r5, sl
 800caa4:	f815 3b01 	ldrb.w	r3, [r5], #1
 800caa8:	2b78      	cmp	r3, #120	; 0x78
 800caaa:	d806      	bhi.n	800caba <__ssvfiscanf_r+0xee>
 800caac:	2b57      	cmp	r3, #87	; 0x57
 800caae:	d810      	bhi.n	800cad2 <__ssvfiscanf_r+0x106>
 800cab0:	2b25      	cmp	r3, #37	; 0x25
 800cab2:	d0c6      	beq.n	800ca42 <__ssvfiscanf_r+0x76>
 800cab4:	d856      	bhi.n	800cb64 <__ssvfiscanf_r+0x198>
 800cab6:	2b00      	cmp	r3, #0
 800cab8:	d064      	beq.n	800cb84 <__ssvfiscanf_r+0x1b8>
 800caba:	2303      	movs	r3, #3
 800cabc:	9347      	str	r3, [sp, #284]	; 0x11c
 800cabe:	230a      	movs	r3, #10
 800cac0:	9342      	str	r3, [sp, #264]	; 0x108
 800cac2:	e071      	b.n	800cba8 <__ssvfiscanf_r+0x1dc>
 800cac4:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800cac6:	fb02 1103 	mla	r1, r2, r3, r1
 800caca:	3930      	subs	r1, #48	; 0x30
 800cacc:	9143      	str	r1, [sp, #268]	; 0x10c
 800cace:	4655      	mov	r5, sl
 800cad0:	e7d3      	b.n	800ca7a <__ssvfiscanf_r+0xae>
 800cad2:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800cad6:	2a20      	cmp	r2, #32
 800cad8:	d8ef      	bhi.n	800caba <__ssvfiscanf_r+0xee>
 800cada:	a101      	add	r1, pc, #4	; (adr r1, 800cae0 <__ssvfiscanf_r+0x114>)
 800cadc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800cae0:	0800cb93 	.word	0x0800cb93
 800cae4:	0800cabb 	.word	0x0800cabb
 800cae8:	0800cabb 	.word	0x0800cabb
 800caec:	0800cbf1 	.word	0x0800cbf1
 800caf0:	0800cabb 	.word	0x0800cabb
 800caf4:	0800cabb 	.word	0x0800cabb
 800caf8:	0800cabb 	.word	0x0800cabb
 800cafc:	0800cabb 	.word	0x0800cabb
 800cb00:	0800cabb 	.word	0x0800cabb
 800cb04:	0800cabb 	.word	0x0800cabb
 800cb08:	0800cabb 	.word	0x0800cabb
 800cb0c:	0800cc07 	.word	0x0800cc07
 800cb10:	0800cbdd 	.word	0x0800cbdd
 800cb14:	0800cb6b 	.word	0x0800cb6b
 800cb18:	0800cb6b 	.word	0x0800cb6b
 800cb1c:	0800cb6b 	.word	0x0800cb6b
 800cb20:	0800cabb 	.word	0x0800cabb
 800cb24:	0800cbe1 	.word	0x0800cbe1
 800cb28:	0800cabb 	.word	0x0800cabb
 800cb2c:	0800cabb 	.word	0x0800cabb
 800cb30:	0800cabb 	.word	0x0800cabb
 800cb34:	0800cabb 	.word	0x0800cabb
 800cb38:	0800cc17 	.word	0x0800cc17
 800cb3c:	0800cbe9 	.word	0x0800cbe9
 800cb40:	0800cb8b 	.word	0x0800cb8b
 800cb44:	0800cabb 	.word	0x0800cabb
 800cb48:	0800cabb 	.word	0x0800cabb
 800cb4c:	0800cc13 	.word	0x0800cc13
 800cb50:	0800cabb 	.word	0x0800cabb
 800cb54:	0800cbdd 	.word	0x0800cbdd
 800cb58:	0800cabb 	.word	0x0800cabb
 800cb5c:	0800cabb 	.word	0x0800cabb
 800cb60:	0800cb93 	.word	0x0800cb93
 800cb64:	3b45      	subs	r3, #69	; 0x45
 800cb66:	2b02      	cmp	r3, #2
 800cb68:	d8a7      	bhi.n	800caba <__ssvfiscanf_r+0xee>
 800cb6a:	2305      	movs	r3, #5
 800cb6c:	e01b      	b.n	800cba6 <__ssvfiscanf_r+0x1da>
 800cb6e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cb70:	4621      	mov	r1, r4
 800cb72:	4630      	mov	r0, r6
 800cb74:	4798      	blx	r3
 800cb76:	2800      	cmp	r0, #0
 800cb78:	f43f af68 	beq.w	800ca4c <__ssvfiscanf_r+0x80>
 800cb7c:	9844      	ldr	r0, [sp, #272]	; 0x110
 800cb7e:	2800      	cmp	r0, #0
 800cb80:	f040 808d 	bne.w	800cc9e <__ssvfiscanf_r+0x2d2>
 800cb84:	f04f 30ff 	mov.w	r0, #4294967295
 800cb88:	e08f      	b.n	800ccaa <__ssvfiscanf_r+0x2de>
 800cb8a:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cb8c:	f042 0220 	orr.w	r2, r2, #32
 800cb90:	9241      	str	r2, [sp, #260]	; 0x104
 800cb92:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800cb94:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cb98:	9241      	str	r2, [sp, #260]	; 0x104
 800cb9a:	2210      	movs	r2, #16
 800cb9c:	2b6f      	cmp	r3, #111	; 0x6f
 800cb9e:	9242      	str	r2, [sp, #264]	; 0x108
 800cba0:	bf34      	ite	cc
 800cba2:	2303      	movcc	r3, #3
 800cba4:	2304      	movcs	r3, #4
 800cba6:	9347      	str	r3, [sp, #284]	; 0x11c
 800cba8:	6863      	ldr	r3, [r4, #4]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	dd42      	ble.n	800cc34 <__ssvfiscanf_r+0x268>
 800cbae:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cbb0:	0659      	lsls	r1, r3, #25
 800cbb2:	d404      	bmi.n	800cbbe <__ssvfiscanf_r+0x1f2>
 800cbb4:	6823      	ldr	r3, [r4, #0]
 800cbb6:	781a      	ldrb	r2, [r3, #0]
 800cbb8:	5cba      	ldrb	r2, [r7, r2]
 800cbba:	0712      	lsls	r2, r2, #28
 800cbbc:	d441      	bmi.n	800cc42 <__ssvfiscanf_r+0x276>
 800cbbe:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800cbc0:	2b02      	cmp	r3, #2
 800cbc2:	dc50      	bgt.n	800cc66 <__ssvfiscanf_r+0x29a>
 800cbc4:	466b      	mov	r3, sp
 800cbc6:	4622      	mov	r2, r4
 800cbc8:	a941      	add	r1, sp, #260	; 0x104
 800cbca:	4630      	mov	r0, r6
 800cbcc:	f000 f876 	bl	800ccbc <_scanf_chars>
 800cbd0:	2801      	cmp	r0, #1
 800cbd2:	d06e      	beq.n	800ccb2 <__ssvfiscanf_r+0x2e6>
 800cbd4:	2802      	cmp	r0, #2
 800cbd6:	f47f af20 	bne.w	800ca1a <__ssvfiscanf_r+0x4e>
 800cbda:	e7cf      	b.n	800cb7c <__ssvfiscanf_r+0x1b0>
 800cbdc:	220a      	movs	r2, #10
 800cbde:	e7dd      	b.n	800cb9c <__ssvfiscanf_r+0x1d0>
 800cbe0:	2300      	movs	r3, #0
 800cbe2:	9342      	str	r3, [sp, #264]	; 0x108
 800cbe4:	2303      	movs	r3, #3
 800cbe6:	e7de      	b.n	800cba6 <__ssvfiscanf_r+0x1da>
 800cbe8:	2308      	movs	r3, #8
 800cbea:	9342      	str	r3, [sp, #264]	; 0x108
 800cbec:	2304      	movs	r3, #4
 800cbee:	e7da      	b.n	800cba6 <__ssvfiscanf_r+0x1da>
 800cbf0:	4629      	mov	r1, r5
 800cbf2:	4640      	mov	r0, r8
 800cbf4:	f000 f9e0 	bl	800cfb8 <__sccl>
 800cbf8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cbfa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cbfe:	9341      	str	r3, [sp, #260]	; 0x104
 800cc00:	4605      	mov	r5, r0
 800cc02:	2301      	movs	r3, #1
 800cc04:	e7cf      	b.n	800cba6 <__ssvfiscanf_r+0x1da>
 800cc06:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800cc08:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cc0c:	9341      	str	r3, [sp, #260]	; 0x104
 800cc0e:	2300      	movs	r3, #0
 800cc10:	e7c9      	b.n	800cba6 <__ssvfiscanf_r+0x1da>
 800cc12:	2302      	movs	r3, #2
 800cc14:	e7c7      	b.n	800cba6 <__ssvfiscanf_r+0x1da>
 800cc16:	9841      	ldr	r0, [sp, #260]	; 0x104
 800cc18:	06c3      	lsls	r3, r0, #27
 800cc1a:	f53f aefe 	bmi.w	800ca1a <__ssvfiscanf_r+0x4e>
 800cc1e:	9b00      	ldr	r3, [sp, #0]
 800cc20:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cc22:	1d19      	adds	r1, r3, #4
 800cc24:	9100      	str	r1, [sp, #0]
 800cc26:	681b      	ldr	r3, [r3, #0]
 800cc28:	f010 0f01 	tst.w	r0, #1
 800cc2c:	bf14      	ite	ne
 800cc2e:	801a      	strhne	r2, [r3, #0]
 800cc30:	601a      	streq	r2, [r3, #0]
 800cc32:	e6f2      	b.n	800ca1a <__ssvfiscanf_r+0x4e>
 800cc34:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cc36:	4621      	mov	r1, r4
 800cc38:	4630      	mov	r0, r6
 800cc3a:	4798      	blx	r3
 800cc3c:	2800      	cmp	r0, #0
 800cc3e:	d0b6      	beq.n	800cbae <__ssvfiscanf_r+0x1e2>
 800cc40:	e79c      	b.n	800cb7c <__ssvfiscanf_r+0x1b0>
 800cc42:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800cc44:	3201      	adds	r2, #1
 800cc46:	9245      	str	r2, [sp, #276]	; 0x114
 800cc48:	6862      	ldr	r2, [r4, #4]
 800cc4a:	3a01      	subs	r2, #1
 800cc4c:	2a00      	cmp	r2, #0
 800cc4e:	6062      	str	r2, [r4, #4]
 800cc50:	dd02      	ble.n	800cc58 <__ssvfiscanf_r+0x28c>
 800cc52:	3301      	adds	r3, #1
 800cc54:	6023      	str	r3, [r4, #0]
 800cc56:	e7ad      	b.n	800cbb4 <__ssvfiscanf_r+0x1e8>
 800cc58:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800cc5a:	4621      	mov	r1, r4
 800cc5c:	4630      	mov	r0, r6
 800cc5e:	4798      	blx	r3
 800cc60:	2800      	cmp	r0, #0
 800cc62:	d0a7      	beq.n	800cbb4 <__ssvfiscanf_r+0x1e8>
 800cc64:	e78a      	b.n	800cb7c <__ssvfiscanf_r+0x1b0>
 800cc66:	2b04      	cmp	r3, #4
 800cc68:	dc0e      	bgt.n	800cc88 <__ssvfiscanf_r+0x2bc>
 800cc6a:	466b      	mov	r3, sp
 800cc6c:	4622      	mov	r2, r4
 800cc6e:	a941      	add	r1, sp, #260	; 0x104
 800cc70:	4630      	mov	r0, r6
 800cc72:	f000 f87d 	bl	800cd70 <_scanf_i>
 800cc76:	e7ab      	b.n	800cbd0 <__ssvfiscanf_r+0x204>
 800cc78:	0800c919 	.word	0x0800c919
 800cc7c:	0800c993 	.word	0x0800c993
 800cc80:	0800e991 	.word	0x0800e991
 800cc84:	0800ecfa 	.word	0x0800ecfa
 800cc88:	4b0b      	ldr	r3, [pc, #44]	; (800ccb8 <__ssvfiscanf_r+0x2ec>)
 800cc8a:	2b00      	cmp	r3, #0
 800cc8c:	f43f aec5 	beq.w	800ca1a <__ssvfiscanf_r+0x4e>
 800cc90:	466b      	mov	r3, sp
 800cc92:	4622      	mov	r2, r4
 800cc94:	a941      	add	r1, sp, #260	; 0x104
 800cc96:	4630      	mov	r0, r6
 800cc98:	f7fc fb74 	bl	8009384 <_scanf_float>
 800cc9c:	e798      	b.n	800cbd0 <__ssvfiscanf_r+0x204>
 800cc9e:	89a3      	ldrh	r3, [r4, #12]
 800cca0:	f013 0f40 	tst.w	r3, #64	; 0x40
 800cca4:	bf18      	it	ne
 800cca6:	f04f 30ff 	movne.w	r0, #4294967295
 800ccaa:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800ccae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ccb2:	9844      	ldr	r0, [sp, #272]	; 0x110
 800ccb4:	e7f9      	b.n	800ccaa <__ssvfiscanf_r+0x2de>
 800ccb6:	bf00      	nop
 800ccb8:	08009385 	.word	0x08009385

0800ccbc <_scanf_chars>:
 800ccbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccc0:	4615      	mov	r5, r2
 800ccc2:	688a      	ldr	r2, [r1, #8]
 800ccc4:	4680      	mov	r8, r0
 800ccc6:	460c      	mov	r4, r1
 800ccc8:	b932      	cbnz	r2, 800ccd8 <_scanf_chars+0x1c>
 800ccca:	698a      	ldr	r2, [r1, #24]
 800cccc:	2a00      	cmp	r2, #0
 800ccce:	bf0c      	ite	eq
 800ccd0:	2201      	moveq	r2, #1
 800ccd2:	f04f 32ff 	movne.w	r2, #4294967295
 800ccd6:	608a      	str	r2, [r1, #8]
 800ccd8:	6822      	ldr	r2, [r4, #0]
 800ccda:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800cd6c <_scanf_chars+0xb0>
 800ccde:	06d1      	lsls	r1, r2, #27
 800cce0:	bf5f      	itttt	pl
 800cce2:	681a      	ldrpl	r2, [r3, #0]
 800cce4:	1d11      	addpl	r1, r2, #4
 800cce6:	6019      	strpl	r1, [r3, #0]
 800cce8:	6816      	ldrpl	r6, [r2, #0]
 800ccea:	2700      	movs	r7, #0
 800ccec:	69a0      	ldr	r0, [r4, #24]
 800ccee:	b188      	cbz	r0, 800cd14 <_scanf_chars+0x58>
 800ccf0:	2801      	cmp	r0, #1
 800ccf2:	d107      	bne.n	800cd04 <_scanf_chars+0x48>
 800ccf4:	682a      	ldr	r2, [r5, #0]
 800ccf6:	7811      	ldrb	r1, [r2, #0]
 800ccf8:	6962      	ldr	r2, [r4, #20]
 800ccfa:	5c52      	ldrb	r2, [r2, r1]
 800ccfc:	b952      	cbnz	r2, 800cd14 <_scanf_chars+0x58>
 800ccfe:	2f00      	cmp	r7, #0
 800cd00:	d031      	beq.n	800cd66 <_scanf_chars+0xaa>
 800cd02:	e022      	b.n	800cd4a <_scanf_chars+0x8e>
 800cd04:	2802      	cmp	r0, #2
 800cd06:	d120      	bne.n	800cd4a <_scanf_chars+0x8e>
 800cd08:	682b      	ldr	r3, [r5, #0]
 800cd0a:	781b      	ldrb	r3, [r3, #0]
 800cd0c:	f813 3009 	ldrb.w	r3, [r3, r9]
 800cd10:	071b      	lsls	r3, r3, #28
 800cd12:	d41a      	bmi.n	800cd4a <_scanf_chars+0x8e>
 800cd14:	6823      	ldr	r3, [r4, #0]
 800cd16:	06da      	lsls	r2, r3, #27
 800cd18:	bf5e      	ittt	pl
 800cd1a:	682b      	ldrpl	r3, [r5, #0]
 800cd1c:	781b      	ldrbpl	r3, [r3, #0]
 800cd1e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800cd22:	682a      	ldr	r2, [r5, #0]
 800cd24:	686b      	ldr	r3, [r5, #4]
 800cd26:	3201      	adds	r2, #1
 800cd28:	602a      	str	r2, [r5, #0]
 800cd2a:	68a2      	ldr	r2, [r4, #8]
 800cd2c:	3b01      	subs	r3, #1
 800cd2e:	3a01      	subs	r2, #1
 800cd30:	606b      	str	r3, [r5, #4]
 800cd32:	3701      	adds	r7, #1
 800cd34:	60a2      	str	r2, [r4, #8]
 800cd36:	b142      	cbz	r2, 800cd4a <_scanf_chars+0x8e>
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	dcd7      	bgt.n	800ccec <_scanf_chars+0x30>
 800cd3c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cd40:	4629      	mov	r1, r5
 800cd42:	4640      	mov	r0, r8
 800cd44:	4798      	blx	r3
 800cd46:	2800      	cmp	r0, #0
 800cd48:	d0d0      	beq.n	800ccec <_scanf_chars+0x30>
 800cd4a:	6823      	ldr	r3, [r4, #0]
 800cd4c:	f013 0310 	ands.w	r3, r3, #16
 800cd50:	d105      	bne.n	800cd5e <_scanf_chars+0xa2>
 800cd52:	68e2      	ldr	r2, [r4, #12]
 800cd54:	3201      	adds	r2, #1
 800cd56:	60e2      	str	r2, [r4, #12]
 800cd58:	69a2      	ldr	r2, [r4, #24]
 800cd5a:	b102      	cbz	r2, 800cd5e <_scanf_chars+0xa2>
 800cd5c:	7033      	strb	r3, [r6, #0]
 800cd5e:	6923      	ldr	r3, [r4, #16]
 800cd60:	443b      	add	r3, r7
 800cd62:	6123      	str	r3, [r4, #16]
 800cd64:	2000      	movs	r0, #0
 800cd66:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd6a:	bf00      	nop
 800cd6c:	0800e991 	.word	0x0800e991

0800cd70 <_scanf_i>:
 800cd70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd74:	4698      	mov	r8, r3
 800cd76:	4b76      	ldr	r3, [pc, #472]	; (800cf50 <_scanf_i+0x1e0>)
 800cd78:	460c      	mov	r4, r1
 800cd7a:	4682      	mov	sl, r0
 800cd7c:	4616      	mov	r6, r2
 800cd7e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800cd82:	b087      	sub	sp, #28
 800cd84:	ab03      	add	r3, sp, #12
 800cd86:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800cd8a:	4b72      	ldr	r3, [pc, #456]	; (800cf54 <_scanf_i+0x1e4>)
 800cd8c:	69a1      	ldr	r1, [r4, #24]
 800cd8e:	4a72      	ldr	r2, [pc, #456]	; (800cf58 <_scanf_i+0x1e8>)
 800cd90:	2903      	cmp	r1, #3
 800cd92:	bf18      	it	ne
 800cd94:	461a      	movne	r2, r3
 800cd96:	68a3      	ldr	r3, [r4, #8]
 800cd98:	9201      	str	r2, [sp, #4]
 800cd9a:	1e5a      	subs	r2, r3, #1
 800cd9c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800cda0:	bf88      	it	hi
 800cda2:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800cda6:	4627      	mov	r7, r4
 800cda8:	bf82      	ittt	hi
 800cdaa:	eb03 0905 	addhi.w	r9, r3, r5
 800cdae:	f240 135d 	movwhi	r3, #349	; 0x15d
 800cdb2:	60a3      	strhi	r3, [r4, #8]
 800cdb4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800cdb8:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800cdbc:	bf98      	it	ls
 800cdbe:	f04f 0900 	movls.w	r9, #0
 800cdc2:	6023      	str	r3, [r4, #0]
 800cdc4:	463d      	mov	r5, r7
 800cdc6:	f04f 0b00 	mov.w	fp, #0
 800cdca:	6831      	ldr	r1, [r6, #0]
 800cdcc:	ab03      	add	r3, sp, #12
 800cdce:	7809      	ldrb	r1, [r1, #0]
 800cdd0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800cdd4:	2202      	movs	r2, #2
 800cdd6:	f7f3 fa13 	bl	8000200 <memchr>
 800cdda:	b328      	cbz	r0, 800ce28 <_scanf_i+0xb8>
 800cddc:	f1bb 0f01 	cmp.w	fp, #1
 800cde0:	d159      	bne.n	800ce96 <_scanf_i+0x126>
 800cde2:	6862      	ldr	r2, [r4, #4]
 800cde4:	b92a      	cbnz	r2, 800cdf2 <_scanf_i+0x82>
 800cde6:	6822      	ldr	r2, [r4, #0]
 800cde8:	2308      	movs	r3, #8
 800cdea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cdee:	6063      	str	r3, [r4, #4]
 800cdf0:	6022      	str	r2, [r4, #0]
 800cdf2:	6822      	ldr	r2, [r4, #0]
 800cdf4:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800cdf8:	6022      	str	r2, [r4, #0]
 800cdfa:	68a2      	ldr	r2, [r4, #8]
 800cdfc:	1e51      	subs	r1, r2, #1
 800cdfe:	60a1      	str	r1, [r4, #8]
 800ce00:	b192      	cbz	r2, 800ce28 <_scanf_i+0xb8>
 800ce02:	6832      	ldr	r2, [r6, #0]
 800ce04:	1c51      	adds	r1, r2, #1
 800ce06:	6031      	str	r1, [r6, #0]
 800ce08:	7812      	ldrb	r2, [r2, #0]
 800ce0a:	f805 2b01 	strb.w	r2, [r5], #1
 800ce0e:	6872      	ldr	r2, [r6, #4]
 800ce10:	3a01      	subs	r2, #1
 800ce12:	2a00      	cmp	r2, #0
 800ce14:	6072      	str	r2, [r6, #4]
 800ce16:	dc07      	bgt.n	800ce28 <_scanf_i+0xb8>
 800ce18:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800ce1c:	4631      	mov	r1, r6
 800ce1e:	4650      	mov	r0, sl
 800ce20:	4790      	blx	r2
 800ce22:	2800      	cmp	r0, #0
 800ce24:	f040 8085 	bne.w	800cf32 <_scanf_i+0x1c2>
 800ce28:	f10b 0b01 	add.w	fp, fp, #1
 800ce2c:	f1bb 0f03 	cmp.w	fp, #3
 800ce30:	d1cb      	bne.n	800cdca <_scanf_i+0x5a>
 800ce32:	6863      	ldr	r3, [r4, #4]
 800ce34:	b90b      	cbnz	r3, 800ce3a <_scanf_i+0xca>
 800ce36:	230a      	movs	r3, #10
 800ce38:	6063      	str	r3, [r4, #4]
 800ce3a:	6863      	ldr	r3, [r4, #4]
 800ce3c:	4947      	ldr	r1, [pc, #284]	; (800cf5c <_scanf_i+0x1ec>)
 800ce3e:	6960      	ldr	r0, [r4, #20]
 800ce40:	1ac9      	subs	r1, r1, r3
 800ce42:	f000 f8b9 	bl	800cfb8 <__sccl>
 800ce46:	f04f 0b00 	mov.w	fp, #0
 800ce4a:	68a3      	ldr	r3, [r4, #8]
 800ce4c:	6822      	ldr	r2, [r4, #0]
 800ce4e:	2b00      	cmp	r3, #0
 800ce50:	d03d      	beq.n	800cece <_scanf_i+0x15e>
 800ce52:	6831      	ldr	r1, [r6, #0]
 800ce54:	6960      	ldr	r0, [r4, #20]
 800ce56:	f891 c000 	ldrb.w	ip, [r1]
 800ce5a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	d035      	beq.n	800cece <_scanf_i+0x15e>
 800ce62:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800ce66:	d124      	bne.n	800ceb2 <_scanf_i+0x142>
 800ce68:	0510      	lsls	r0, r2, #20
 800ce6a:	d522      	bpl.n	800ceb2 <_scanf_i+0x142>
 800ce6c:	f10b 0b01 	add.w	fp, fp, #1
 800ce70:	f1b9 0f00 	cmp.w	r9, #0
 800ce74:	d003      	beq.n	800ce7e <_scanf_i+0x10e>
 800ce76:	3301      	adds	r3, #1
 800ce78:	f109 39ff 	add.w	r9, r9, #4294967295
 800ce7c:	60a3      	str	r3, [r4, #8]
 800ce7e:	6873      	ldr	r3, [r6, #4]
 800ce80:	3b01      	subs	r3, #1
 800ce82:	2b00      	cmp	r3, #0
 800ce84:	6073      	str	r3, [r6, #4]
 800ce86:	dd1b      	ble.n	800cec0 <_scanf_i+0x150>
 800ce88:	6833      	ldr	r3, [r6, #0]
 800ce8a:	3301      	adds	r3, #1
 800ce8c:	6033      	str	r3, [r6, #0]
 800ce8e:	68a3      	ldr	r3, [r4, #8]
 800ce90:	3b01      	subs	r3, #1
 800ce92:	60a3      	str	r3, [r4, #8]
 800ce94:	e7d9      	b.n	800ce4a <_scanf_i+0xda>
 800ce96:	f1bb 0f02 	cmp.w	fp, #2
 800ce9a:	d1ae      	bne.n	800cdfa <_scanf_i+0x8a>
 800ce9c:	6822      	ldr	r2, [r4, #0]
 800ce9e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800cea2:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800cea6:	d1bf      	bne.n	800ce28 <_scanf_i+0xb8>
 800cea8:	2310      	movs	r3, #16
 800ceaa:	6063      	str	r3, [r4, #4]
 800ceac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ceb0:	e7a2      	b.n	800cdf8 <_scanf_i+0x88>
 800ceb2:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800ceb6:	6022      	str	r2, [r4, #0]
 800ceb8:	780b      	ldrb	r3, [r1, #0]
 800ceba:	f805 3b01 	strb.w	r3, [r5], #1
 800cebe:	e7de      	b.n	800ce7e <_scanf_i+0x10e>
 800cec0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800cec4:	4631      	mov	r1, r6
 800cec6:	4650      	mov	r0, sl
 800cec8:	4798      	blx	r3
 800ceca:	2800      	cmp	r0, #0
 800cecc:	d0df      	beq.n	800ce8e <_scanf_i+0x11e>
 800cece:	6823      	ldr	r3, [r4, #0]
 800ced0:	05db      	lsls	r3, r3, #23
 800ced2:	d50d      	bpl.n	800cef0 <_scanf_i+0x180>
 800ced4:	42bd      	cmp	r5, r7
 800ced6:	d909      	bls.n	800ceec <_scanf_i+0x17c>
 800ced8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800cedc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800cee0:	4632      	mov	r2, r6
 800cee2:	4650      	mov	r0, sl
 800cee4:	4798      	blx	r3
 800cee6:	f105 39ff 	add.w	r9, r5, #4294967295
 800ceea:	464d      	mov	r5, r9
 800ceec:	42bd      	cmp	r5, r7
 800ceee:	d02d      	beq.n	800cf4c <_scanf_i+0x1dc>
 800cef0:	6822      	ldr	r2, [r4, #0]
 800cef2:	f012 0210 	ands.w	r2, r2, #16
 800cef6:	d113      	bne.n	800cf20 <_scanf_i+0x1b0>
 800cef8:	702a      	strb	r2, [r5, #0]
 800cefa:	6863      	ldr	r3, [r4, #4]
 800cefc:	9e01      	ldr	r6, [sp, #4]
 800cefe:	4639      	mov	r1, r7
 800cf00:	4650      	mov	r0, sl
 800cf02:	47b0      	blx	r6
 800cf04:	6821      	ldr	r1, [r4, #0]
 800cf06:	f8d8 3000 	ldr.w	r3, [r8]
 800cf0a:	f011 0f20 	tst.w	r1, #32
 800cf0e:	d013      	beq.n	800cf38 <_scanf_i+0x1c8>
 800cf10:	1d1a      	adds	r2, r3, #4
 800cf12:	f8c8 2000 	str.w	r2, [r8]
 800cf16:	681b      	ldr	r3, [r3, #0]
 800cf18:	6018      	str	r0, [r3, #0]
 800cf1a:	68e3      	ldr	r3, [r4, #12]
 800cf1c:	3301      	adds	r3, #1
 800cf1e:	60e3      	str	r3, [r4, #12]
 800cf20:	1bed      	subs	r5, r5, r7
 800cf22:	44ab      	add	fp, r5
 800cf24:	6925      	ldr	r5, [r4, #16]
 800cf26:	445d      	add	r5, fp
 800cf28:	6125      	str	r5, [r4, #16]
 800cf2a:	2000      	movs	r0, #0
 800cf2c:	b007      	add	sp, #28
 800cf2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cf32:	f04f 0b00 	mov.w	fp, #0
 800cf36:	e7ca      	b.n	800cece <_scanf_i+0x15e>
 800cf38:	1d1a      	adds	r2, r3, #4
 800cf3a:	f8c8 2000 	str.w	r2, [r8]
 800cf3e:	681b      	ldr	r3, [r3, #0]
 800cf40:	f011 0f01 	tst.w	r1, #1
 800cf44:	bf14      	ite	ne
 800cf46:	8018      	strhne	r0, [r3, #0]
 800cf48:	6018      	streq	r0, [r3, #0]
 800cf4a:	e7e6      	b.n	800cf1a <_scanf_i+0x1aa>
 800cf4c:	2001      	movs	r0, #1
 800cf4e:	e7ed      	b.n	800cf2c <_scanf_i+0x1bc>
 800cf50:	0800e8dc 	.word	0x0800e8dc
 800cf54:	0800d10d 	.word	0x0800d10d
 800cf58:	0800a655 	.word	0x0800a655
 800cf5c:	0800ed1e 	.word	0x0800ed1e

0800cf60 <_read_r>:
 800cf60:	b538      	push	{r3, r4, r5, lr}
 800cf62:	4d07      	ldr	r5, [pc, #28]	; (800cf80 <_read_r+0x20>)
 800cf64:	4604      	mov	r4, r0
 800cf66:	4608      	mov	r0, r1
 800cf68:	4611      	mov	r1, r2
 800cf6a:	2200      	movs	r2, #0
 800cf6c:	602a      	str	r2, [r5, #0]
 800cf6e:	461a      	mov	r2, r3
 800cf70:	f7f6 f824 	bl	8002fbc <_read>
 800cf74:	1c43      	adds	r3, r0, #1
 800cf76:	d102      	bne.n	800cf7e <_read_r+0x1e>
 800cf78:	682b      	ldr	r3, [r5, #0]
 800cf7a:	b103      	cbz	r3, 800cf7e <_read_r+0x1e>
 800cf7c:	6023      	str	r3, [r4, #0]
 800cf7e:	bd38      	pop	{r3, r4, r5, pc}
 800cf80:	2000069c 	.word	0x2000069c
 800cf84:	00000000 	.word	0x00000000

0800cf88 <nan>:
 800cf88:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800cf90 <nan+0x8>
 800cf8c:	4770      	bx	lr
 800cf8e:	bf00      	nop
 800cf90:	00000000 	.word	0x00000000
 800cf94:	7ff80000 	.word	0x7ff80000

0800cf98 <_sbrk_r>:
 800cf98:	b538      	push	{r3, r4, r5, lr}
 800cf9a:	4d06      	ldr	r5, [pc, #24]	; (800cfb4 <_sbrk_r+0x1c>)
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	4604      	mov	r4, r0
 800cfa0:	4608      	mov	r0, r1
 800cfa2:	602b      	str	r3, [r5, #0]
 800cfa4:	f7f6 f878 	bl	8003098 <_sbrk>
 800cfa8:	1c43      	adds	r3, r0, #1
 800cfaa:	d102      	bne.n	800cfb2 <_sbrk_r+0x1a>
 800cfac:	682b      	ldr	r3, [r5, #0]
 800cfae:	b103      	cbz	r3, 800cfb2 <_sbrk_r+0x1a>
 800cfb0:	6023      	str	r3, [r4, #0]
 800cfb2:	bd38      	pop	{r3, r4, r5, pc}
 800cfb4:	2000069c 	.word	0x2000069c

0800cfb8 <__sccl>:
 800cfb8:	b570      	push	{r4, r5, r6, lr}
 800cfba:	780b      	ldrb	r3, [r1, #0]
 800cfbc:	4604      	mov	r4, r0
 800cfbe:	2b5e      	cmp	r3, #94	; 0x5e
 800cfc0:	bf0b      	itete	eq
 800cfc2:	784b      	ldrbeq	r3, [r1, #1]
 800cfc4:	1c48      	addne	r0, r1, #1
 800cfc6:	1c88      	addeq	r0, r1, #2
 800cfc8:	2200      	movne	r2, #0
 800cfca:	bf08      	it	eq
 800cfcc:	2201      	moveq	r2, #1
 800cfce:	1e61      	subs	r1, r4, #1
 800cfd0:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800cfd4:	f801 2f01 	strb.w	r2, [r1, #1]!
 800cfd8:	42a9      	cmp	r1, r5
 800cfda:	d1fb      	bne.n	800cfd4 <__sccl+0x1c>
 800cfdc:	b90b      	cbnz	r3, 800cfe2 <__sccl+0x2a>
 800cfde:	3801      	subs	r0, #1
 800cfe0:	bd70      	pop	{r4, r5, r6, pc}
 800cfe2:	f082 0201 	eor.w	r2, r2, #1
 800cfe6:	54e2      	strb	r2, [r4, r3]
 800cfe8:	4605      	mov	r5, r0
 800cfea:	4628      	mov	r0, r5
 800cfec:	f810 1b01 	ldrb.w	r1, [r0], #1
 800cff0:	292d      	cmp	r1, #45	; 0x2d
 800cff2:	d006      	beq.n	800d002 <__sccl+0x4a>
 800cff4:	295d      	cmp	r1, #93	; 0x5d
 800cff6:	d0f3      	beq.n	800cfe0 <__sccl+0x28>
 800cff8:	b909      	cbnz	r1, 800cffe <__sccl+0x46>
 800cffa:	4628      	mov	r0, r5
 800cffc:	e7f0      	b.n	800cfe0 <__sccl+0x28>
 800cffe:	460b      	mov	r3, r1
 800d000:	e7f1      	b.n	800cfe6 <__sccl+0x2e>
 800d002:	786e      	ldrb	r6, [r5, #1]
 800d004:	2e5d      	cmp	r6, #93	; 0x5d
 800d006:	d0fa      	beq.n	800cffe <__sccl+0x46>
 800d008:	42b3      	cmp	r3, r6
 800d00a:	dcf8      	bgt.n	800cffe <__sccl+0x46>
 800d00c:	3502      	adds	r5, #2
 800d00e:	4619      	mov	r1, r3
 800d010:	3101      	adds	r1, #1
 800d012:	428e      	cmp	r6, r1
 800d014:	5462      	strb	r2, [r4, r1]
 800d016:	dcfb      	bgt.n	800d010 <__sccl+0x58>
 800d018:	1af1      	subs	r1, r6, r3
 800d01a:	3901      	subs	r1, #1
 800d01c:	1c58      	adds	r0, r3, #1
 800d01e:	42b3      	cmp	r3, r6
 800d020:	bfa8      	it	ge
 800d022:	2100      	movge	r1, #0
 800d024:	1843      	adds	r3, r0, r1
 800d026:	e7e0      	b.n	800cfea <__sccl+0x32>

0800d028 <_strtoul_l.constprop.0>:
 800d028:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d02c:	4f36      	ldr	r7, [pc, #216]	; (800d108 <_strtoul_l.constprop.0+0xe0>)
 800d02e:	4686      	mov	lr, r0
 800d030:	460d      	mov	r5, r1
 800d032:	4628      	mov	r0, r5
 800d034:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d038:	5de6      	ldrb	r6, [r4, r7]
 800d03a:	f016 0608 	ands.w	r6, r6, #8
 800d03e:	d1f8      	bne.n	800d032 <_strtoul_l.constprop.0+0xa>
 800d040:	2c2d      	cmp	r4, #45	; 0x2d
 800d042:	d12f      	bne.n	800d0a4 <_strtoul_l.constprop.0+0x7c>
 800d044:	782c      	ldrb	r4, [r5, #0]
 800d046:	2601      	movs	r6, #1
 800d048:	1c85      	adds	r5, r0, #2
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d057      	beq.n	800d0fe <_strtoul_l.constprop.0+0xd6>
 800d04e:	2b10      	cmp	r3, #16
 800d050:	d109      	bne.n	800d066 <_strtoul_l.constprop.0+0x3e>
 800d052:	2c30      	cmp	r4, #48	; 0x30
 800d054:	d107      	bne.n	800d066 <_strtoul_l.constprop.0+0x3e>
 800d056:	7828      	ldrb	r0, [r5, #0]
 800d058:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800d05c:	2858      	cmp	r0, #88	; 0x58
 800d05e:	d149      	bne.n	800d0f4 <_strtoul_l.constprop.0+0xcc>
 800d060:	786c      	ldrb	r4, [r5, #1]
 800d062:	2310      	movs	r3, #16
 800d064:	3502      	adds	r5, #2
 800d066:	f04f 38ff 	mov.w	r8, #4294967295
 800d06a:	2700      	movs	r7, #0
 800d06c:	fbb8 f8f3 	udiv	r8, r8, r3
 800d070:	fb03 f908 	mul.w	r9, r3, r8
 800d074:	ea6f 0909 	mvn.w	r9, r9
 800d078:	4638      	mov	r0, r7
 800d07a:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800d07e:	f1bc 0f09 	cmp.w	ip, #9
 800d082:	d814      	bhi.n	800d0ae <_strtoul_l.constprop.0+0x86>
 800d084:	4664      	mov	r4, ip
 800d086:	42a3      	cmp	r3, r4
 800d088:	dd22      	ble.n	800d0d0 <_strtoul_l.constprop.0+0xa8>
 800d08a:	2f00      	cmp	r7, #0
 800d08c:	db1d      	blt.n	800d0ca <_strtoul_l.constprop.0+0xa2>
 800d08e:	4580      	cmp	r8, r0
 800d090:	d31b      	bcc.n	800d0ca <_strtoul_l.constprop.0+0xa2>
 800d092:	d101      	bne.n	800d098 <_strtoul_l.constprop.0+0x70>
 800d094:	45a1      	cmp	r9, r4
 800d096:	db18      	blt.n	800d0ca <_strtoul_l.constprop.0+0xa2>
 800d098:	fb00 4003 	mla	r0, r0, r3, r4
 800d09c:	2701      	movs	r7, #1
 800d09e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800d0a2:	e7ea      	b.n	800d07a <_strtoul_l.constprop.0+0x52>
 800d0a4:	2c2b      	cmp	r4, #43	; 0x2b
 800d0a6:	bf04      	itt	eq
 800d0a8:	782c      	ldrbeq	r4, [r5, #0]
 800d0aa:	1c85      	addeq	r5, r0, #2
 800d0ac:	e7cd      	b.n	800d04a <_strtoul_l.constprop.0+0x22>
 800d0ae:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800d0b2:	f1bc 0f19 	cmp.w	ip, #25
 800d0b6:	d801      	bhi.n	800d0bc <_strtoul_l.constprop.0+0x94>
 800d0b8:	3c37      	subs	r4, #55	; 0x37
 800d0ba:	e7e4      	b.n	800d086 <_strtoul_l.constprop.0+0x5e>
 800d0bc:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800d0c0:	f1bc 0f19 	cmp.w	ip, #25
 800d0c4:	d804      	bhi.n	800d0d0 <_strtoul_l.constprop.0+0xa8>
 800d0c6:	3c57      	subs	r4, #87	; 0x57
 800d0c8:	e7dd      	b.n	800d086 <_strtoul_l.constprop.0+0x5e>
 800d0ca:	f04f 37ff 	mov.w	r7, #4294967295
 800d0ce:	e7e6      	b.n	800d09e <_strtoul_l.constprop.0+0x76>
 800d0d0:	2f00      	cmp	r7, #0
 800d0d2:	da07      	bge.n	800d0e4 <_strtoul_l.constprop.0+0xbc>
 800d0d4:	2322      	movs	r3, #34	; 0x22
 800d0d6:	f8ce 3000 	str.w	r3, [lr]
 800d0da:	f04f 30ff 	mov.w	r0, #4294967295
 800d0de:	b932      	cbnz	r2, 800d0ee <_strtoul_l.constprop.0+0xc6>
 800d0e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d0e4:	b106      	cbz	r6, 800d0e8 <_strtoul_l.constprop.0+0xc0>
 800d0e6:	4240      	negs	r0, r0
 800d0e8:	2a00      	cmp	r2, #0
 800d0ea:	d0f9      	beq.n	800d0e0 <_strtoul_l.constprop.0+0xb8>
 800d0ec:	b107      	cbz	r7, 800d0f0 <_strtoul_l.constprop.0+0xc8>
 800d0ee:	1e69      	subs	r1, r5, #1
 800d0f0:	6011      	str	r1, [r2, #0]
 800d0f2:	e7f5      	b.n	800d0e0 <_strtoul_l.constprop.0+0xb8>
 800d0f4:	2430      	movs	r4, #48	; 0x30
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	d1b5      	bne.n	800d066 <_strtoul_l.constprop.0+0x3e>
 800d0fa:	2308      	movs	r3, #8
 800d0fc:	e7b3      	b.n	800d066 <_strtoul_l.constprop.0+0x3e>
 800d0fe:	2c30      	cmp	r4, #48	; 0x30
 800d100:	d0a9      	beq.n	800d056 <_strtoul_l.constprop.0+0x2e>
 800d102:	230a      	movs	r3, #10
 800d104:	e7af      	b.n	800d066 <_strtoul_l.constprop.0+0x3e>
 800d106:	bf00      	nop
 800d108:	0800e991 	.word	0x0800e991

0800d10c <_strtoul_r>:
 800d10c:	f7ff bf8c 	b.w	800d028 <_strtoul_l.constprop.0>

0800d110 <__submore>:
 800d110:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d114:	460c      	mov	r4, r1
 800d116:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800d118:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d11c:	4299      	cmp	r1, r3
 800d11e:	d11d      	bne.n	800d15c <__submore+0x4c>
 800d120:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d124:	f7ff fa28 	bl	800c578 <_malloc_r>
 800d128:	b918      	cbnz	r0, 800d132 <__submore+0x22>
 800d12a:	f04f 30ff 	mov.w	r0, #4294967295
 800d12e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d132:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d136:	63a3      	str	r3, [r4, #56]	; 0x38
 800d138:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800d13c:	6360      	str	r0, [r4, #52]	; 0x34
 800d13e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800d142:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800d146:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800d14a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800d14e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800d152:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800d156:	6020      	str	r0, [r4, #0]
 800d158:	2000      	movs	r0, #0
 800d15a:	e7e8      	b.n	800d12e <__submore+0x1e>
 800d15c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800d15e:	0077      	lsls	r7, r6, #1
 800d160:	463a      	mov	r2, r7
 800d162:	f000 fa2d 	bl	800d5c0 <_realloc_r>
 800d166:	4605      	mov	r5, r0
 800d168:	2800      	cmp	r0, #0
 800d16a:	d0de      	beq.n	800d12a <__submore+0x1a>
 800d16c:	eb00 0806 	add.w	r8, r0, r6
 800d170:	4601      	mov	r1, r0
 800d172:	4632      	mov	r2, r6
 800d174:	4640      	mov	r0, r8
 800d176:	f7fe fcad 	bl	800bad4 <memcpy>
 800d17a:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800d17e:	f8c4 8000 	str.w	r8, [r4]
 800d182:	e7e9      	b.n	800d158 <__submore+0x48>

0800d184 <__ascii_wctomb>:
 800d184:	b149      	cbz	r1, 800d19a <__ascii_wctomb+0x16>
 800d186:	2aff      	cmp	r2, #255	; 0xff
 800d188:	bf85      	ittet	hi
 800d18a:	238a      	movhi	r3, #138	; 0x8a
 800d18c:	6003      	strhi	r3, [r0, #0]
 800d18e:	700a      	strbls	r2, [r1, #0]
 800d190:	f04f 30ff 	movhi.w	r0, #4294967295
 800d194:	bf98      	it	ls
 800d196:	2001      	movls	r0, #1
 800d198:	4770      	bx	lr
 800d19a:	4608      	mov	r0, r1
 800d19c:	4770      	bx	lr
	...

0800d1a0 <__assert_func>:
 800d1a0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d1a2:	4614      	mov	r4, r2
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	4b09      	ldr	r3, [pc, #36]	; (800d1cc <__assert_func+0x2c>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	4605      	mov	r5, r0
 800d1ac:	68d8      	ldr	r0, [r3, #12]
 800d1ae:	b14c      	cbz	r4, 800d1c4 <__assert_func+0x24>
 800d1b0:	4b07      	ldr	r3, [pc, #28]	; (800d1d0 <__assert_func+0x30>)
 800d1b2:	9100      	str	r1, [sp, #0]
 800d1b4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1b8:	4906      	ldr	r1, [pc, #24]	; (800d1d4 <__assert_func+0x34>)
 800d1ba:	462b      	mov	r3, r5
 800d1bc:	f000 f9a6 	bl	800d50c <fiprintf>
 800d1c0:	f000 fc46 	bl	800da50 <abort>
 800d1c4:	4b04      	ldr	r3, [pc, #16]	; (800d1d8 <__assert_func+0x38>)
 800d1c6:	461c      	mov	r4, r3
 800d1c8:	e7f3      	b.n	800d1b2 <__assert_func+0x12>
 800d1ca:	bf00      	nop
 800d1cc:	2000000c 	.word	0x2000000c
 800d1d0:	0800ed20 	.word	0x0800ed20
 800d1d4:	0800ed2d 	.word	0x0800ed2d
 800d1d8:	0800ed5b 	.word	0x0800ed5b

0800d1dc <__sflush_r>:
 800d1dc:	898a      	ldrh	r2, [r1, #12]
 800d1de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d1e2:	4605      	mov	r5, r0
 800d1e4:	0710      	lsls	r0, r2, #28
 800d1e6:	460c      	mov	r4, r1
 800d1e8:	d458      	bmi.n	800d29c <__sflush_r+0xc0>
 800d1ea:	684b      	ldr	r3, [r1, #4]
 800d1ec:	2b00      	cmp	r3, #0
 800d1ee:	dc05      	bgt.n	800d1fc <__sflush_r+0x20>
 800d1f0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	dc02      	bgt.n	800d1fc <__sflush_r+0x20>
 800d1f6:	2000      	movs	r0, #0
 800d1f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d1fc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d1fe:	2e00      	cmp	r6, #0
 800d200:	d0f9      	beq.n	800d1f6 <__sflush_r+0x1a>
 800d202:	2300      	movs	r3, #0
 800d204:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d208:	682f      	ldr	r7, [r5, #0]
 800d20a:	602b      	str	r3, [r5, #0]
 800d20c:	d032      	beq.n	800d274 <__sflush_r+0x98>
 800d20e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d210:	89a3      	ldrh	r3, [r4, #12]
 800d212:	075a      	lsls	r2, r3, #29
 800d214:	d505      	bpl.n	800d222 <__sflush_r+0x46>
 800d216:	6863      	ldr	r3, [r4, #4]
 800d218:	1ac0      	subs	r0, r0, r3
 800d21a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d21c:	b10b      	cbz	r3, 800d222 <__sflush_r+0x46>
 800d21e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d220:	1ac0      	subs	r0, r0, r3
 800d222:	2300      	movs	r3, #0
 800d224:	4602      	mov	r2, r0
 800d226:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d228:	6a21      	ldr	r1, [r4, #32]
 800d22a:	4628      	mov	r0, r5
 800d22c:	47b0      	blx	r6
 800d22e:	1c43      	adds	r3, r0, #1
 800d230:	89a3      	ldrh	r3, [r4, #12]
 800d232:	d106      	bne.n	800d242 <__sflush_r+0x66>
 800d234:	6829      	ldr	r1, [r5, #0]
 800d236:	291d      	cmp	r1, #29
 800d238:	d82c      	bhi.n	800d294 <__sflush_r+0xb8>
 800d23a:	4a2a      	ldr	r2, [pc, #168]	; (800d2e4 <__sflush_r+0x108>)
 800d23c:	40ca      	lsrs	r2, r1
 800d23e:	07d6      	lsls	r6, r2, #31
 800d240:	d528      	bpl.n	800d294 <__sflush_r+0xb8>
 800d242:	2200      	movs	r2, #0
 800d244:	6062      	str	r2, [r4, #4]
 800d246:	04d9      	lsls	r1, r3, #19
 800d248:	6922      	ldr	r2, [r4, #16]
 800d24a:	6022      	str	r2, [r4, #0]
 800d24c:	d504      	bpl.n	800d258 <__sflush_r+0x7c>
 800d24e:	1c42      	adds	r2, r0, #1
 800d250:	d101      	bne.n	800d256 <__sflush_r+0x7a>
 800d252:	682b      	ldr	r3, [r5, #0]
 800d254:	b903      	cbnz	r3, 800d258 <__sflush_r+0x7c>
 800d256:	6560      	str	r0, [r4, #84]	; 0x54
 800d258:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d25a:	602f      	str	r7, [r5, #0]
 800d25c:	2900      	cmp	r1, #0
 800d25e:	d0ca      	beq.n	800d1f6 <__sflush_r+0x1a>
 800d260:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d264:	4299      	cmp	r1, r3
 800d266:	d002      	beq.n	800d26e <__sflush_r+0x92>
 800d268:	4628      	mov	r0, r5
 800d26a:	f7ff f919 	bl	800c4a0 <_free_r>
 800d26e:	2000      	movs	r0, #0
 800d270:	6360      	str	r0, [r4, #52]	; 0x34
 800d272:	e7c1      	b.n	800d1f8 <__sflush_r+0x1c>
 800d274:	6a21      	ldr	r1, [r4, #32]
 800d276:	2301      	movs	r3, #1
 800d278:	4628      	mov	r0, r5
 800d27a:	47b0      	blx	r6
 800d27c:	1c41      	adds	r1, r0, #1
 800d27e:	d1c7      	bne.n	800d210 <__sflush_r+0x34>
 800d280:	682b      	ldr	r3, [r5, #0]
 800d282:	2b00      	cmp	r3, #0
 800d284:	d0c4      	beq.n	800d210 <__sflush_r+0x34>
 800d286:	2b1d      	cmp	r3, #29
 800d288:	d001      	beq.n	800d28e <__sflush_r+0xb2>
 800d28a:	2b16      	cmp	r3, #22
 800d28c:	d101      	bne.n	800d292 <__sflush_r+0xb6>
 800d28e:	602f      	str	r7, [r5, #0]
 800d290:	e7b1      	b.n	800d1f6 <__sflush_r+0x1a>
 800d292:	89a3      	ldrh	r3, [r4, #12]
 800d294:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d298:	81a3      	strh	r3, [r4, #12]
 800d29a:	e7ad      	b.n	800d1f8 <__sflush_r+0x1c>
 800d29c:	690f      	ldr	r7, [r1, #16]
 800d29e:	2f00      	cmp	r7, #0
 800d2a0:	d0a9      	beq.n	800d1f6 <__sflush_r+0x1a>
 800d2a2:	0793      	lsls	r3, r2, #30
 800d2a4:	680e      	ldr	r6, [r1, #0]
 800d2a6:	bf08      	it	eq
 800d2a8:	694b      	ldreq	r3, [r1, #20]
 800d2aa:	600f      	str	r7, [r1, #0]
 800d2ac:	bf18      	it	ne
 800d2ae:	2300      	movne	r3, #0
 800d2b0:	eba6 0807 	sub.w	r8, r6, r7
 800d2b4:	608b      	str	r3, [r1, #8]
 800d2b6:	f1b8 0f00 	cmp.w	r8, #0
 800d2ba:	dd9c      	ble.n	800d1f6 <__sflush_r+0x1a>
 800d2bc:	6a21      	ldr	r1, [r4, #32]
 800d2be:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d2c0:	4643      	mov	r3, r8
 800d2c2:	463a      	mov	r2, r7
 800d2c4:	4628      	mov	r0, r5
 800d2c6:	47b0      	blx	r6
 800d2c8:	2800      	cmp	r0, #0
 800d2ca:	dc06      	bgt.n	800d2da <__sflush_r+0xfe>
 800d2cc:	89a3      	ldrh	r3, [r4, #12]
 800d2ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d2d2:	81a3      	strh	r3, [r4, #12]
 800d2d4:	f04f 30ff 	mov.w	r0, #4294967295
 800d2d8:	e78e      	b.n	800d1f8 <__sflush_r+0x1c>
 800d2da:	4407      	add	r7, r0
 800d2dc:	eba8 0800 	sub.w	r8, r8, r0
 800d2e0:	e7e9      	b.n	800d2b6 <__sflush_r+0xda>
 800d2e2:	bf00      	nop
 800d2e4:	20400001 	.word	0x20400001

0800d2e8 <_fflush_r>:
 800d2e8:	b538      	push	{r3, r4, r5, lr}
 800d2ea:	690b      	ldr	r3, [r1, #16]
 800d2ec:	4605      	mov	r5, r0
 800d2ee:	460c      	mov	r4, r1
 800d2f0:	b913      	cbnz	r3, 800d2f8 <_fflush_r+0x10>
 800d2f2:	2500      	movs	r5, #0
 800d2f4:	4628      	mov	r0, r5
 800d2f6:	bd38      	pop	{r3, r4, r5, pc}
 800d2f8:	b118      	cbz	r0, 800d302 <_fflush_r+0x1a>
 800d2fa:	6983      	ldr	r3, [r0, #24]
 800d2fc:	b90b      	cbnz	r3, 800d302 <_fflush_r+0x1a>
 800d2fe:	f000 f887 	bl	800d410 <__sinit>
 800d302:	4b14      	ldr	r3, [pc, #80]	; (800d354 <_fflush_r+0x6c>)
 800d304:	429c      	cmp	r4, r3
 800d306:	d11b      	bne.n	800d340 <_fflush_r+0x58>
 800d308:	686c      	ldr	r4, [r5, #4]
 800d30a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d30e:	2b00      	cmp	r3, #0
 800d310:	d0ef      	beq.n	800d2f2 <_fflush_r+0xa>
 800d312:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800d314:	07d0      	lsls	r0, r2, #31
 800d316:	d404      	bmi.n	800d322 <_fflush_r+0x3a>
 800d318:	0599      	lsls	r1, r3, #22
 800d31a:	d402      	bmi.n	800d322 <_fflush_r+0x3a>
 800d31c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d31e:	f000 f927 	bl	800d570 <__retarget_lock_acquire_recursive>
 800d322:	4628      	mov	r0, r5
 800d324:	4621      	mov	r1, r4
 800d326:	f7ff ff59 	bl	800d1dc <__sflush_r>
 800d32a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d32c:	07da      	lsls	r2, r3, #31
 800d32e:	4605      	mov	r5, r0
 800d330:	d4e0      	bmi.n	800d2f4 <_fflush_r+0xc>
 800d332:	89a3      	ldrh	r3, [r4, #12]
 800d334:	059b      	lsls	r3, r3, #22
 800d336:	d4dd      	bmi.n	800d2f4 <_fflush_r+0xc>
 800d338:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d33a:	f000 f91a 	bl	800d572 <__retarget_lock_release_recursive>
 800d33e:	e7d9      	b.n	800d2f4 <_fflush_r+0xc>
 800d340:	4b05      	ldr	r3, [pc, #20]	; (800d358 <_fflush_r+0x70>)
 800d342:	429c      	cmp	r4, r3
 800d344:	d101      	bne.n	800d34a <_fflush_r+0x62>
 800d346:	68ac      	ldr	r4, [r5, #8]
 800d348:	e7df      	b.n	800d30a <_fflush_r+0x22>
 800d34a:	4b04      	ldr	r3, [pc, #16]	; (800d35c <_fflush_r+0x74>)
 800d34c:	429c      	cmp	r4, r3
 800d34e:	bf08      	it	eq
 800d350:	68ec      	ldreq	r4, [r5, #12]
 800d352:	e7da      	b.n	800d30a <_fflush_r+0x22>
 800d354:	0800ed7c 	.word	0x0800ed7c
 800d358:	0800ed9c 	.word	0x0800ed9c
 800d35c:	0800ed5c 	.word	0x0800ed5c

0800d360 <std>:
 800d360:	2300      	movs	r3, #0
 800d362:	b510      	push	{r4, lr}
 800d364:	4604      	mov	r4, r0
 800d366:	e9c0 3300 	strd	r3, r3, [r0]
 800d36a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d36e:	6083      	str	r3, [r0, #8]
 800d370:	8181      	strh	r1, [r0, #12]
 800d372:	6643      	str	r3, [r0, #100]	; 0x64
 800d374:	81c2      	strh	r2, [r0, #14]
 800d376:	6183      	str	r3, [r0, #24]
 800d378:	4619      	mov	r1, r3
 800d37a:	2208      	movs	r2, #8
 800d37c:	305c      	adds	r0, #92	; 0x5c
 800d37e:	f7fb fb8f 	bl	8008aa0 <memset>
 800d382:	4b05      	ldr	r3, [pc, #20]	; (800d398 <std+0x38>)
 800d384:	6263      	str	r3, [r4, #36]	; 0x24
 800d386:	4b05      	ldr	r3, [pc, #20]	; (800d39c <std+0x3c>)
 800d388:	62a3      	str	r3, [r4, #40]	; 0x28
 800d38a:	4b05      	ldr	r3, [pc, #20]	; (800d3a0 <std+0x40>)
 800d38c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d38e:	4b05      	ldr	r3, [pc, #20]	; (800d3a4 <std+0x44>)
 800d390:	6224      	str	r4, [r4, #32]
 800d392:	6323      	str	r3, [r4, #48]	; 0x30
 800d394:	bd10      	pop	{r4, pc}
 800d396:	bf00      	nop
 800d398:	08009849 	.word	0x08009849
 800d39c:	0800986f 	.word	0x0800986f
 800d3a0:	080098a7 	.word	0x080098a7
 800d3a4:	080098cb 	.word	0x080098cb

0800d3a8 <_cleanup_r>:
 800d3a8:	4901      	ldr	r1, [pc, #4]	; (800d3b0 <_cleanup_r+0x8>)
 800d3aa:	f000 b8c1 	b.w	800d530 <_fwalk_reent>
 800d3ae:	bf00      	nop
 800d3b0:	0800d2e9 	.word	0x0800d2e9

0800d3b4 <__sfmoreglue>:
 800d3b4:	b570      	push	{r4, r5, r6, lr}
 800d3b6:	2268      	movs	r2, #104	; 0x68
 800d3b8:	1e4d      	subs	r5, r1, #1
 800d3ba:	4355      	muls	r5, r2
 800d3bc:	460e      	mov	r6, r1
 800d3be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d3c2:	f7ff f8d9 	bl	800c578 <_malloc_r>
 800d3c6:	4604      	mov	r4, r0
 800d3c8:	b140      	cbz	r0, 800d3dc <__sfmoreglue+0x28>
 800d3ca:	2100      	movs	r1, #0
 800d3cc:	e9c0 1600 	strd	r1, r6, [r0]
 800d3d0:	300c      	adds	r0, #12
 800d3d2:	60a0      	str	r0, [r4, #8]
 800d3d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d3d8:	f7fb fb62 	bl	8008aa0 <memset>
 800d3dc:	4620      	mov	r0, r4
 800d3de:	bd70      	pop	{r4, r5, r6, pc}

0800d3e0 <__sfp_lock_acquire>:
 800d3e0:	4801      	ldr	r0, [pc, #4]	; (800d3e8 <__sfp_lock_acquire+0x8>)
 800d3e2:	f000 b8c5 	b.w	800d570 <__retarget_lock_acquire_recursive>
 800d3e6:	bf00      	nop
 800d3e8:	200006a1 	.word	0x200006a1

0800d3ec <__sfp_lock_release>:
 800d3ec:	4801      	ldr	r0, [pc, #4]	; (800d3f4 <__sfp_lock_release+0x8>)
 800d3ee:	f000 b8c0 	b.w	800d572 <__retarget_lock_release_recursive>
 800d3f2:	bf00      	nop
 800d3f4:	200006a1 	.word	0x200006a1

0800d3f8 <__sinit_lock_acquire>:
 800d3f8:	4801      	ldr	r0, [pc, #4]	; (800d400 <__sinit_lock_acquire+0x8>)
 800d3fa:	f000 b8b9 	b.w	800d570 <__retarget_lock_acquire_recursive>
 800d3fe:	bf00      	nop
 800d400:	200006a2 	.word	0x200006a2

0800d404 <__sinit_lock_release>:
 800d404:	4801      	ldr	r0, [pc, #4]	; (800d40c <__sinit_lock_release+0x8>)
 800d406:	f000 b8b4 	b.w	800d572 <__retarget_lock_release_recursive>
 800d40a:	bf00      	nop
 800d40c:	200006a2 	.word	0x200006a2

0800d410 <__sinit>:
 800d410:	b510      	push	{r4, lr}
 800d412:	4604      	mov	r4, r0
 800d414:	f7ff fff0 	bl	800d3f8 <__sinit_lock_acquire>
 800d418:	69a3      	ldr	r3, [r4, #24]
 800d41a:	b11b      	cbz	r3, 800d424 <__sinit+0x14>
 800d41c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d420:	f7ff bff0 	b.w	800d404 <__sinit_lock_release>
 800d424:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800d428:	6523      	str	r3, [r4, #80]	; 0x50
 800d42a:	4b13      	ldr	r3, [pc, #76]	; (800d478 <__sinit+0x68>)
 800d42c:	4a13      	ldr	r2, [pc, #76]	; (800d47c <__sinit+0x6c>)
 800d42e:	681b      	ldr	r3, [r3, #0]
 800d430:	62a2      	str	r2, [r4, #40]	; 0x28
 800d432:	42a3      	cmp	r3, r4
 800d434:	bf04      	itt	eq
 800d436:	2301      	moveq	r3, #1
 800d438:	61a3      	streq	r3, [r4, #24]
 800d43a:	4620      	mov	r0, r4
 800d43c:	f000 f820 	bl	800d480 <__sfp>
 800d440:	6060      	str	r0, [r4, #4]
 800d442:	4620      	mov	r0, r4
 800d444:	f000 f81c 	bl	800d480 <__sfp>
 800d448:	60a0      	str	r0, [r4, #8]
 800d44a:	4620      	mov	r0, r4
 800d44c:	f000 f818 	bl	800d480 <__sfp>
 800d450:	2200      	movs	r2, #0
 800d452:	60e0      	str	r0, [r4, #12]
 800d454:	2104      	movs	r1, #4
 800d456:	6860      	ldr	r0, [r4, #4]
 800d458:	f7ff ff82 	bl	800d360 <std>
 800d45c:	68a0      	ldr	r0, [r4, #8]
 800d45e:	2201      	movs	r2, #1
 800d460:	2109      	movs	r1, #9
 800d462:	f7ff ff7d 	bl	800d360 <std>
 800d466:	68e0      	ldr	r0, [r4, #12]
 800d468:	2202      	movs	r2, #2
 800d46a:	2112      	movs	r1, #18
 800d46c:	f7ff ff78 	bl	800d360 <std>
 800d470:	2301      	movs	r3, #1
 800d472:	61a3      	str	r3, [r4, #24]
 800d474:	e7d2      	b.n	800d41c <__sinit+0xc>
 800d476:	bf00      	nop
 800d478:	0800e900 	.word	0x0800e900
 800d47c:	0800d3a9 	.word	0x0800d3a9

0800d480 <__sfp>:
 800d480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d482:	4607      	mov	r7, r0
 800d484:	f7ff ffac 	bl	800d3e0 <__sfp_lock_acquire>
 800d488:	4b1e      	ldr	r3, [pc, #120]	; (800d504 <__sfp+0x84>)
 800d48a:	681e      	ldr	r6, [r3, #0]
 800d48c:	69b3      	ldr	r3, [r6, #24]
 800d48e:	b913      	cbnz	r3, 800d496 <__sfp+0x16>
 800d490:	4630      	mov	r0, r6
 800d492:	f7ff ffbd 	bl	800d410 <__sinit>
 800d496:	3648      	adds	r6, #72	; 0x48
 800d498:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800d49c:	3b01      	subs	r3, #1
 800d49e:	d503      	bpl.n	800d4a8 <__sfp+0x28>
 800d4a0:	6833      	ldr	r3, [r6, #0]
 800d4a2:	b30b      	cbz	r3, 800d4e8 <__sfp+0x68>
 800d4a4:	6836      	ldr	r6, [r6, #0]
 800d4a6:	e7f7      	b.n	800d498 <__sfp+0x18>
 800d4a8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800d4ac:	b9d5      	cbnz	r5, 800d4e4 <__sfp+0x64>
 800d4ae:	4b16      	ldr	r3, [pc, #88]	; (800d508 <__sfp+0x88>)
 800d4b0:	60e3      	str	r3, [r4, #12]
 800d4b2:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800d4b6:	6665      	str	r5, [r4, #100]	; 0x64
 800d4b8:	f000 f859 	bl	800d56e <__retarget_lock_init_recursive>
 800d4bc:	f7ff ff96 	bl	800d3ec <__sfp_lock_release>
 800d4c0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800d4c4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800d4c8:	6025      	str	r5, [r4, #0]
 800d4ca:	61a5      	str	r5, [r4, #24]
 800d4cc:	2208      	movs	r2, #8
 800d4ce:	4629      	mov	r1, r5
 800d4d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800d4d4:	f7fb fae4 	bl	8008aa0 <memset>
 800d4d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800d4dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800d4e0:	4620      	mov	r0, r4
 800d4e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4e4:	3468      	adds	r4, #104	; 0x68
 800d4e6:	e7d9      	b.n	800d49c <__sfp+0x1c>
 800d4e8:	2104      	movs	r1, #4
 800d4ea:	4638      	mov	r0, r7
 800d4ec:	f7ff ff62 	bl	800d3b4 <__sfmoreglue>
 800d4f0:	4604      	mov	r4, r0
 800d4f2:	6030      	str	r0, [r6, #0]
 800d4f4:	2800      	cmp	r0, #0
 800d4f6:	d1d5      	bne.n	800d4a4 <__sfp+0x24>
 800d4f8:	f7ff ff78 	bl	800d3ec <__sfp_lock_release>
 800d4fc:	230c      	movs	r3, #12
 800d4fe:	603b      	str	r3, [r7, #0]
 800d500:	e7ee      	b.n	800d4e0 <__sfp+0x60>
 800d502:	bf00      	nop
 800d504:	0800e900 	.word	0x0800e900
 800d508:	ffff0001 	.word	0xffff0001

0800d50c <fiprintf>:
 800d50c:	b40e      	push	{r1, r2, r3}
 800d50e:	b503      	push	{r0, r1, lr}
 800d510:	4601      	mov	r1, r0
 800d512:	ab03      	add	r3, sp, #12
 800d514:	4805      	ldr	r0, [pc, #20]	; (800d52c <fiprintf+0x20>)
 800d516:	f853 2b04 	ldr.w	r2, [r3], #4
 800d51a:	6800      	ldr	r0, [r0, #0]
 800d51c:	9301      	str	r3, [sp, #4]
 800d51e:	f000 f8a7 	bl	800d670 <_vfiprintf_r>
 800d522:	b002      	add	sp, #8
 800d524:	f85d eb04 	ldr.w	lr, [sp], #4
 800d528:	b003      	add	sp, #12
 800d52a:	4770      	bx	lr
 800d52c:	2000000c 	.word	0x2000000c

0800d530 <_fwalk_reent>:
 800d530:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d534:	4606      	mov	r6, r0
 800d536:	4688      	mov	r8, r1
 800d538:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800d53c:	2700      	movs	r7, #0
 800d53e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d542:	f1b9 0901 	subs.w	r9, r9, #1
 800d546:	d505      	bpl.n	800d554 <_fwalk_reent+0x24>
 800d548:	6824      	ldr	r4, [r4, #0]
 800d54a:	2c00      	cmp	r4, #0
 800d54c:	d1f7      	bne.n	800d53e <_fwalk_reent+0xe>
 800d54e:	4638      	mov	r0, r7
 800d550:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d554:	89ab      	ldrh	r3, [r5, #12]
 800d556:	2b01      	cmp	r3, #1
 800d558:	d907      	bls.n	800d56a <_fwalk_reent+0x3a>
 800d55a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d55e:	3301      	adds	r3, #1
 800d560:	d003      	beq.n	800d56a <_fwalk_reent+0x3a>
 800d562:	4629      	mov	r1, r5
 800d564:	4630      	mov	r0, r6
 800d566:	47c0      	blx	r8
 800d568:	4307      	orrs	r7, r0
 800d56a:	3568      	adds	r5, #104	; 0x68
 800d56c:	e7e9      	b.n	800d542 <_fwalk_reent+0x12>

0800d56e <__retarget_lock_init_recursive>:
 800d56e:	4770      	bx	lr

0800d570 <__retarget_lock_acquire_recursive>:
 800d570:	4770      	bx	lr

0800d572 <__retarget_lock_release_recursive>:
 800d572:	4770      	bx	lr

0800d574 <memmove>:
 800d574:	4288      	cmp	r0, r1
 800d576:	b510      	push	{r4, lr}
 800d578:	eb01 0402 	add.w	r4, r1, r2
 800d57c:	d902      	bls.n	800d584 <memmove+0x10>
 800d57e:	4284      	cmp	r4, r0
 800d580:	4623      	mov	r3, r4
 800d582:	d807      	bhi.n	800d594 <memmove+0x20>
 800d584:	1e43      	subs	r3, r0, #1
 800d586:	42a1      	cmp	r1, r4
 800d588:	d008      	beq.n	800d59c <memmove+0x28>
 800d58a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d58e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d592:	e7f8      	b.n	800d586 <memmove+0x12>
 800d594:	4402      	add	r2, r0
 800d596:	4601      	mov	r1, r0
 800d598:	428a      	cmp	r2, r1
 800d59a:	d100      	bne.n	800d59e <memmove+0x2a>
 800d59c:	bd10      	pop	{r4, pc}
 800d59e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d5a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d5a6:	e7f7      	b.n	800d598 <memmove+0x24>

0800d5a8 <__malloc_lock>:
 800d5a8:	4801      	ldr	r0, [pc, #4]	; (800d5b0 <__malloc_lock+0x8>)
 800d5aa:	f7ff bfe1 	b.w	800d570 <__retarget_lock_acquire_recursive>
 800d5ae:	bf00      	nop
 800d5b0:	200006a0 	.word	0x200006a0

0800d5b4 <__malloc_unlock>:
 800d5b4:	4801      	ldr	r0, [pc, #4]	; (800d5bc <__malloc_unlock+0x8>)
 800d5b6:	f7ff bfdc 	b.w	800d572 <__retarget_lock_release_recursive>
 800d5ba:	bf00      	nop
 800d5bc:	200006a0 	.word	0x200006a0

0800d5c0 <_realloc_r>:
 800d5c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d5c4:	4680      	mov	r8, r0
 800d5c6:	4614      	mov	r4, r2
 800d5c8:	460e      	mov	r6, r1
 800d5ca:	b921      	cbnz	r1, 800d5d6 <_realloc_r+0x16>
 800d5cc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d5d0:	4611      	mov	r1, r2
 800d5d2:	f7fe bfd1 	b.w	800c578 <_malloc_r>
 800d5d6:	b92a      	cbnz	r2, 800d5e4 <_realloc_r+0x24>
 800d5d8:	f7fe ff62 	bl	800c4a0 <_free_r>
 800d5dc:	4625      	mov	r5, r4
 800d5de:	4628      	mov	r0, r5
 800d5e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d5e4:	f000 faa0 	bl	800db28 <_malloc_usable_size_r>
 800d5e8:	4284      	cmp	r4, r0
 800d5ea:	4607      	mov	r7, r0
 800d5ec:	d802      	bhi.n	800d5f4 <_realloc_r+0x34>
 800d5ee:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d5f2:	d812      	bhi.n	800d61a <_realloc_r+0x5a>
 800d5f4:	4621      	mov	r1, r4
 800d5f6:	4640      	mov	r0, r8
 800d5f8:	f7fe ffbe 	bl	800c578 <_malloc_r>
 800d5fc:	4605      	mov	r5, r0
 800d5fe:	2800      	cmp	r0, #0
 800d600:	d0ed      	beq.n	800d5de <_realloc_r+0x1e>
 800d602:	42bc      	cmp	r4, r7
 800d604:	4622      	mov	r2, r4
 800d606:	4631      	mov	r1, r6
 800d608:	bf28      	it	cs
 800d60a:	463a      	movcs	r2, r7
 800d60c:	f7fe fa62 	bl	800bad4 <memcpy>
 800d610:	4631      	mov	r1, r6
 800d612:	4640      	mov	r0, r8
 800d614:	f7fe ff44 	bl	800c4a0 <_free_r>
 800d618:	e7e1      	b.n	800d5de <_realloc_r+0x1e>
 800d61a:	4635      	mov	r5, r6
 800d61c:	e7df      	b.n	800d5de <_realloc_r+0x1e>

0800d61e <__sfputc_r>:
 800d61e:	6893      	ldr	r3, [r2, #8]
 800d620:	3b01      	subs	r3, #1
 800d622:	2b00      	cmp	r3, #0
 800d624:	b410      	push	{r4}
 800d626:	6093      	str	r3, [r2, #8]
 800d628:	da08      	bge.n	800d63c <__sfputc_r+0x1e>
 800d62a:	6994      	ldr	r4, [r2, #24]
 800d62c:	42a3      	cmp	r3, r4
 800d62e:	db01      	blt.n	800d634 <__sfputc_r+0x16>
 800d630:	290a      	cmp	r1, #10
 800d632:	d103      	bne.n	800d63c <__sfputc_r+0x1e>
 800d634:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d638:	f000 b94a 	b.w	800d8d0 <__swbuf_r>
 800d63c:	6813      	ldr	r3, [r2, #0]
 800d63e:	1c58      	adds	r0, r3, #1
 800d640:	6010      	str	r0, [r2, #0]
 800d642:	7019      	strb	r1, [r3, #0]
 800d644:	4608      	mov	r0, r1
 800d646:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d64a:	4770      	bx	lr

0800d64c <__sfputs_r>:
 800d64c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d64e:	4606      	mov	r6, r0
 800d650:	460f      	mov	r7, r1
 800d652:	4614      	mov	r4, r2
 800d654:	18d5      	adds	r5, r2, r3
 800d656:	42ac      	cmp	r4, r5
 800d658:	d101      	bne.n	800d65e <__sfputs_r+0x12>
 800d65a:	2000      	movs	r0, #0
 800d65c:	e007      	b.n	800d66e <__sfputs_r+0x22>
 800d65e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d662:	463a      	mov	r2, r7
 800d664:	4630      	mov	r0, r6
 800d666:	f7ff ffda 	bl	800d61e <__sfputc_r>
 800d66a:	1c43      	adds	r3, r0, #1
 800d66c:	d1f3      	bne.n	800d656 <__sfputs_r+0xa>
 800d66e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d670 <_vfiprintf_r>:
 800d670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d674:	460d      	mov	r5, r1
 800d676:	b09d      	sub	sp, #116	; 0x74
 800d678:	4614      	mov	r4, r2
 800d67a:	4698      	mov	r8, r3
 800d67c:	4606      	mov	r6, r0
 800d67e:	b118      	cbz	r0, 800d688 <_vfiprintf_r+0x18>
 800d680:	6983      	ldr	r3, [r0, #24]
 800d682:	b90b      	cbnz	r3, 800d688 <_vfiprintf_r+0x18>
 800d684:	f7ff fec4 	bl	800d410 <__sinit>
 800d688:	4b89      	ldr	r3, [pc, #548]	; (800d8b0 <_vfiprintf_r+0x240>)
 800d68a:	429d      	cmp	r5, r3
 800d68c:	d11b      	bne.n	800d6c6 <_vfiprintf_r+0x56>
 800d68e:	6875      	ldr	r5, [r6, #4]
 800d690:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d692:	07d9      	lsls	r1, r3, #31
 800d694:	d405      	bmi.n	800d6a2 <_vfiprintf_r+0x32>
 800d696:	89ab      	ldrh	r3, [r5, #12]
 800d698:	059a      	lsls	r2, r3, #22
 800d69a:	d402      	bmi.n	800d6a2 <_vfiprintf_r+0x32>
 800d69c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d69e:	f7ff ff67 	bl	800d570 <__retarget_lock_acquire_recursive>
 800d6a2:	89ab      	ldrh	r3, [r5, #12]
 800d6a4:	071b      	lsls	r3, r3, #28
 800d6a6:	d501      	bpl.n	800d6ac <_vfiprintf_r+0x3c>
 800d6a8:	692b      	ldr	r3, [r5, #16]
 800d6aa:	b9eb      	cbnz	r3, 800d6e8 <_vfiprintf_r+0x78>
 800d6ac:	4629      	mov	r1, r5
 800d6ae:	4630      	mov	r0, r6
 800d6b0:	f000 f960 	bl	800d974 <__swsetup_r>
 800d6b4:	b1c0      	cbz	r0, 800d6e8 <_vfiprintf_r+0x78>
 800d6b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d6b8:	07dc      	lsls	r4, r3, #31
 800d6ba:	d50e      	bpl.n	800d6da <_vfiprintf_r+0x6a>
 800d6bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d6c0:	b01d      	add	sp, #116	; 0x74
 800d6c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d6c6:	4b7b      	ldr	r3, [pc, #492]	; (800d8b4 <_vfiprintf_r+0x244>)
 800d6c8:	429d      	cmp	r5, r3
 800d6ca:	d101      	bne.n	800d6d0 <_vfiprintf_r+0x60>
 800d6cc:	68b5      	ldr	r5, [r6, #8]
 800d6ce:	e7df      	b.n	800d690 <_vfiprintf_r+0x20>
 800d6d0:	4b79      	ldr	r3, [pc, #484]	; (800d8b8 <_vfiprintf_r+0x248>)
 800d6d2:	429d      	cmp	r5, r3
 800d6d4:	bf08      	it	eq
 800d6d6:	68f5      	ldreq	r5, [r6, #12]
 800d6d8:	e7da      	b.n	800d690 <_vfiprintf_r+0x20>
 800d6da:	89ab      	ldrh	r3, [r5, #12]
 800d6dc:	0598      	lsls	r0, r3, #22
 800d6de:	d4ed      	bmi.n	800d6bc <_vfiprintf_r+0x4c>
 800d6e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d6e2:	f7ff ff46 	bl	800d572 <__retarget_lock_release_recursive>
 800d6e6:	e7e9      	b.n	800d6bc <_vfiprintf_r+0x4c>
 800d6e8:	2300      	movs	r3, #0
 800d6ea:	9309      	str	r3, [sp, #36]	; 0x24
 800d6ec:	2320      	movs	r3, #32
 800d6ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d6f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6f6:	2330      	movs	r3, #48	; 0x30
 800d6f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d8bc <_vfiprintf_r+0x24c>
 800d6fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d700:	f04f 0901 	mov.w	r9, #1
 800d704:	4623      	mov	r3, r4
 800d706:	469a      	mov	sl, r3
 800d708:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d70c:	b10a      	cbz	r2, 800d712 <_vfiprintf_r+0xa2>
 800d70e:	2a25      	cmp	r2, #37	; 0x25
 800d710:	d1f9      	bne.n	800d706 <_vfiprintf_r+0x96>
 800d712:	ebba 0b04 	subs.w	fp, sl, r4
 800d716:	d00b      	beq.n	800d730 <_vfiprintf_r+0xc0>
 800d718:	465b      	mov	r3, fp
 800d71a:	4622      	mov	r2, r4
 800d71c:	4629      	mov	r1, r5
 800d71e:	4630      	mov	r0, r6
 800d720:	f7ff ff94 	bl	800d64c <__sfputs_r>
 800d724:	3001      	adds	r0, #1
 800d726:	f000 80aa 	beq.w	800d87e <_vfiprintf_r+0x20e>
 800d72a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d72c:	445a      	add	r2, fp
 800d72e:	9209      	str	r2, [sp, #36]	; 0x24
 800d730:	f89a 3000 	ldrb.w	r3, [sl]
 800d734:	2b00      	cmp	r3, #0
 800d736:	f000 80a2 	beq.w	800d87e <_vfiprintf_r+0x20e>
 800d73a:	2300      	movs	r3, #0
 800d73c:	f04f 32ff 	mov.w	r2, #4294967295
 800d740:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d744:	f10a 0a01 	add.w	sl, sl, #1
 800d748:	9304      	str	r3, [sp, #16]
 800d74a:	9307      	str	r3, [sp, #28]
 800d74c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d750:	931a      	str	r3, [sp, #104]	; 0x68
 800d752:	4654      	mov	r4, sl
 800d754:	2205      	movs	r2, #5
 800d756:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d75a:	4858      	ldr	r0, [pc, #352]	; (800d8bc <_vfiprintf_r+0x24c>)
 800d75c:	f7f2 fd50 	bl	8000200 <memchr>
 800d760:	9a04      	ldr	r2, [sp, #16]
 800d762:	b9d8      	cbnz	r0, 800d79c <_vfiprintf_r+0x12c>
 800d764:	06d1      	lsls	r1, r2, #27
 800d766:	bf44      	itt	mi
 800d768:	2320      	movmi	r3, #32
 800d76a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d76e:	0713      	lsls	r3, r2, #28
 800d770:	bf44      	itt	mi
 800d772:	232b      	movmi	r3, #43	; 0x2b
 800d774:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d778:	f89a 3000 	ldrb.w	r3, [sl]
 800d77c:	2b2a      	cmp	r3, #42	; 0x2a
 800d77e:	d015      	beq.n	800d7ac <_vfiprintf_r+0x13c>
 800d780:	9a07      	ldr	r2, [sp, #28]
 800d782:	4654      	mov	r4, sl
 800d784:	2000      	movs	r0, #0
 800d786:	f04f 0c0a 	mov.w	ip, #10
 800d78a:	4621      	mov	r1, r4
 800d78c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d790:	3b30      	subs	r3, #48	; 0x30
 800d792:	2b09      	cmp	r3, #9
 800d794:	d94e      	bls.n	800d834 <_vfiprintf_r+0x1c4>
 800d796:	b1b0      	cbz	r0, 800d7c6 <_vfiprintf_r+0x156>
 800d798:	9207      	str	r2, [sp, #28]
 800d79a:	e014      	b.n	800d7c6 <_vfiprintf_r+0x156>
 800d79c:	eba0 0308 	sub.w	r3, r0, r8
 800d7a0:	fa09 f303 	lsl.w	r3, r9, r3
 800d7a4:	4313      	orrs	r3, r2
 800d7a6:	9304      	str	r3, [sp, #16]
 800d7a8:	46a2      	mov	sl, r4
 800d7aa:	e7d2      	b.n	800d752 <_vfiprintf_r+0xe2>
 800d7ac:	9b03      	ldr	r3, [sp, #12]
 800d7ae:	1d19      	adds	r1, r3, #4
 800d7b0:	681b      	ldr	r3, [r3, #0]
 800d7b2:	9103      	str	r1, [sp, #12]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	bfbb      	ittet	lt
 800d7b8:	425b      	neglt	r3, r3
 800d7ba:	f042 0202 	orrlt.w	r2, r2, #2
 800d7be:	9307      	strge	r3, [sp, #28]
 800d7c0:	9307      	strlt	r3, [sp, #28]
 800d7c2:	bfb8      	it	lt
 800d7c4:	9204      	strlt	r2, [sp, #16]
 800d7c6:	7823      	ldrb	r3, [r4, #0]
 800d7c8:	2b2e      	cmp	r3, #46	; 0x2e
 800d7ca:	d10c      	bne.n	800d7e6 <_vfiprintf_r+0x176>
 800d7cc:	7863      	ldrb	r3, [r4, #1]
 800d7ce:	2b2a      	cmp	r3, #42	; 0x2a
 800d7d0:	d135      	bne.n	800d83e <_vfiprintf_r+0x1ce>
 800d7d2:	9b03      	ldr	r3, [sp, #12]
 800d7d4:	1d1a      	adds	r2, r3, #4
 800d7d6:	681b      	ldr	r3, [r3, #0]
 800d7d8:	9203      	str	r2, [sp, #12]
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	bfb8      	it	lt
 800d7de:	f04f 33ff 	movlt.w	r3, #4294967295
 800d7e2:	3402      	adds	r4, #2
 800d7e4:	9305      	str	r3, [sp, #20]
 800d7e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d8cc <_vfiprintf_r+0x25c>
 800d7ea:	7821      	ldrb	r1, [r4, #0]
 800d7ec:	2203      	movs	r2, #3
 800d7ee:	4650      	mov	r0, sl
 800d7f0:	f7f2 fd06 	bl	8000200 <memchr>
 800d7f4:	b140      	cbz	r0, 800d808 <_vfiprintf_r+0x198>
 800d7f6:	2340      	movs	r3, #64	; 0x40
 800d7f8:	eba0 000a 	sub.w	r0, r0, sl
 800d7fc:	fa03 f000 	lsl.w	r0, r3, r0
 800d800:	9b04      	ldr	r3, [sp, #16]
 800d802:	4303      	orrs	r3, r0
 800d804:	3401      	adds	r4, #1
 800d806:	9304      	str	r3, [sp, #16]
 800d808:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d80c:	482c      	ldr	r0, [pc, #176]	; (800d8c0 <_vfiprintf_r+0x250>)
 800d80e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d812:	2206      	movs	r2, #6
 800d814:	f7f2 fcf4 	bl	8000200 <memchr>
 800d818:	2800      	cmp	r0, #0
 800d81a:	d03f      	beq.n	800d89c <_vfiprintf_r+0x22c>
 800d81c:	4b29      	ldr	r3, [pc, #164]	; (800d8c4 <_vfiprintf_r+0x254>)
 800d81e:	bb1b      	cbnz	r3, 800d868 <_vfiprintf_r+0x1f8>
 800d820:	9b03      	ldr	r3, [sp, #12]
 800d822:	3307      	adds	r3, #7
 800d824:	f023 0307 	bic.w	r3, r3, #7
 800d828:	3308      	adds	r3, #8
 800d82a:	9303      	str	r3, [sp, #12]
 800d82c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d82e:	443b      	add	r3, r7
 800d830:	9309      	str	r3, [sp, #36]	; 0x24
 800d832:	e767      	b.n	800d704 <_vfiprintf_r+0x94>
 800d834:	fb0c 3202 	mla	r2, ip, r2, r3
 800d838:	460c      	mov	r4, r1
 800d83a:	2001      	movs	r0, #1
 800d83c:	e7a5      	b.n	800d78a <_vfiprintf_r+0x11a>
 800d83e:	2300      	movs	r3, #0
 800d840:	3401      	adds	r4, #1
 800d842:	9305      	str	r3, [sp, #20]
 800d844:	4619      	mov	r1, r3
 800d846:	f04f 0c0a 	mov.w	ip, #10
 800d84a:	4620      	mov	r0, r4
 800d84c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d850:	3a30      	subs	r2, #48	; 0x30
 800d852:	2a09      	cmp	r2, #9
 800d854:	d903      	bls.n	800d85e <_vfiprintf_r+0x1ee>
 800d856:	2b00      	cmp	r3, #0
 800d858:	d0c5      	beq.n	800d7e6 <_vfiprintf_r+0x176>
 800d85a:	9105      	str	r1, [sp, #20]
 800d85c:	e7c3      	b.n	800d7e6 <_vfiprintf_r+0x176>
 800d85e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d862:	4604      	mov	r4, r0
 800d864:	2301      	movs	r3, #1
 800d866:	e7f0      	b.n	800d84a <_vfiprintf_r+0x1da>
 800d868:	ab03      	add	r3, sp, #12
 800d86a:	9300      	str	r3, [sp, #0]
 800d86c:	462a      	mov	r2, r5
 800d86e:	4b16      	ldr	r3, [pc, #88]	; (800d8c8 <_vfiprintf_r+0x258>)
 800d870:	a904      	add	r1, sp, #16
 800d872:	4630      	mov	r0, r6
 800d874:	f7fb f9bc 	bl	8008bf0 <_printf_float>
 800d878:	4607      	mov	r7, r0
 800d87a:	1c78      	adds	r0, r7, #1
 800d87c:	d1d6      	bne.n	800d82c <_vfiprintf_r+0x1bc>
 800d87e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d880:	07d9      	lsls	r1, r3, #31
 800d882:	d405      	bmi.n	800d890 <_vfiprintf_r+0x220>
 800d884:	89ab      	ldrh	r3, [r5, #12]
 800d886:	059a      	lsls	r2, r3, #22
 800d888:	d402      	bmi.n	800d890 <_vfiprintf_r+0x220>
 800d88a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d88c:	f7ff fe71 	bl	800d572 <__retarget_lock_release_recursive>
 800d890:	89ab      	ldrh	r3, [r5, #12]
 800d892:	065b      	lsls	r3, r3, #25
 800d894:	f53f af12 	bmi.w	800d6bc <_vfiprintf_r+0x4c>
 800d898:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d89a:	e711      	b.n	800d6c0 <_vfiprintf_r+0x50>
 800d89c:	ab03      	add	r3, sp, #12
 800d89e:	9300      	str	r3, [sp, #0]
 800d8a0:	462a      	mov	r2, r5
 800d8a2:	4b09      	ldr	r3, [pc, #36]	; (800d8c8 <_vfiprintf_r+0x258>)
 800d8a4:	a904      	add	r1, sp, #16
 800d8a6:	4630      	mov	r0, r6
 800d8a8:	f7fb fc46 	bl	8009138 <_printf_i>
 800d8ac:	e7e4      	b.n	800d878 <_vfiprintf_r+0x208>
 800d8ae:	bf00      	nop
 800d8b0:	0800ed7c 	.word	0x0800ed7c
 800d8b4:	0800ed9c 	.word	0x0800ed9c
 800d8b8:	0800ed5c 	.word	0x0800ed5c
 800d8bc:	0800ecf4 	.word	0x0800ecf4
 800d8c0:	0800ecfe 	.word	0x0800ecfe
 800d8c4:	08008bf1 	.word	0x08008bf1
 800d8c8:	0800d64d 	.word	0x0800d64d
 800d8cc:	0800ecfa 	.word	0x0800ecfa

0800d8d0 <__swbuf_r>:
 800d8d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8d2:	460e      	mov	r6, r1
 800d8d4:	4614      	mov	r4, r2
 800d8d6:	4605      	mov	r5, r0
 800d8d8:	b118      	cbz	r0, 800d8e2 <__swbuf_r+0x12>
 800d8da:	6983      	ldr	r3, [r0, #24]
 800d8dc:	b90b      	cbnz	r3, 800d8e2 <__swbuf_r+0x12>
 800d8de:	f7ff fd97 	bl	800d410 <__sinit>
 800d8e2:	4b21      	ldr	r3, [pc, #132]	; (800d968 <__swbuf_r+0x98>)
 800d8e4:	429c      	cmp	r4, r3
 800d8e6:	d12b      	bne.n	800d940 <__swbuf_r+0x70>
 800d8e8:	686c      	ldr	r4, [r5, #4]
 800d8ea:	69a3      	ldr	r3, [r4, #24]
 800d8ec:	60a3      	str	r3, [r4, #8]
 800d8ee:	89a3      	ldrh	r3, [r4, #12]
 800d8f0:	071a      	lsls	r2, r3, #28
 800d8f2:	d52f      	bpl.n	800d954 <__swbuf_r+0x84>
 800d8f4:	6923      	ldr	r3, [r4, #16]
 800d8f6:	b36b      	cbz	r3, 800d954 <__swbuf_r+0x84>
 800d8f8:	6923      	ldr	r3, [r4, #16]
 800d8fa:	6820      	ldr	r0, [r4, #0]
 800d8fc:	1ac0      	subs	r0, r0, r3
 800d8fe:	6963      	ldr	r3, [r4, #20]
 800d900:	b2f6      	uxtb	r6, r6
 800d902:	4283      	cmp	r3, r0
 800d904:	4637      	mov	r7, r6
 800d906:	dc04      	bgt.n	800d912 <__swbuf_r+0x42>
 800d908:	4621      	mov	r1, r4
 800d90a:	4628      	mov	r0, r5
 800d90c:	f7ff fcec 	bl	800d2e8 <_fflush_r>
 800d910:	bb30      	cbnz	r0, 800d960 <__swbuf_r+0x90>
 800d912:	68a3      	ldr	r3, [r4, #8]
 800d914:	3b01      	subs	r3, #1
 800d916:	60a3      	str	r3, [r4, #8]
 800d918:	6823      	ldr	r3, [r4, #0]
 800d91a:	1c5a      	adds	r2, r3, #1
 800d91c:	6022      	str	r2, [r4, #0]
 800d91e:	701e      	strb	r6, [r3, #0]
 800d920:	6963      	ldr	r3, [r4, #20]
 800d922:	3001      	adds	r0, #1
 800d924:	4283      	cmp	r3, r0
 800d926:	d004      	beq.n	800d932 <__swbuf_r+0x62>
 800d928:	89a3      	ldrh	r3, [r4, #12]
 800d92a:	07db      	lsls	r3, r3, #31
 800d92c:	d506      	bpl.n	800d93c <__swbuf_r+0x6c>
 800d92e:	2e0a      	cmp	r6, #10
 800d930:	d104      	bne.n	800d93c <__swbuf_r+0x6c>
 800d932:	4621      	mov	r1, r4
 800d934:	4628      	mov	r0, r5
 800d936:	f7ff fcd7 	bl	800d2e8 <_fflush_r>
 800d93a:	b988      	cbnz	r0, 800d960 <__swbuf_r+0x90>
 800d93c:	4638      	mov	r0, r7
 800d93e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d940:	4b0a      	ldr	r3, [pc, #40]	; (800d96c <__swbuf_r+0x9c>)
 800d942:	429c      	cmp	r4, r3
 800d944:	d101      	bne.n	800d94a <__swbuf_r+0x7a>
 800d946:	68ac      	ldr	r4, [r5, #8]
 800d948:	e7cf      	b.n	800d8ea <__swbuf_r+0x1a>
 800d94a:	4b09      	ldr	r3, [pc, #36]	; (800d970 <__swbuf_r+0xa0>)
 800d94c:	429c      	cmp	r4, r3
 800d94e:	bf08      	it	eq
 800d950:	68ec      	ldreq	r4, [r5, #12]
 800d952:	e7ca      	b.n	800d8ea <__swbuf_r+0x1a>
 800d954:	4621      	mov	r1, r4
 800d956:	4628      	mov	r0, r5
 800d958:	f000 f80c 	bl	800d974 <__swsetup_r>
 800d95c:	2800      	cmp	r0, #0
 800d95e:	d0cb      	beq.n	800d8f8 <__swbuf_r+0x28>
 800d960:	f04f 37ff 	mov.w	r7, #4294967295
 800d964:	e7ea      	b.n	800d93c <__swbuf_r+0x6c>
 800d966:	bf00      	nop
 800d968:	0800ed7c 	.word	0x0800ed7c
 800d96c:	0800ed9c 	.word	0x0800ed9c
 800d970:	0800ed5c 	.word	0x0800ed5c

0800d974 <__swsetup_r>:
 800d974:	4b32      	ldr	r3, [pc, #200]	; (800da40 <__swsetup_r+0xcc>)
 800d976:	b570      	push	{r4, r5, r6, lr}
 800d978:	681d      	ldr	r5, [r3, #0]
 800d97a:	4606      	mov	r6, r0
 800d97c:	460c      	mov	r4, r1
 800d97e:	b125      	cbz	r5, 800d98a <__swsetup_r+0x16>
 800d980:	69ab      	ldr	r3, [r5, #24]
 800d982:	b913      	cbnz	r3, 800d98a <__swsetup_r+0x16>
 800d984:	4628      	mov	r0, r5
 800d986:	f7ff fd43 	bl	800d410 <__sinit>
 800d98a:	4b2e      	ldr	r3, [pc, #184]	; (800da44 <__swsetup_r+0xd0>)
 800d98c:	429c      	cmp	r4, r3
 800d98e:	d10f      	bne.n	800d9b0 <__swsetup_r+0x3c>
 800d990:	686c      	ldr	r4, [r5, #4]
 800d992:	89a3      	ldrh	r3, [r4, #12]
 800d994:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d998:	0719      	lsls	r1, r3, #28
 800d99a:	d42c      	bmi.n	800d9f6 <__swsetup_r+0x82>
 800d99c:	06dd      	lsls	r5, r3, #27
 800d99e:	d411      	bmi.n	800d9c4 <__swsetup_r+0x50>
 800d9a0:	2309      	movs	r3, #9
 800d9a2:	6033      	str	r3, [r6, #0]
 800d9a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d9a8:	81a3      	strh	r3, [r4, #12]
 800d9aa:	f04f 30ff 	mov.w	r0, #4294967295
 800d9ae:	e03e      	b.n	800da2e <__swsetup_r+0xba>
 800d9b0:	4b25      	ldr	r3, [pc, #148]	; (800da48 <__swsetup_r+0xd4>)
 800d9b2:	429c      	cmp	r4, r3
 800d9b4:	d101      	bne.n	800d9ba <__swsetup_r+0x46>
 800d9b6:	68ac      	ldr	r4, [r5, #8]
 800d9b8:	e7eb      	b.n	800d992 <__swsetup_r+0x1e>
 800d9ba:	4b24      	ldr	r3, [pc, #144]	; (800da4c <__swsetup_r+0xd8>)
 800d9bc:	429c      	cmp	r4, r3
 800d9be:	bf08      	it	eq
 800d9c0:	68ec      	ldreq	r4, [r5, #12]
 800d9c2:	e7e6      	b.n	800d992 <__swsetup_r+0x1e>
 800d9c4:	0758      	lsls	r0, r3, #29
 800d9c6:	d512      	bpl.n	800d9ee <__swsetup_r+0x7a>
 800d9c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d9ca:	b141      	cbz	r1, 800d9de <__swsetup_r+0x6a>
 800d9cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d9d0:	4299      	cmp	r1, r3
 800d9d2:	d002      	beq.n	800d9da <__swsetup_r+0x66>
 800d9d4:	4630      	mov	r0, r6
 800d9d6:	f7fe fd63 	bl	800c4a0 <_free_r>
 800d9da:	2300      	movs	r3, #0
 800d9dc:	6363      	str	r3, [r4, #52]	; 0x34
 800d9de:	89a3      	ldrh	r3, [r4, #12]
 800d9e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d9e4:	81a3      	strh	r3, [r4, #12]
 800d9e6:	2300      	movs	r3, #0
 800d9e8:	6063      	str	r3, [r4, #4]
 800d9ea:	6923      	ldr	r3, [r4, #16]
 800d9ec:	6023      	str	r3, [r4, #0]
 800d9ee:	89a3      	ldrh	r3, [r4, #12]
 800d9f0:	f043 0308 	orr.w	r3, r3, #8
 800d9f4:	81a3      	strh	r3, [r4, #12]
 800d9f6:	6923      	ldr	r3, [r4, #16]
 800d9f8:	b94b      	cbnz	r3, 800da0e <__swsetup_r+0x9a>
 800d9fa:	89a3      	ldrh	r3, [r4, #12]
 800d9fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800da00:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da04:	d003      	beq.n	800da0e <__swsetup_r+0x9a>
 800da06:	4621      	mov	r1, r4
 800da08:	4630      	mov	r0, r6
 800da0a:	f000 f84d 	bl	800daa8 <__smakebuf_r>
 800da0e:	89a0      	ldrh	r0, [r4, #12]
 800da10:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da14:	f010 0301 	ands.w	r3, r0, #1
 800da18:	d00a      	beq.n	800da30 <__swsetup_r+0xbc>
 800da1a:	2300      	movs	r3, #0
 800da1c:	60a3      	str	r3, [r4, #8]
 800da1e:	6963      	ldr	r3, [r4, #20]
 800da20:	425b      	negs	r3, r3
 800da22:	61a3      	str	r3, [r4, #24]
 800da24:	6923      	ldr	r3, [r4, #16]
 800da26:	b943      	cbnz	r3, 800da3a <__swsetup_r+0xc6>
 800da28:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800da2c:	d1ba      	bne.n	800d9a4 <__swsetup_r+0x30>
 800da2e:	bd70      	pop	{r4, r5, r6, pc}
 800da30:	0781      	lsls	r1, r0, #30
 800da32:	bf58      	it	pl
 800da34:	6963      	ldrpl	r3, [r4, #20]
 800da36:	60a3      	str	r3, [r4, #8]
 800da38:	e7f4      	b.n	800da24 <__swsetup_r+0xb0>
 800da3a:	2000      	movs	r0, #0
 800da3c:	e7f7      	b.n	800da2e <__swsetup_r+0xba>
 800da3e:	bf00      	nop
 800da40:	2000000c 	.word	0x2000000c
 800da44:	0800ed7c 	.word	0x0800ed7c
 800da48:	0800ed9c 	.word	0x0800ed9c
 800da4c:	0800ed5c 	.word	0x0800ed5c

0800da50 <abort>:
 800da50:	b508      	push	{r3, lr}
 800da52:	2006      	movs	r0, #6
 800da54:	f000 f898 	bl	800db88 <raise>
 800da58:	2001      	movs	r0, #1
 800da5a:	f7f5 faa5 	bl	8002fa8 <_exit>

0800da5e <__swhatbuf_r>:
 800da5e:	b570      	push	{r4, r5, r6, lr}
 800da60:	460e      	mov	r6, r1
 800da62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800da66:	2900      	cmp	r1, #0
 800da68:	b096      	sub	sp, #88	; 0x58
 800da6a:	4614      	mov	r4, r2
 800da6c:	461d      	mov	r5, r3
 800da6e:	da08      	bge.n	800da82 <__swhatbuf_r+0x24>
 800da70:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800da74:	2200      	movs	r2, #0
 800da76:	602a      	str	r2, [r5, #0]
 800da78:	061a      	lsls	r2, r3, #24
 800da7a:	d410      	bmi.n	800da9e <__swhatbuf_r+0x40>
 800da7c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800da80:	e00e      	b.n	800daa0 <__swhatbuf_r+0x42>
 800da82:	466a      	mov	r2, sp
 800da84:	f000 f89c 	bl	800dbc0 <_fstat_r>
 800da88:	2800      	cmp	r0, #0
 800da8a:	dbf1      	blt.n	800da70 <__swhatbuf_r+0x12>
 800da8c:	9a01      	ldr	r2, [sp, #4]
 800da8e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800da92:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800da96:	425a      	negs	r2, r3
 800da98:	415a      	adcs	r2, r3
 800da9a:	602a      	str	r2, [r5, #0]
 800da9c:	e7ee      	b.n	800da7c <__swhatbuf_r+0x1e>
 800da9e:	2340      	movs	r3, #64	; 0x40
 800daa0:	2000      	movs	r0, #0
 800daa2:	6023      	str	r3, [r4, #0]
 800daa4:	b016      	add	sp, #88	; 0x58
 800daa6:	bd70      	pop	{r4, r5, r6, pc}

0800daa8 <__smakebuf_r>:
 800daa8:	898b      	ldrh	r3, [r1, #12]
 800daaa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800daac:	079d      	lsls	r5, r3, #30
 800daae:	4606      	mov	r6, r0
 800dab0:	460c      	mov	r4, r1
 800dab2:	d507      	bpl.n	800dac4 <__smakebuf_r+0x1c>
 800dab4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dab8:	6023      	str	r3, [r4, #0]
 800daba:	6123      	str	r3, [r4, #16]
 800dabc:	2301      	movs	r3, #1
 800dabe:	6163      	str	r3, [r4, #20]
 800dac0:	b002      	add	sp, #8
 800dac2:	bd70      	pop	{r4, r5, r6, pc}
 800dac4:	ab01      	add	r3, sp, #4
 800dac6:	466a      	mov	r2, sp
 800dac8:	f7ff ffc9 	bl	800da5e <__swhatbuf_r>
 800dacc:	9900      	ldr	r1, [sp, #0]
 800dace:	4605      	mov	r5, r0
 800dad0:	4630      	mov	r0, r6
 800dad2:	f7fe fd51 	bl	800c578 <_malloc_r>
 800dad6:	b948      	cbnz	r0, 800daec <__smakebuf_r+0x44>
 800dad8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dadc:	059a      	lsls	r2, r3, #22
 800dade:	d4ef      	bmi.n	800dac0 <__smakebuf_r+0x18>
 800dae0:	f023 0303 	bic.w	r3, r3, #3
 800dae4:	f043 0302 	orr.w	r3, r3, #2
 800dae8:	81a3      	strh	r3, [r4, #12]
 800daea:	e7e3      	b.n	800dab4 <__smakebuf_r+0xc>
 800daec:	4b0d      	ldr	r3, [pc, #52]	; (800db24 <__smakebuf_r+0x7c>)
 800daee:	62b3      	str	r3, [r6, #40]	; 0x28
 800daf0:	89a3      	ldrh	r3, [r4, #12]
 800daf2:	6020      	str	r0, [r4, #0]
 800daf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800daf8:	81a3      	strh	r3, [r4, #12]
 800dafa:	9b00      	ldr	r3, [sp, #0]
 800dafc:	6163      	str	r3, [r4, #20]
 800dafe:	9b01      	ldr	r3, [sp, #4]
 800db00:	6120      	str	r0, [r4, #16]
 800db02:	b15b      	cbz	r3, 800db1c <__smakebuf_r+0x74>
 800db04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db08:	4630      	mov	r0, r6
 800db0a:	f000 f86b 	bl	800dbe4 <_isatty_r>
 800db0e:	b128      	cbz	r0, 800db1c <__smakebuf_r+0x74>
 800db10:	89a3      	ldrh	r3, [r4, #12]
 800db12:	f023 0303 	bic.w	r3, r3, #3
 800db16:	f043 0301 	orr.w	r3, r3, #1
 800db1a:	81a3      	strh	r3, [r4, #12]
 800db1c:	89a0      	ldrh	r0, [r4, #12]
 800db1e:	4305      	orrs	r5, r0
 800db20:	81a5      	strh	r5, [r4, #12]
 800db22:	e7cd      	b.n	800dac0 <__smakebuf_r+0x18>
 800db24:	0800d3a9 	.word	0x0800d3a9

0800db28 <_malloc_usable_size_r>:
 800db28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800db2c:	1f18      	subs	r0, r3, #4
 800db2e:	2b00      	cmp	r3, #0
 800db30:	bfbc      	itt	lt
 800db32:	580b      	ldrlt	r3, [r1, r0]
 800db34:	18c0      	addlt	r0, r0, r3
 800db36:	4770      	bx	lr

0800db38 <_raise_r>:
 800db38:	291f      	cmp	r1, #31
 800db3a:	b538      	push	{r3, r4, r5, lr}
 800db3c:	4604      	mov	r4, r0
 800db3e:	460d      	mov	r5, r1
 800db40:	d904      	bls.n	800db4c <_raise_r+0x14>
 800db42:	2316      	movs	r3, #22
 800db44:	6003      	str	r3, [r0, #0]
 800db46:	f04f 30ff 	mov.w	r0, #4294967295
 800db4a:	bd38      	pop	{r3, r4, r5, pc}
 800db4c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800db4e:	b112      	cbz	r2, 800db56 <_raise_r+0x1e>
 800db50:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800db54:	b94b      	cbnz	r3, 800db6a <_raise_r+0x32>
 800db56:	4620      	mov	r0, r4
 800db58:	f000 f830 	bl	800dbbc <_getpid_r>
 800db5c:	462a      	mov	r2, r5
 800db5e:	4601      	mov	r1, r0
 800db60:	4620      	mov	r0, r4
 800db62:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800db66:	f000 b817 	b.w	800db98 <_kill_r>
 800db6a:	2b01      	cmp	r3, #1
 800db6c:	d00a      	beq.n	800db84 <_raise_r+0x4c>
 800db6e:	1c59      	adds	r1, r3, #1
 800db70:	d103      	bne.n	800db7a <_raise_r+0x42>
 800db72:	2316      	movs	r3, #22
 800db74:	6003      	str	r3, [r0, #0]
 800db76:	2001      	movs	r0, #1
 800db78:	e7e7      	b.n	800db4a <_raise_r+0x12>
 800db7a:	2400      	movs	r4, #0
 800db7c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800db80:	4628      	mov	r0, r5
 800db82:	4798      	blx	r3
 800db84:	2000      	movs	r0, #0
 800db86:	e7e0      	b.n	800db4a <_raise_r+0x12>

0800db88 <raise>:
 800db88:	4b02      	ldr	r3, [pc, #8]	; (800db94 <raise+0xc>)
 800db8a:	4601      	mov	r1, r0
 800db8c:	6818      	ldr	r0, [r3, #0]
 800db8e:	f7ff bfd3 	b.w	800db38 <_raise_r>
 800db92:	bf00      	nop
 800db94:	2000000c 	.word	0x2000000c

0800db98 <_kill_r>:
 800db98:	b538      	push	{r3, r4, r5, lr}
 800db9a:	4d07      	ldr	r5, [pc, #28]	; (800dbb8 <_kill_r+0x20>)
 800db9c:	2300      	movs	r3, #0
 800db9e:	4604      	mov	r4, r0
 800dba0:	4608      	mov	r0, r1
 800dba2:	4611      	mov	r1, r2
 800dba4:	602b      	str	r3, [r5, #0]
 800dba6:	f7f5 f9ef 	bl	8002f88 <_kill>
 800dbaa:	1c43      	adds	r3, r0, #1
 800dbac:	d102      	bne.n	800dbb4 <_kill_r+0x1c>
 800dbae:	682b      	ldr	r3, [r5, #0]
 800dbb0:	b103      	cbz	r3, 800dbb4 <_kill_r+0x1c>
 800dbb2:	6023      	str	r3, [r4, #0]
 800dbb4:	bd38      	pop	{r3, r4, r5, pc}
 800dbb6:	bf00      	nop
 800dbb8:	2000069c 	.word	0x2000069c

0800dbbc <_getpid_r>:
 800dbbc:	f7f5 b9dc 	b.w	8002f78 <_getpid>

0800dbc0 <_fstat_r>:
 800dbc0:	b538      	push	{r3, r4, r5, lr}
 800dbc2:	4d07      	ldr	r5, [pc, #28]	; (800dbe0 <_fstat_r+0x20>)
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	4604      	mov	r4, r0
 800dbc8:	4608      	mov	r0, r1
 800dbca:	4611      	mov	r1, r2
 800dbcc:	602b      	str	r3, [r5, #0]
 800dbce:	f7f5 fa3a 	bl	8003046 <_fstat>
 800dbd2:	1c43      	adds	r3, r0, #1
 800dbd4:	d102      	bne.n	800dbdc <_fstat_r+0x1c>
 800dbd6:	682b      	ldr	r3, [r5, #0]
 800dbd8:	b103      	cbz	r3, 800dbdc <_fstat_r+0x1c>
 800dbda:	6023      	str	r3, [r4, #0]
 800dbdc:	bd38      	pop	{r3, r4, r5, pc}
 800dbde:	bf00      	nop
 800dbe0:	2000069c 	.word	0x2000069c

0800dbe4 <_isatty_r>:
 800dbe4:	b538      	push	{r3, r4, r5, lr}
 800dbe6:	4d06      	ldr	r5, [pc, #24]	; (800dc00 <_isatty_r+0x1c>)
 800dbe8:	2300      	movs	r3, #0
 800dbea:	4604      	mov	r4, r0
 800dbec:	4608      	mov	r0, r1
 800dbee:	602b      	str	r3, [r5, #0]
 800dbf0:	f7f5 fa39 	bl	8003066 <_isatty>
 800dbf4:	1c43      	adds	r3, r0, #1
 800dbf6:	d102      	bne.n	800dbfe <_isatty_r+0x1a>
 800dbf8:	682b      	ldr	r3, [r5, #0]
 800dbfa:	b103      	cbz	r3, 800dbfe <_isatty_r+0x1a>
 800dbfc:	6023      	str	r3, [r4, #0]
 800dbfe:	bd38      	pop	{r3, r4, r5, pc}
 800dc00:	2000069c 	.word	0x2000069c

0800dc04 <acos>:
 800dc04:	b538      	push	{r3, r4, r5, lr}
 800dc06:	ed2d 8b02 	vpush	{d8}
 800dc0a:	ec55 4b10 	vmov	r4, r5, d0
 800dc0e:	f000 f85b 	bl	800dcc8 <__ieee754_acos>
 800dc12:	4622      	mov	r2, r4
 800dc14:	462b      	mov	r3, r5
 800dc16:	4620      	mov	r0, r4
 800dc18:	4629      	mov	r1, r5
 800dc1a:	eeb0 8a40 	vmov.f32	s16, s0
 800dc1e:	eef0 8a60 	vmov.f32	s17, s1
 800dc22:	f7f2 ff93 	bl	8000b4c <__aeabi_dcmpun>
 800dc26:	b9a8      	cbnz	r0, 800dc54 <acos+0x50>
 800dc28:	ec45 4b10 	vmov	d0, r4, r5
 800dc2c:	f000 fdc8 	bl	800e7c0 <fabs>
 800dc30:	4b0c      	ldr	r3, [pc, #48]	; (800dc64 <acos+0x60>)
 800dc32:	ec51 0b10 	vmov	r0, r1, d0
 800dc36:	2200      	movs	r2, #0
 800dc38:	f7f2 ff7e 	bl	8000b38 <__aeabi_dcmpgt>
 800dc3c:	b150      	cbz	r0, 800dc54 <acos+0x50>
 800dc3e:	f7fa ff05 	bl	8008a4c <__errno>
 800dc42:	ecbd 8b02 	vpop	{d8}
 800dc46:	2321      	movs	r3, #33	; 0x21
 800dc48:	6003      	str	r3, [r0, #0]
 800dc4a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dc4e:	4806      	ldr	r0, [pc, #24]	; (800dc68 <acos+0x64>)
 800dc50:	f7ff b99a 	b.w	800cf88 <nan>
 800dc54:	eeb0 0a48 	vmov.f32	s0, s16
 800dc58:	eef0 0a68 	vmov.f32	s1, s17
 800dc5c:	ecbd 8b02 	vpop	{d8}
 800dc60:	bd38      	pop	{r3, r4, r5, pc}
 800dc62:	bf00      	nop
 800dc64:	3ff00000 	.word	0x3ff00000
 800dc68:	0800ed5b 	.word	0x0800ed5b

0800dc6c <atan2>:
 800dc6c:	f000 ba8c 	b.w	800e188 <__ieee754_atan2>

0800dc70 <sqrt>:
 800dc70:	b538      	push	{r3, r4, r5, lr}
 800dc72:	ed2d 8b02 	vpush	{d8}
 800dc76:	ec55 4b10 	vmov	r4, r5, d0
 800dc7a:	f000 fb4f 	bl	800e31c <__ieee754_sqrt>
 800dc7e:	4622      	mov	r2, r4
 800dc80:	462b      	mov	r3, r5
 800dc82:	4620      	mov	r0, r4
 800dc84:	4629      	mov	r1, r5
 800dc86:	eeb0 8a40 	vmov.f32	s16, s0
 800dc8a:	eef0 8a60 	vmov.f32	s17, s1
 800dc8e:	f7f2 ff5d 	bl	8000b4c <__aeabi_dcmpun>
 800dc92:	b990      	cbnz	r0, 800dcba <sqrt+0x4a>
 800dc94:	2200      	movs	r2, #0
 800dc96:	2300      	movs	r3, #0
 800dc98:	4620      	mov	r0, r4
 800dc9a:	4629      	mov	r1, r5
 800dc9c:	f7f2 ff2e 	bl	8000afc <__aeabi_dcmplt>
 800dca0:	b158      	cbz	r0, 800dcba <sqrt+0x4a>
 800dca2:	f7fa fed3 	bl	8008a4c <__errno>
 800dca6:	2321      	movs	r3, #33	; 0x21
 800dca8:	6003      	str	r3, [r0, #0]
 800dcaa:	2200      	movs	r2, #0
 800dcac:	2300      	movs	r3, #0
 800dcae:	4610      	mov	r0, r2
 800dcb0:	4619      	mov	r1, r3
 800dcb2:	f7f2 fddb 	bl	800086c <__aeabi_ddiv>
 800dcb6:	ec41 0b18 	vmov	d8, r0, r1
 800dcba:	eeb0 0a48 	vmov.f32	s0, s16
 800dcbe:	eef0 0a68 	vmov.f32	s1, s17
 800dcc2:	ecbd 8b02 	vpop	{d8}
 800dcc6:	bd38      	pop	{r3, r4, r5, pc}

0800dcc8 <__ieee754_acos>:
 800dcc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dccc:	ec55 4b10 	vmov	r4, r5, d0
 800dcd0:	49b7      	ldr	r1, [pc, #732]	; (800dfb0 <__ieee754_acos+0x2e8>)
 800dcd2:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800dcd6:	428b      	cmp	r3, r1
 800dcd8:	dd1b      	ble.n	800dd12 <__ieee754_acos+0x4a>
 800dcda:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800dcde:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800dce2:	4323      	orrs	r3, r4
 800dce4:	d106      	bne.n	800dcf4 <__ieee754_acos+0x2c>
 800dce6:	2d00      	cmp	r5, #0
 800dce8:	f300 8211 	bgt.w	800e10e <__ieee754_acos+0x446>
 800dcec:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800df48 <__ieee754_acos+0x280>
 800dcf0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dcf4:	ee10 2a10 	vmov	r2, s0
 800dcf8:	462b      	mov	r3, r5
 800dcfa:	ee10 0a10 	vmov	r0, s0
 800dcfe:	4629      	mov	r1, r5
 800dd00:	f7f2 fad2 	bl	80002a8 <__aeabi_dsub>
 800dd04:	4602      	mov	r2, r0
 800dd06:	460b      	mov	r3, r1
 800dd08:	f7f2 fdb0 	bl	800086c <__aeabi_ddiv>
 800dd0c:	ec41 0b10 	vmov	d0, r0, r1
 800dd10:	e7ee      	b.n	800dcf0 <__ieee754_acos+0x28>
 800dd12:	49a8      	ldr	r1, [pc, #672]	; (800dfb4 <__ieee754_acos+0x2ec>)
 800dd14:	428b      	cmp	r3, r1
 800dd16:	f300 8087 	bgt.w	800de28 <__ieee754_acos+0x160>
 800dd1a:	4aa7      	ldr	r2, [pc, #668]	; (800dfb8 <__ieee754_acos+0x2f0>)
 800dd1c:	4293      	cmp	r3, r2
 800dd1e:	f340 81f9 	ble.w	800e114 <__ieee754_acos+0x44c>
 800dd22:	ee10 2a10 	vmov	r2, s0
 800dd26:	ee10 0a10 	vmov	r0, s0
 800dd2a:	462b      	mov	r3, r5
 800dd2c:	4629      	mov	r1, r5
 800dd2e:	f7f2 fc73 	bl	8000618 <__aeabi_dmul>
 800dd32:	a387      	add	r3, pc, #540	; (adr r3, 800df50 <__ieee754_acos+0x288>)
 800dd34:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd38:	4606      	mov	r6, r0
 800dd3a:	460f      	mov	r7, r1
 800dd3c:	f7f2 fc6c 	bl	8000618 <__aeabi_dmul>
 800dd40:	a385      	add	r3, pc, #532	; (adr r3, 800df58 <__ieee754_acos+0x290>)
 800dd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd46:	f7f2 fab1 	bl	80002ac <__adddf3>
 800dd4a:	4632      	mov	r2, r6
 800dd4c:	463b      	mov	r3, r7
 800dd4e:	f7f2 fc63 	bl	8000618 <__aeabi_dmul>
 800dd52:	a383      	add	r3, pc, #524	; (adr r3, 800df60 <__ieee754_acos+0x298>)
 800dd54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd58:	f7f2 faa6 	bl	80002a8 <__aeabi_dsub>
 800dd5c:	4632      	mov	r2, r6
 800dd5e:	463b      	mov	r3, r7
 800dd60:	f7f2 fc5a 	bl	8000618 <__aeabi_dmul>
 800dd64:	a380      	add	r3, pc, #512	; (adr r3, 800df68 <__ieee754_acos+0x2a0>)
 800dd66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd6a:	f7f2 fa9f 	bl	80002ac <__adddf3>
 800dd6e:	4632      	mov	r2, r6
 800dd70:	463b      	mov	r3, r7
 800dd72:	f7f2 fc51 	bl	8000618 <__aeabi_dmul>
 800dd76:	a37e      	add	r3, pc, #504	; (adr r3, 800df70 <__ieee754_acos+0x2a8>)
 800dd78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd7c:	f7f2 fa94 	bl	80002a8 <__aeabi_dsub>
 800dd80:	4632      	mov	r2, r6
 800dd82:	463b      	mov	r3, r7
 800dd84:	f7f2 fc48 	bl	8000618 <__aeabi_dmul>
 800dd88:	a37b      	add	r3, pc, #492	; (adr r3, 800df78 <__ieee754_acos+0x2b0>)
 800dd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8e:	f7f2 fa8d 	bl	80002ac <__adddf3>
 800dd92:	4632      	mov	r2, r6
 800dd94:	463b      	mov	r3, r7
 800dd96:	f7f2 fc3f 	bl	8000618 <__aeabi_dmul>
 800dd9a:	a379      	add	r3, pc, #484	; (adr r3, 800df80 <__ieee754_acos+0x2b8>)
 800dd9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dda0:	4680      	mov	r8, r0
 800dda2:	4689      	mov	r9, r1
 800dda4:	4630      	mov	r0, r6
 800dda6:	4639      	mov	r1, r7
 800dda8:	f7f2 fc36 	bl	8000618 <__aeabi_dmul>
 800ddac:	a376      	add	r3, pc, #472	; (adr r3, 800df88 <__ieee754_acos+0x2c0>)
 800ddae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddb2:	f7f2 fa79 	bl	80002a8 <__aeabi_dsub>
 800ddb6:	4632      	mov	r2, r6
 800ddb8:	463b      	mov	r3, r7
 800ddba:	f7f2 fc2d 	bl	8000618 <__aeabi_dmul>
 800ddbe:	a374      	add	r3, pc, #464	; (adr r3, 800df90 <__ieee754_acos+0x2c8>)
 800ddc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddc4:	f7f2 fa72 	bl	80002ac <__adddf3>
 800ddc8:	4632      	mov	r2, r6
 800ddca:	463b      	mov	r3, r7
 800ddcc:	f7f2 fc24 	bl	8000618 <__aeabi_dmul>
 800ddd0:	a371      	add	r3, pc, #452	; (adr r3, 800df98 <__ieee754_acos+0x2d0>)
 800ddd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddd6:	f7f2 fa67 	bl	80002a8 <__aeabi_dsub>
 800ddda:	4632      	mov	r2, r6
 800dddc:	463b      	mov	r3, r7
 800ddde:	f7f2 fc1b 	bl	8000618 <__aeabi_dmul>
 800dde2:	4b76      	ldr	r3, [pc, #472]	; (800dfbc <__ieee754_acos+0x2f4>)
 800dde4:	2200      	movs	r2, #0
 800dde6:	f7f2 fa61 	bl	80002ac <__adddf3>
 800ddea:	4602      	mov	r2, r0
 800ddec:	460b      	mov	r3, r1
 800ddee:	4640      	mov	r0, r8
 800ddf0:	4649      	mov	r1, r9
 800ddf2:	f7f2 fd3b 	bl	800086c <__aeabi_ddiv>
 800ddf6:	4622      	mov	r2, r4
 800ddf8:	462b      	mov	r3, r5
 800ddfa:	f7f2 fc0d 	bl	8000618 <__aeabi_dmul>
 800ddfe:	4602      	mov	r2, r0
 800de00:	460b      	mov	r3, r1
 800de02:	a167      	add	r1, pc, #412	; (adr r1, 800dfa0 <__ieee754_acos+0x2d8>)
 800de04:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de08:	f7f2 fa4e 	bl	80002a8 <__aeabi_dsub>
 800de0c:	4602      	mov	r2, r0
 800de0e:	460b      	mov	r3, r1
 800de10:	4620      	mov	r0, r4
 800de12:	4629      	mov	r1, r5
 800de14:	f7f2 fa48 	bl	80002a8 <__aeabi_dsub>
 800de18:	4602      	mov	r2, r0
 800de1a:	460b      	mov	r3, r1
 800de1c:	a162      	add	r1, pc, #392	; (adr r1, 800dfa8 <__ieee754_acos+0x2e0>)
 800de1e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800de22:	f7f2 fa41 	bl	80002a8 <__aeabi_dsub>
 800de26:	e771      	b.n	800dd0c <__ieee754_acos+0x44>
 800de28:	2d00      	cmp	r5, #0
 800de2a:	f280 80cb 	bge.w	800dfc4 <__ieee754_acos+0x2fc>
 800de2e:	ee10 0a10 	vmov	r0, s0
 800de32:	4b62      	ldr	r3, [pc, #392]	; (800dfbc <__ieee754_acos+0x2f4>)
 800de34:	2200      	movs	r2, #0
 800de36:	4629      	mov	r1, r5
 800de38:	f7f2 fa38 	bl	80002ac <__adddf3>
 800de3c:	4b60      	ldr	r3, [pc, #384]	; (800dfc0 <__ieee754_acos+0x2f8>)
 800de3e:	2200      	movs	r2, #0
 800de40:	f7f2 fbea 	bl	8000618 <__aeabi_dmul>
 800de44:	a342      	add	r3, pc, #264	; (adr r3, 800df50 <__ieee754_acos+0x288>)
 800de46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de4a:	4604      	mov	r4, r0
 800de4c:	460d      	mov	r5, r1
 800de4e:	f7f2 fbe3 	bl	8000618 <__aeabi_dmul>
 800de52:	a341      	add	r3, pc, #260	; (adr r3, 800df58 <__ieee754_acos+0x290>)
 800de54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de58:	f7f2 fa28 	bl	80002ac <__adddf3>
 800de5c:	4622      	mov	r2, r4
 800de5e:	462b      	mov	r3, r5
 800de60:	f7f2 fbda 	bl	8000618 <__aeabi_dmul>
 800de64:	a33e      	add	r3, pc, #248	; (adr r3, 800df60 <__ieee754_acos+0x298>)
 800de66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de6a:	f7f2 fa1d 	bl	80002a8 <__aeabi_dsub>
 800de6e:	4622      	mov	r2, r4
 800de70:	462b      	mov	r3, r5
 800de72:	f7f2 fbd1 	bl	8000618 <__aeabi_dmul>
 800de76:	a33c      	add	r3, pc, #240	; (adr r3, 800df68 <__ieee754_acos+0x2a0>)
 800de78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de7c:	f7f2 fa16 	bl	80002ac <__adddf3>
 800de80:	4622      	mov	r2, r4
 800de82:	462b      	mov	r3, r5
 800de84:	f7f2 fbc8 	bl	8000618 <__aeabi_dmul>
 800de88:	a339      	add	r3, pc, #228	; (adr r3, 800df70 <__ieee754_acos+0x2a8>)
 800de8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800de8e:	f7f2 fa0b 	bl	80002a8 <__aeabi_dsub>
 800de92:	4622      	mov	r2, r4
 800de94:	462b      	mov	r3, r5
 800de96:	f7f2 fbbf 	bl	8000618 <__aeabi_dmul>
 800de9a:	a337      	add	r3, pc, #220	; (adr r3, 800df78 <__ieee754_acos+0x2b0>)
 800de9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dea0:	f7f2 fa04 	bl	80002ac <__adddf3>
 800dea4:	4622      	mov	r2, r4
 800dea6:	462b      	mov	r3, r5
 800dea8:	f7f2 fbb6 	bl	8000618 <__aeabi_dmul>
 800deac:	ec45 4b10 	vmov	d0, r4, r5
 800deb0:	4680      	mov	r8, r0
 800deb2:	4689      	mov	r9, r1
 800deb4:	f000 fa32 	bl	800e31c <__ieee754_sqrt>
 800deb8:	a331      	add	r3, pc, #196	; (adr r3, 800df80 <__ieee754_acos+0x2b8>)
 800deba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800debe:	4620      	mov	r0, r4
 800dec0:	4629      	mov	r1, r5
 800dec2:	ec57 6b10 	vmov	r6, r7, d0
 800dec6:	f7f2 fba7 	bl	8000618 <__aeabi_dmul>
 800deca:	a32f      	add	r3, pc, #188	; (adr r3, 800df88 <__ieee754_acos+0x2c0>)
 800decc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ded0:	f7f2 f9ea 	bl	80002a8 <__aeabi_dsub>
 800ded4:	4622      	mov	r2, r4
 800ded6:	462b      	mov	r3, r5
 800ded8:	f7f2 fb9e 	bl	8000618 <__aeabi_dmul>
 800dedc:	a32c      	add	r3, pc, #176	; (adr r3, 800df90 <__ieee754_acos+0x2c8>)
 800dede:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dee2:	f7f2 f9e3 	bl	80002ac <__adddf3>
 800dee6:	4622      	mov	r2, r4
 800dee8:	462b      	mov	r3, r5
 800deea:	f7f2 fb95 	bl	8000618 <__aeabi_dmul>
 800deee:	a32a      	add	r3, pc, #168	; (adr r3, 800df98 <__ieee754_acos+0x2d0>)
 800def0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800def4:	f7f2 f9d8 	bl	80002a8 <__aeabi_dsub>
 800def8:	4622      	mov	r2, r4
 800defa:	462b      	mov	r3, r5
 800defc:	f7f2 fb8c 	bl	8000618 <__aeabi_dmul>
 800df00:	4b2e      	ldr	r3, [pc, #184]	; (800dfbc <__ieee754_acos+0x2f4>)
 800df02:	2200      	movs	r2, #0
 800df04:	f7f2 f9d2 	bl	80002ac <__adddf3>
 800df08:	4602      	mov	r2, r0
 800df0a:	460b      	mov	r3, r1
 800df0c:	4640      	mov	r0, r8
 800df0e:	4649      	mov	r1, r9
 800df10:	f7f2 fcac 	bl	800086c <__aeabi_ddiv>
 800df14:	4632      	mov	r2, r6
 800df16:	463b      	mov	r3, r7
 800df18:	f7f2 fb7e 	bl	8000618 <__aeabi_dmul>
 800df1c:	a320      	add	r3, pc, #128	; (adr r3, 800dfa0 <__ieee754_acos+0x2d8>)
 800df1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df22:	f7f2 f9c1 	bl	80002a8 <__aeabi_dsub>
 800df26:	4632      	mov	r2, r6
 800df28:	463b      	mov	r3, r7
 800df2a:	f7f2 f9bf 	bl	80002ac <__adddf3>
 800df2e:	4602      	mov	r2, r0
 800df30:	460b      	mov	r3, r1
 800df32:	f7f2 f9bb 	bl	80002ac <__adddf3>
 800df36:	4602      	mov	r2, r0
 800df38:	460b      	mov	r3, r1
 800df3a:	a103      	add	r1, pc, #12	; (adr r1, 800df48 <__ieee754_acos+0x280>)
 800df3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df40:	e76f      	b.n	800de22 <__ieee754_acos+0x15a>
 800df42:	bf00      	nop
 800df44:	f3af 8000 	nop.w
 800df48:	54442d18 	.word	0x54442d18
 800df4c:	400921fb 	.word	0x400921fb
 800df50:	0dfdf709 	.word	0x0dfdf709
 800df54:	3f023de1 	.word	0x3f023de1
 800df58:	7501b288 	.word	0x7501b288
 800df5c:	3f49efe0 	.word	0x3f49efe0
 800df60:	b5688f3b 	.word	0xb5688f3b
 800df64:	3fa48228 	.word	0x3fa48228
 800df68:	0e884455 	.word	0x0e884455
 800df6c:	3fc9c155 	.word	0x3fc9c155
 800df70:	03eb6f7d 	.word	0x03eb6f7d
 800df74:	3fd4d612 	.word	0x3fd4d612
 800df78:	55555555 	.word	0x55555555
 800df7c:	3fc55555 	.word	0x3fc55555
 800df80:	b12e9282 	.word	0xb12e9282
 800df84:	3fb3b8c5 	.word	0x3fb3b8c5
 800df88:	1b8d0159 	.word	0x1b8d0159
 800df8c:	3fe6066c 	.word	0x3fe6066c
 800df90:	9c598ac8 	.word	0x9c598ac8
 800df94:	40002ae5 	.word	0x40002ae5
 800df98:	1c8a2d4b 	.word	0x1c8a2d4b
 800df9c:	40033a27 	.word	0x40033a27
 800dfa0:	33145c07 	.word	0x33145c07
 800dfa4:	3c91a626 	.word	0x3c91a626
 800dfa8:	54442d18 	.word	0x54442d18
 800dfac:	3ff921fb 	.word	0x3ff921fb
 800dfb0:	3fefffff 	.word	0x3fefffff
 800dfb4:	3fdfffff 	.word	0x3fdfffff
 800dfb8:	3c600000 	.word	0x3c600000
 800dfbc:	3ff00000 	.word	0x3ff00000
 800dfc0:	3fe00000 	.word	0x3fe00000
 800dfc4:	ee10 2a10 	vmov	r2, s0
 800dfc8:	462b      	mov	r3, r5
 800dfca:	496d      	ldr	r1, [pc, #436]	; (800e180 <__ieee754_acos+0x4b8>)
 800dfcc:	2000      	movs	r0, #0
 800dfce:	f7f2 f96b 	bl	80002a8 <__aeabi_dsub>
 800dfd2:	4b6c      	ldr	r3, [pc, #432]	; (800e184 <__ieee754_acos+0x4bc>)
 800dfd4:	2200      	movs	r2, #0
 800dfd6:	f7f2 fb1f 	bl	8000618 <__aeabi_dmul>
 800dfda:	4604      	mov	r4, r0
 800dfdc:	460d      	mov	r5, r1
 800dfde:	ec45 4b10 	vmov	d0, r4, r5
 800dfe2:	f000 f99b 	bl	800e31c <__ieee754_sqrt>
 800dfe6:	a34e      	add	r3, pc, #312	; (adr r3, 800e120 <__ieee754_acos+0x458>)
 800dfe8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfec:	4620      	mov	r0, r4
 800dfee:	4629      	mov	r1, r5
 800dff0:	ec59 8b10 	vmov	r8, r9, d0
 800dff4:	f7f2 fb10 	bl	8000618 <__aeabi_dmul>
 800dff8:	a34b      	add	r3, pc, #300	; (adr r3, 800e128 <__ieee754_acos+0x460>)
 800dffa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dffe:	f7f2 f955 	bl	80002ac <__adddf3>
 800e002:	4622      	mov	r2, r4
 800e004:	462b      	mov	r3, r5
 800e006:	f7f2 fb07 	bl	8000618 <__aeabi_dmul>
 800e00a:	a349      	add	r3, pc, #292	; (adr r3, 800e130 <__ieee754_acos+0x468>)
 800e00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e010:	f7f2 f94a 	bl	80002a8 <__aeabi_dsub>
 800e014:	4622      	mov	r2, r4
 800e016:	462b      	mov	r3, r5
 800e018:	f7f2 fafe 	bl	8000618 <__aeabi_dmul>
 800e01c:	a346      	add	r3, pc, #280	; (adr r3, 800e138 <__ieee754_acos+0x470>)
 800e01e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e022:	f7f2 f943 	bl	80002ac <__adddf3>
 800e026:	4622      	mov	r2, r4
 800e028:	462b      	mov	r3, r5
 800e02a:	f7f2 faf5 	bl	8000618 <__aeabi_dmul>
 800e02e:	a344      	add	r3, pc, #272	; (adr r3, 800e140 <__ieee754_acos+0x478>)
 800e030:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e034:	f7f2 f938 	bl	80002a8 <__aeabi_dsub>
 800e038:	4622      	mov	r2, r4
 800e03a:	462b      	mov	r3, r5
 800e03c:	f7f2 faec 	bl	8000618 <__aeabi_dmul>
 800e040:	a341      	add	r3, pc, #260	; (adr r3, 800e148 <__ieee754_acos+0x480>)
 800e042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e046:	f7f2 f931 	bl	80002ac <__adddf3>
 800e04a:	4622      	mov	r2, r4
 800e04c:	462b      	mov	r3, r5
 800e04e:	f7f2 fae3 	bl	8000618 <__aeabi_dmul>
 800e052:	a33f      	add	r3, pc, #252	; (adr r3, 800e150 <__ieee754_acos+0x488>)
 800e054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e058:	4682      	mov	sl, r0
 800e05a:	468b      	mov	fp, r1
 800e05c:	4620      	mov	r0, r4
 800e05e:	4629      	mov	r1, r5
 800e060:	f7f2 fada 	bl	8000618 <__aeabi_dmul>
 800e064:	a33c      	add	r3, pc, #240	; (adr r3, 800e158 <__ieee754_acos+0x490>)
 800e066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e06a:	f7f2 f91d 	bl	80002a8 <__aeabi_dsub>
 800e06e:	4622      	mov	r2, r4
 800e070:	462b      	mov	r3, r5
 800e072:	f7f2 fad1 	bl	8000618 <__aeabi_dmul>
 800e076:	a33a      	add	r3, pc, #232	; (adr r3, 800e160 <__ieee754_acos+0x498>)
 800e078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e07c:	f7f2 f916 	bl	80002ac <__adddf3>
 800e080:	4622      	mov	r2, r4
 800e082:	462b      	mov	r3, r5
 800e084:	f7f2 fac8 	bl	8000618 <__aeabi_dmul>
 800e088:	a337      	add	r3, pc, #220	; (adr r3, 800e168 <__ieee754_acos+0x4a0>)
 800e08a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e08e:	f7f2 f90b 	bl	80002a8 <__aeabi_dsub>
 800e092:	4622      	mov	r2, r4
 800e094:	462b      	mov	r3, r5
 800e096:	f7f2 fabf 	bl	8000618 <__aeabi_dmul>
 800e09a:	4b39      	ldr	r3, [pc, #228]	; (800e180 <__ieee754_acos+0x4b8>)
 800e09c:	2200      	movs	r2, #0
 800e09e:	f7f2 f905 	bl	80002ac <__adddf3>
 800e0a2:	4602      	mov	r2, r0
 800e0a4:	460b      	mov	r3, r1
 800e0a6:	4650      	mov	r0, sl
 800e0a8:	4659      	mov	r1, fp
 800e0aa:	f7f2 fbdf 	bl	800086c <__aeabi_ddiv>
 800e0ae:	4642      	mov	r2, r8
 800e0b0:	464b      	mov	r3, r9
 800e0b2:	f7f2 fab1 	bl	8000618 <__aeabi_dmul>
 800e0b6:	2600      	movs	r6, #0
 800e0b8:	4682      	mov	sl, r0
 800e0ba:	468b      	mov	fp, r1
 800e0bc:	4632      	mov	r2, r6
 800e0be:	464b      	mov	r3, r9
 800e0c0:	4630      	mov	r0, r6
 800e0c2:	4649      	mov	r1, r9
 800e0c4:	f7f2 faa8 	bl	8000618 <__aeabi_dmul>
 800e0c8:	4602      	mov	r2, r0
 800e0ca:	460b      	mov	r3, r1
 800e0cc:	4620      	mov	r0, r4
 800e0ce:	4629      	mov	r1, r5
 800e0d0:	f7f2 f8ea 	bl	80002a8 <__aeabi_dsub>
 800e0d4:	4632      	mov	r2, r6
 800e0d6:	4604      	mov	r4, r0
 800e0d8:	460d      	mov	r5, r1
 800e0da:	464b      	mov	r3, r9
 800e0dc:	4640      	mov	r0, r8
 800e0de:	4649      	mov	r1, r9
 800e0e0:	f7f2 f8e4 	bl	80002ac <__adddf3>
 800e0e4:	4602      	mov	r2, r0
 800e0e6:	460b      	mov	r3, r1
 800e0e8:	4620      	mov	r0, r4
 800e0ea:	4629      	mov	r1, r5
 800e0ec:	f7f2 fbbe 	bl	800086c <__aeabi_ddiv>
 800e0f0:	4602      	mov	r2, r0
 800e0f2:	460b      	mov	r3, r1
 800e0f4:	4650      	mov	r0, sl
 800e0f6:	4659      	mov	r1, fp
 800e0f8:	f7f2 f8d8 	bl	80002ac <__adddf3>
 800e0fc:	4632      	mov	r2, r6
 800e0fe:	464b      	mov	r3, r9
 800e100:	f7f2 f8d4 	bl	80002ac <__adddf3>
 800e104:	4602      	mov	r2, r0
 800e106:	460b      	mov	r3, r1
 800e108:	f7f2 f8d0 	bl	80002ac <__adddf3>
 800e10c:	e5fe      	b.n	800dd0c <__ieee754_acos+0x44>
 800e10e:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800e170 <__ieee754_acos+0x4a8>
 800e112:	e5ed      	b.n	800dcf0 <__ieee754_acos+0x28>
 800e114:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800e178 <__ieee754_acos+0x4b0>
 800e118:	e5ea      	b.n	800dcf0 <__ieee754_acos+0x28>
 800e11a:	bf00      	nop
 800e11c:	f3af 8000 	nop.w
 800e120:	0dfdf709 	.word	0x0dfdf709
 800e124:	3f023de1 	.word	0x3f023de1
 800e128:	7501b288 	.word	0x7501b288
 800e12c:	3f49efe0 	.word	0x3f49efe0
 800e130:	b5688f3b 	.word	0xb5688f3b
 800e134:	3fa48228 	.word	0x3fa48228
 800e138:	0e884455 	.word	0x0e884455
 800e13c:	3fc9c155 	.word	0x3fc9c155
 800e140:	03eb6f7d 	.word	0x03eb6f7d
 800e144:	3fd4d612 	.word	0x3fd4d612
 800e148:	55555555 	.word	0x55555555
 800e14c:	3fc55555 	.word	0x3fc55555
 800e150:	b12e9282 	.word	0xb12e9282
 800e154:	3fb3b8c5 	.word	0x3fb3b8c5
 800e158:	1b8d0159 	.word	0x1b8d0159
 800e15c:	3fe6066c 	.word	0x3fe6066c
 800e160:	9c598ac8 	.word	0x9c598ac8
 800e164:	40002ae5 	.word	0x40002ae5
 800e168:	1c8a2d4b 	.word	0x1c8a2d4b
 800e16c:	40033a27 	.word	0x40033a27
	...
 800e178:	54442d18 	.word	0x54442d18
 800e17c:	3ff921fb 	.word	0x3ff921fb
 800e180:	3ff00000 	.word	0x3ff00000
 800e184:	3fe00000 	.word	0x3fe00000

0800e188 <__ieee754_atan2>:
 800e188:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e18c:	ec57 6b11 	vmov	r6, r7, d1
 800e190:	4273      	negs	r3, r6
 800e192:	f8df e184 	ldr.w	lr, [pc, #388]	; 800e318 <__ieee754_atan2+0x190>
 800e196:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800e19a:	4333      	orrs	r3, r6
 800e19c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800e1a0:	4573      	cmp	r3, lr
 800e1a2:	ec51 0b10 	vmov	r0, r1, d0
 800e1a6:	ee11 8a10 	vmov	r8, s2
 800e1aa:	d80a      	bhi.n	800e1c2 <__ieee754_atan2+0x3a>
 800e1ac:	4244      	negs	r4, r0
 800e1ae:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e1b2:	4304      	orrs	r4, r0
 800e1b4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800e1b8:	4574      	cmp	r4, lr
 800e1ba:	ee10 9a10 	vmov	r9, s0
 800e1be:	468c      	mov	ip, r1
 800e1c0:	d907      	bls.n	800e1d2 <__ieee754_atan2+0x4a>
 800e1c2:	4632      	mov	r2, r6
 800e1c4:	463b      	mov	r3, r7
 800e1c6:	f7f2 f871 	bl	80002ac <__adddf3>
 800e1ca:	ec41 0b10 	vmov	d0, r0, r1
 800e1ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e1d2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800e1d6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800e1da:	4334      	orrs	r4, r6
 800e1dc:	d103      	bne.n	800e1e6 <__ieee754_atan2+0x5e>
 800e1de:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e1e2:	f000 b94d 	b.w	800e480 <atan>
 800e1e6:	17bc      	asrs	r4, r7, #30
 800e1e8:	f004 0402 	and.w	r4, r4, #2
 800e1ec:	ea53 0909 	orrs.w	r9, r3, r9
 800e1f0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800e1f4:	d107      	bne.n	800e206 <__ieee754_atan2+0x7e>
 800e1f6:	2c02      	cmp	r4, #2
 800e1f8:	d060      	beq.n	800e2bc <__ieee754_atan2+0x134>
 800e1fa:	2c03      	cmp	r4, #3
 800e1fc:	d1e5      	bne.n	800e1ca <__ieee754_atan2+0x42>
 800e1fe:	a142      	add	r1, pc, #264	; (adr r1, 800e308 <__ieee754_atan2+0x180>)
 800e200:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e204:	e7e1      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e206:	ea52 0808 	orrs.w	r8, r2, r8
 800e20a:	d106      	bne.n	800e21a <__ieee754_atan2+0x92>
 800e20c:	f1bc 0f00 	cmp.w	ip, #0
 800e210:	da5f      	bge.n	800e2d2 <__ieee754_atan2+0x14a>
 800e212:	a13f      	add	r1, pc, #252	; (adr r1, 800e310 <__ieee754_atan2+0x188>)
 800e214:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e218:	e7d7      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e21a:	4572      	cmp	r2, lr
 800e21c:	d10f      	bne.n	800e23e <__ieee754_atan2+0xb6>
 800e21e:	4293      	cmp	r3, r2
 800e220:	f104 34ff 	add.w	r4, r4, #4294967295
 800e224:	d107      	bne.n	800e236 <__ieee754_atan2+0xae>
 800e226:	2c02      	cmp	r4, #2
 800e228:	d84c      	bhi.n	800e2c4 <__ieee754_atan2+0x13c>
 800e22a:	4b35      	ldr	r3, [pc, #212]	; (800e300 <__ieee754_atan2+0x178>)
 800e22c:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800e230:	e9d4 0100 	ldrd	r0, r1, [r4]
 800e234:	e7c9      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e236:	2c02      	cmp	r4, #2
 800e238:	d848      	bhi.n	800e2cc <__ieee754_atan2+0x144>
 800e23a:	4b32      	ldr	r3, [pc, #200]	; (800e304 <__ieee754_atan2+0x17c>)
 800e23c:	e7f6      	b.n	800e22c <__ieee754_atan2+0xa4>
 800e23e:	4573      	cmp	r3, lr
 800e240:	d0e4      	beq.n	800e20c <__ieee754_atan2+0x84>
 800e242:	1a9b      	subs	r3, r3, r2
 800e244:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800e248:	ea4f 5223 	mov.w	r2, r3, asr #20
 800e24c:	da1e      	bge.n	800e28c <__ieee754_atan2+0x104>
 800e24e:	2f00      	cmp	r7, #0
 800e250:	da01      	bge.n	800e256 <__ieee754_atan2+0xce>
 800e252:	323c      	adds	r2, #60	; 0x3c
 800e254:	db1e      	blt.n	800e294 <__ieee754_atan2+0x10c>
 800e256:	4632      	mov	r2, r6
 800e258:	463b      	mov	r3, r7
 800e25a:	f7f2 fb07 	bl	800086c <__aeabi_ddiv>
 800e25e:	ec41 0b10 	vmov	d0, r0, r1
 800e262:	f000 faad 	bl	800e7c0 <fabs>
 800e266:	f000 f90b 	bl	800e480 <atan>
 800e26a:	ec51 0b10 	vmov	r0, r1, d0
 800e26e:	2c01      	cmp	r4, #1
 800e270:	d013      	beq.n	800e29a <__ieee754_atan2+0x112>
 800e272:	2c02      	cmp	r4, #2
 800e274:	d015      	beq.n	800e2a2 <__ieee754_atan2+0x11a>
 800e276:	2c00      	cmp	r4, #0
 800e278:	d0a7      	beq.n	800e1ca <__ieee754_atan2+0x42>
 800e27a:	a319      	add	r3, pc, #100	; (adr r3, 800e2e0 <__ieee754_atan2+0x158>)
 800e27c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e280:	f7f2 f812 	bl	80002a8 <__aeabi_dsub>
 800e284:	a318      	add	r3, pc, #96	; (adr r3, 800e2e8 <__ieee754_atan2+0x160>)
 800e286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28a:	e014      	b.n	800e2b6 <__ieee754_atan2+0x12e>
 800e28c:	a118      	add	r1, pc, #96	; (adr r1, 800e2f0 <__ieee754_atan2+0x168>)
 800e28e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e292:	e7ec      	b.n	800e26e <__ieee754_atan2+0xe6>
 800e294:	2000      	movs	r0, #0
 800e296:	2100      	movs	r1, #0
 800e298:	e7e9      	b.n	800e26e <__ieee754_atan2+0xe6>
 800e29a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e29e:	4619      	mov	r1, r3
 800e2a0:	e793      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e2a2:	a30f      	add	r3, pc, #60	; (adr r3, 800e2e0 <__ieee754_atan2+0x158>)
 800e2a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2a8:	f7f1 fffe 	bl	80002a8 <__aeabi_dsub>
 800e2ac:	4602      	mov	r2, r0
 800e2ae:	460b      	mov	r3, r1
 800e2b0:	a10d      	add	r1, pc, #52	; (adr r1, 800e2e8 <__ieee754_atan2+0x160>)
 800e2b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2b6:	f7f1 fff7 	bl	80002a8 <__aeabi_dsub>
 800e2ba:	e786      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e2bc:	a10a      	add	r1, pc, #40	; (adr r1, 800e2e8 <__ieee754_atan2+0x160>)
 800e2be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2c2:	e782      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e2c4:	a10c      	add	r1, pc, #48	; (adr r1, 800e2f8 <__ieee754_atan2+0x170>)
 800e2c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2ca:	e77e      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e2cc:	2000      	movs	r0, #0
 800e2ce:	2100      	movs	r1, #0
 800e2d0:	e77b      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e2d2:	a107      	add	r1, pc, #28	; (adr r1, 800e2f0 <__ieee754_atan2+0x168>)
 800e2d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e2d8:	e777      	b.n	800e1ca <__ieee754_atan2+0x42>
 800e2da:	bf00      	nop
 800e2dc:	f3af 8000 	nop.w
 800e2e0:	33145c07 	.word	0x33145c07
 800e2e4:	3ca1a626 	.word	0x3ca1a626
 800e2e8:	54442d18 	.word	0x54442d18
 800e2ec:	400921fb 	.word	0x400921fb
 800e2f0:	54442d18 	.word	0x54442d18
 800e2f4:	3ff921fb 	.word	0x3ff921fb
 800e2f8:	54442d18 	.word	0x54442d18
 800e2fc:	3fe921fb 	.word	0x3fe921fb
 800e300:	0800edc0 	.word	0x0800edc0
 800e304:	0800edd8 	.word	0x0800edd8
 800e308:	54442d18 	.word	0x54442d18
 800e30c:	c00921fb 	.word	0xc00921fb
 800e310:	54442d18 	.word	0x54442d18
 800e314:	bff921fb 	.word	0xbff921fb
 800e318:	7ff00000 	.word	0x7ff00000

0800e31c <__ieee754_sqrt>:
 800e31c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e320:	ec55 4b10 	vmov	r4, r5, d0
 800e324:	4e55      	ldr	r6, [pc, #340]	; (800e47c <__ieee754_sqrt+0x160>)
 800e326:	43ae      	bics	r6, r5
 800e328:	ee10 0a10 	vmov	r0, s0
 800e32c:	ee10 3a10 	vmov	r3, s0
 800e330:	462a      	mov	r2, r5
 800e332:	4629      	mov	r1, r5
 800e334:	d110      	bne.n	800e358 <__ieee754_sqrt+0x3c>
 800e336:	ee10 2a10 	vmov	r2, s0
 800e33a:	462b      	mov	r3, r5
 800e33c:	f7f2 f96c 	bl	8000618 <__aeabi_dmul>
 800e340:	4602      	mov	r2, r0
 800e342:	460b      	mov	r3, r1
 800e344:	4620      	mov	r0, r4
 800e346:	4629      	mov	r1, r5
 800e348:	f7f1 ffb0 	bl	80002ac <__adddf3>
 800e34c:	4604      	mov	r4, r0
 800e34e:	460d      	mov	r5, r1
 800e350:	ec45 4b10 	vmov	d0, r4, r5
 800e354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e358:	2d00      	cmp	r5, #0
 800e35a:	dc10      	bgt.n	800e37e <__ieee754_sqrt+0x62>
 800e35c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e360:	4330      	orrs	r0, r6
 800e362:	d0f5      	beq.n	800e350 <__ieee754_sqrt+0x34>
 800e364:	b15d      	cbz	r5, 800e37e <__ieee754_sqrt+0x62>
 800e366:	ee10 2a10 	vmov	r2, s0
 800e36a:	462b      	mov	r3, r5
 800e36c:	ee10 0a10 	vmov	r0, s0
 800e370:	f7f1 ff9a 	bl	80002a8 <__aeabi_dsub>
 800e374:	4602      	mov	r2, r0
 800e376:	460b      	mov	r3, r1
 800e378:	f7f2 fa78 	bl	800086c <__aeabi_ddiv>
 800e37c:	e7e6      	b.n	800e34c <__ieee754_sqrt+0x30>
 800e37e:	1512      	asrs	r2, r2, #20
 800e380:	d074      	beq.n	800e46c <__ieee754_sqrt+0x150>
 800e382:	07d4      	lsls	r4, r2, #31
 800e384:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800e388:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 800e38c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800e390:	bf5e      	ittt	pl
 800e392:	0fda      	lsrpl	r2, r3, #31
 800e394:	005b      	lslpl	r3, r3, #1
 800e396:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 800e39a:	2400      	movs	r4, #0
 800e39c:	0fda      	lsrs	r2, r3, #31
 800e39e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800e3a2:	107f      	asrs	r7, r7, #1
 800e3a4:	005b      	lsls	r3, r3, #1
 800e3a6:	2516      	movs	r5, #22
 800e3a8:	4620      	mov	r0, r4
 800e3aa:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800e3ae:	1886      	adds	r6, r0, r2
 800e3b0:	428e      	cmp	r6, r1
 800e3b2:	bfde      	ittt	le
 800e3b4:	1b89      	suble	r1, r1, r6
 800e3b6:	18b0      	addle	r0, r6, r2
 800e3b8:	18a4      	addle	r4, r4, r2
 800e3ba:	0049      	lsls	r1, r1, #1
 800e3bc:	3d01      	subs	r5, #1
 800e3be:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 800e3c2:	ea4f 0252 	mov.w	r2, r2, lsr #1
 800e3c6:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e3ca:	d1f0      	bne.n	800e3ae <__ieee754_sqrt+0x92>
 800e3cc:	462a      	mov	r2, r5
 800e3ce:	f04f 0e20 	mov.w	lr, #32
 800e3d2:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800e3d6:	4281      	cmp	r1, r0
 800e3d8:	eb06 0c05 	add.w	ip, r6, r5
 800e3dc:	dc02      	bgt.n	800e3e4 <__ieee754_sqrt+0xc8>
 800e3de:	d113      	bne.n	800e408 <__ieee754_sqrt+0xec>
 800e3e0:	459c      	cmp	ip, r3
 800e3e2:	d811      	bhi.n	800e408 <__ieee754_sqrt+0xec>
 800e3e4:	f1bc 0f00 	cmp.w	ip, #0
 800e3e8:	eb0c 0506 	add.w	r5, ip, r6
 800e3ec:	da43      	bge.n	800e476 <__ieee754_sqrt+0x15a>
 800e3ee:	2d00      	cmp	r5, #0
 800e3f0:	db41      	blt.n	800e476 <__ieee754_sqrt+0x15a>
 800e3f2:	f100 0801 	add.w	r8, r0, #1
 800e3f6:	1a09      	subs	r1, r1, r0
 800e3f8:	459c      	cmp	ip, r3
 800e3fa:	bf88      	it	hi
 800e3fc:	f101 31ff 	addhi.w	r1, r1, #4294967295
 800e400:	eba3 030c 	sub.w	r3, r3, ip
 800e404:	4432      	add	r2, r6
 800e406:	4640      	mov	r0, r8
 800e408:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 800e40c:	f1be 0e01 	subs.w	lr, lr, #1
 800e410:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 800e414:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800e418:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800e41c:	d1db      	bne.n	800e3d6 <__ieee754_sqrt+0xba>
 800e41e:	430b      	orrs	r3, r1
 800e420:	d006      	beq.n	800e430 <__ieee754_sqrt+0x114>
 800e422:	1c50      	adds	r0, r2, #1
 800e424:	bf13      	iteet	ne
 800e426:	3201      	addne	r2, #1
 800e428:	3401      	addeq	r4, #1
 800e42a:	4672      	moveq	r2, lr
 800e42c:	f022 0201 	bicne.w	r2, r2, #1
 800e430:	1063      	asrs	r3, r4, #1
 800e432:	0852      	lsrs	r2, r2, #1
 800e434:	07e1      	lsls	r1, r4, #31
 800e436:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800e43a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800e43e:	bf48      	it	mi
 800e440:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 800e444:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 800e448:	4614      	mov	r4, r2
 800e44a:	e781      	b.n	800e350 <__ieee754_sqrt+0x34>
 800e44c:	0ad9      	lsrs	r1, r3, #11
 800e44e:	3815      	subs	r0, #21
 800e450:	055b      	lsls	r3, r3, #21
 800e452:	2900      	cmp	r1, #0
 800e454:	d0fa      	beq.n	800e44c <__ieee754_sqrt+0x130>
 800e456:	02cd      	lsls	r5, r1, #11
 800e458:	d50a      	bpl.n	800e470 <__ieee754_sqrt+0x154>
 800e45a:	f1c2 0420 	rsb	r4, r2, #32
 800e45e:	fa23 f404 	lsr.w	r4, r3, r4
 800e462:	1e55      	subs	r5, r2, #1
 800e464:	4093      	lsls	r3, r2
 800e466:	4321      	orrs	r1, r4
 800e468:	1b42      	subs	r2, r0, r5
 800e46a:	e78a      	b.n	800e382 <__ieee754_sqrt+0x66>
 800e46c:	4610      	mov	r0, r2
 800e46e:	e7f0      	b.n	800e452 <__ieee754_sqrt+0x136>
 800e470:	0049      	lsls	r1, r1, #1
 800e472:	3201      	adds	r2, #1
 800e474:	e7ef      	b.n	800e456 <__ieee754_sqrt+0x13a>
 800e476:	4680      	mov	r8, r0
 800e478:	e7bd      	b.n	800e3f6 <__ieee754_sqrt+0xda>
 800e47a:	bf00      	nop
 800e47c:	7ff00000 	.word	0x7ff00000

0800e480 <atan>:
 800e480:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e484:	ec55 4b10 	vmov	r4, r5, d0
 800e488:	4bc3      	ldr	r3, [pc, #780]	; (800e798 <atan+0x318>)
 800e48a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800e48e:	429e      	cmp	r6, r3
 800e490:	46ab      	mov	fp, r5
 800e492:	dd18      	ble.n	800e4c6 <atan+0x46>
 800e494:	4bc1      	ldr	r3, [pc, #772]	; (800e79c <atan+0x31c>)
 800e496:	429e      	cmp	r6, r3
 800e498:	dc01      	bgt.n	800e49e <atan+0x1e>
 800e49a:	d109      	bne.n	800e4b0 <atan+0x30>
 800e49c:	b144      	cbz	r4, 800e4b0 <atan+0x30>
 800e49e:	4622      	mov	r2, r4
 800e4a0:	462b      	mov	r3, r5
 800e4a2:	4620      	mov	r0, r4
 800e4a4:	4629      	mov	r1, r5
 800e4a6:	f7f1 ff01 	bl	80002ac <__adddf3>
 800e4aa:	4604      	mov	r4, r0
 800e4ac:	460d      	mov	r5, r1
 800e4ae:	e006      	b.n	800e4be <atan+0x3e>
 800e4b0:	f1bb 0f00 	cmp.w	fp, #0
 800e4b4:	f300 8131 	bgt.w	800e71a <atan+0x29a>
 800e4b8:	a59b      	add	r5, pc, #620	; (adr r5, 800e728 <atan+0x2a8>)
 800e4ba:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e4be:	ec45 4b10 	vmov	d0, r4, r5
 800e4c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4c6:	4bb6      	ldr	r3, [pc, #728]	; (800e7a0 <atan+0x320>)
 800e4c8:	429e      	cmp	r6, r3
 800e4ca:	dc14      	bgt.n	800e4f6 <atan+0x76>
 800e4cc:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800e4d0:	429e      	cmp	r6, r3
 800e4d2:	dc0d      	bgt.n	800e4f0 <atan+0x70>
 800e4d4:	a396      	add	r3, pc, #600	; (adr r3, 800e730 <atan+0x2b0>)
 800e4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4da:	ee10 0a10 	vmov	r0, s0
 800e4de:	4629      	mov	r1, r5
 800e4e0:	f7f1 fee4 	bl	80002ac <__adddf3>
 800e4e4:	4baf      	ldr	r3, [pc, #700]	; (800e7a4 <atan+0x324>)
 800e4e6:	2200      	movs	r2, #0
 800e4e8:	f7f2 fb26 	bl	8000b38 <__aeabi_dcmpgt>
 800e4ec:	2800      	cmp	r0, #0
 800e4ee:	d1e6      	bne.n	800e4be <atan+0x3e>
 800e4f0:	f04f 3aff 	mov.w	sl, #4294967295
 800e4f4:	e02b      	b.n	800e54e <atan+0xce>
 800e4f6:	f000 f963 	bl	800e7c0 <fabs>
 800e4fa:	4bab      	ldr	r3, [pc, #684]	; (800e7a8 <atan+0x328>)
 800e4fc:	429e      	cmp	r6, r3
 800e4fe:	ec55 4b10 	vmov	r4, r5, d0
 800e502:	f300 80bf 	bgt.w	800e684 <atan+0x204>
 800e506:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800e50a:	429e      	cmp	r6, r3
 800e50c:	f300 80a0 	bgt.w	800e650 <atan+0x1d0>
 800e510:	ee10 2a10 	vmov	r2, s0
 800e514:	ee10 0a10 	vmov	r0, s0
 800e518:	462b      	mov	r3, r5
 800e51a:	4629      	mov	r1, r5
 800e51c:	f7f1 fec6 	bl	80002ac <__adddf3>
 800e520:	4ba0      	ldr	r3, [pc, #640]	; (800e7a4 <atan+0x324>)
 800e522:	2200      	movs	r2, #0
 800e524:	f7f1 fec0 	bl	80002a8 <__aeabi_dsub>
 800e528:	2200      	movs	r2, #0
 800e52a:	4606      	mov	r6, r0
 800e52c:	460f      	mov	r7, r1
 800e52e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e532:	4620      	mov	r0, r4
 800e534:	4629      	mov	r1, r5
 800e536:	f7f1 feb9 	bl	80002ac <__adddf3>
 800e53a:	4602      	mov	r2, r0
 800e53c:	460b      	mov	r3, r1
 800e53e:	4630      	mov	r0, r6
 800e540:	4639      	mov	r1, r7
 800e542:	f7f2 f993 	bl	800086c <__aeabi_ddiv>
 800e546:	f04f 0a00 	mov.w	sl, #0
 800e54a:	4604      	mov	r4, r0
 800e54c:	460d      	mov	r5, r1
 800e54e:	4622      	mov	r2, r4
 800e550:	462b      	mov	r3, r5
 800e552:	4620      	mov	r0, r4
 800e554:	4629      	mov	r1, r5
 800e556:	f7f2 f85f 	bl	8000618 <__aeabi_dmul>
 800e55a:	4602      	mov	r2, r0
 800e55c:	460b      	mov	r3, r1
 800e55e:	4680      	mov	r8, r0
 800e560:	4689      	mov	r9, r1
 800e562:	f7f2 f859 	bl	8000618 <__aeabi_dmul>
 800e566:	a374      	add	r3, pc, #464	; (adr r3, 800e738 <atan+0x2b8>)
 800e568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e56c:	4606      	mov	r6, r0
 800e56e:	460f      	mov	r7, r1
 800e570:	f7f2 f852 	bl	8000618 <__aeabi_dmul>
 800e574:	a372      	add	r3, pc, #456	; (adr r3, 800e740 <atan+0x2c0>)
 800e576:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e57a:	f7f1 fe97 	bl	80002ac <__adddf3>
 800e57e:	4632      	mov	r2, r6
 800e580:	463b      	mov	r3, r7
 800e582:	f7f2 f849 	bl	8000618 <__aeabi_dmul>
 800e586:	a370      	add	r3, pc, #448	; (adr r3, 800e748 <atan+0x2c8>)
 800e588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e58c:	f7f1 fe8e 	bl	80002ac <__adddf3>
 800e590:	4632      	mov	r2, r6
 800e592:	463b      	mov	r3, r7
 800e594:	f7f2 f840 	bl	8000618 <__aeabi_dmul>
 800e598:	a36d      	add	r3, pc, #436	; (adr r3, 800e750 <atan+0x2d0>)
 800e59a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e59e:	f7f1 fe85 	bl	80002ac <__adddf3>
 800e5a2:	4632      	mov	r2, r6
 800e5a4:	463b      	mov	r3, r7
 800e5a6:	f7f2 f837 	bl	8000618 <__aeabi_dmul>
 800e5aa:	a36b      	add	r3, pc, #428	; (adr r3, 800e758 <atan+0x2d8>)
 800e5ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5b0:	f7f1 fe7c 	bl	80002ac <__adddf3>
 800e5b4:	4632      	mov	r2, r6
 800e5b6:	463b      	mov	r3, r7
 800e5b8:	f7f2 f82e 	bl	8000618 <__aeabi_dmul>
 800e5bc:	a368      	add	r3, pc, #416	; (adr r3, 800e760 <atan+0x2e0>)
 800e5be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5c2:	f7f1 fe73 	bl	80002ac <__adddf3>
 800e5c6:	4642      	mov	r2, r8
 800e5c8:	464b      	mov	r3, r9
 800e5ca:	f7f2 f825 	bl	8000618 <__aeabi_dmul>
 800e5ce:	a366      	add	r3, pc, #408	; (adr r3, 800e768 <atan+0x2e8>)
 800e5d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5d4:	4680      	mov	r8, r0
 800e5d6:	4689      	mov	r9, r1
 800e5d8:	4630      	mov	r0, r6
 800e5da:	4639      	mov	r1, r7
 800e5dc:	f7f2 f81c 	bl	8000618 <__aeabi_dmul>
 800e5e0:	a363      	add	r3, pc, #396	; (adr r3, 800e770 <atan+0x2f0>)
 800e5e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5e6:	f7f1 fe5f 	bl	80002a8 <__aeabi_dsub>
 800e5ea:	4632      	mov	r2, r6
 800e5ec:	463b      	mov	r3, r7
 800e5ee:	f7f2 f813 	bl	8000618 <__aeabi_dmul>
 800e5f2:	a361      	add	r3, pc, #388	; (adr r3, 800e778 <atan+0x2f8>)
 800e5f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e5f8:	f7f1 fe56 	bl	80002a8 <__aeabi_dsub>
 800e5fc:	4632      	mov	r2, r6
 800e5fe:	463b      	mov	r3, r7
 800e600:	f7f2 f80a 	bl	8000618 <__aeabi_dmul>
 800e604:	a35e      	add	r3, pc, #376	; (adr r3, 800e780 <atan+0x300>)
 800e606:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e60a:	f7f1 fe4d 	bl	80002a8 <__aeabi_dsub>
 800e60e:	4632      	mov	r2, r6
 800e610:	463b      	mov	r3, r7
 800e612:	f7f2 f801 	bl	8000618 <__aeabi_dmul>
 800e616:	a35c      	add	r3, pc, #368	; (adr r3, 800e788 <atan+0x308>)
 800e618:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e61c:	f7f1 fe44 	bl	80002a8 <__aeabi_dsub>
 800e620:	4632      	mov	r2, r6
 800e622:	463b      	mov	r3, r7
 800e624:	f7f1 fff8 	bl	8000618 <__aeabi_dmul>
 800e628:	4602      	mov	r2, r0
 800e62a:	460b      	mov	r3, r1
 800e62c:	4640      	mov	r0, r8
 800e62e:	4649      	mov	r1, r9
 800e630:	f7f1 fe3c 	bl	80002ac <__adddf3>
 800e634:	4622      	mov	r2, r4
 800e636:	462b      	mov	r3, r5
 800e638:	f7f1 ffee 	bl	8000618 <__aeabi_dmul>
 800e63c:	f1ba 3fff 	cmp.w	sl, #4294967295
 800e640:	4602      	mov	r2, r0
 800e642:	460b      	mov	r3, r1
 800e644:	d14b      	bne.n	800e6de <atan+0x25e>
 800e646:	4620      	mov	r0, r4
 800e648:	4629      	mov	r1, r5
 800e64a:	f7f1 fe2d 	bl	80002a8 <__aeabi_dsub>
 800e64e:	e72c      	b.n	800e4aa <atan+0x2a>
 800e650:	ee10 0a10 	vmov	r0, s0
 800e654:	4b53      	ldr	r3, [pc, #332]	; (800e7a4 <atan+0x324>)
 800e656:	2200      	movs	r2, #0
 800e658:	4629      	mov	r1, r5
 800e65a:	f7f1 fe25 	bl	80002a8 <__aeabi_dsub>
 800e65e:	4b51      	ldr	r3, [pc, #324]	; (800e7a4 <atan+0x324>)
 800e660:	4606      	mov	r6, r0
 800e662:	460f      	mov	r7, r1
 800e664:	2200      	movs	r2, #0
 800e666:	4620      	mov	r0, r4
 800e668:	4629      	mov	r1, r5
 800e66a:	f7f1 fe1f 	bl	80002ac <__adddf3>
 800e66e:	4602      	mov	r2, r0
 800e670:	460b      	mov	r3, r1
 800e672:	4630      	mov	r0, r6
 800e674:	4639      	mov	r1, r7
 800e676:	f7f2 f8f9 	bl	800086c <__aeabi_ddiv>
 800e67a:	f04f 0a01 	mov.w	sl, #1
 800e67e:	4604      	mov	r4, r0
 800e680:	460d      	mov	r5, r1
 800e682:	e764      	b.n	800e54e <atan+0xce>
 800e684:	4b49      	ldr	r3, [pc, #292]	; (800e7ac <atan+0x32c>)
 800e686:	429e      	cmp	r6, r3
 800e688:	da1d      	bge.n	800e6c6 <atan+0x246>
 800e68a:	ee10 0a10 	vmov	r0, s0
 800e68e:	4b48      	ldr	r3, [pc, #288]	; (800e7b0 <atan+0x330>)
 800e690:	2200      	movs	r2, #0
 800e692:	4629      	mov	r1, r5
 800e694:	f7f1 fe08 	bl	80002a8 <__aeabi_dsub>
 800e698:	4b45      	ldr	r3, [pc, #276]	; (800e7b0 <atan+0x330>)
 800e69a:	4606      	mov	r6, r0
 800e69c:	460f      	mov	r7, r1
 800e69e:	2200      	movs	r2, #0
 800e6a0:	4620      	mov	r0, r4
 800e6a2:	4629      	mov	r1, r5
 800e6a4:	f7f1 ffb8 	bl	8000618 <__aeabi_dmul>
 800e6a8:	4b3e      	ldr	r3, [pc, #248]	; (800e7a4 <atan+0x324>)
 800e6aa:	2200      	movs	r2, #0
 800e6ac:	f7f1 fdfe 	bl	80002ac <__adddf3>
 800e6b0:	4602      	mov	r2, r0
 800e6b2:	460b      	mov	r3, r1
 800e6b4:	4630      	mov	r0, r6
 800e6b6:	4639      	mov	r1, r7
 800e6b8:	f7f2 f8d8 	bl	800086c <__aeabi_ddiv>
 800e6bc:	f04f 0a02 	mov.w	sl, #2
 800e6c0:	4604      	mov	r4, r0
 800e6c2:	460d      	mov	r5, r1
 800e6c4:	e743      	b.n	800e54e <atan+0xce>
 800e6c6:	462b      	mov	r3, r5
 800e6c8:	ee10 2a10 	vmov	r2, s0
 800e6cc:	4939      	ldr	r1, [pc, #228]	; (800e7b4 <atan+0x334>)
 800e6ce:	2000      	movs	r0, #0
 800e6d0:	f7f2 f8cc 	bl	800086c <__aeabi_ddiv>
 800e6d4:	f04f 0a03 	mov.w	sl, #3
 800e6d8:	4604      	mov	r4, r0
 800e6da:	460d      	mov	r5, r1
 800e6dc:	e737      	b.n	800e54e <atan+0xce>
 800e6de:	4b36      	ldr	r3, [pc, #216]	; (800e7b8 <atan+0x338>)
 800e6e0:	4e36      	ldr	r6, [pc, #216]	; (800e7bc <atan+0x33c>)
 800e6e2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800e6e6:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800e6ea:	e9da 2300 	ldrd	r2, r3, [sl]
 800e6ee:	f7f1 fddb 	bl	80002a8 <__aeabi_dsub>
 800e6f2:	4622      	mov	r2, r4
 800e6f4:	462b      	mov	r3, r5
 800e6f6:	f7f1 fdd7 	bl	80002a8 <__aeabi_dsub>
 800e6fa:	4602      	mov	r2, r0
 800e6fc:	460b      	mov	r3, r1
 800e6fe:	e9d6 0100 	ldrd	r0, r1, [r6]
 800e702:	f7f1 fdd1 	bl	80002a8 <__aeabi_dsub>
 800e706:	f1bb 0f00 	cmp.w	fp, #0
 800e70a:	4604      	mov	r4, r0
 800e70c:	460d      	mov	r5, r1
 800e70e:	f6bf aed6 	bge.w	800e4be <atan+0x3e>
 800e712:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e716:	461d      	mov	r5, r3
 800e718:	e6d1      	b.n	800e4be <atan+0x3e>
 800e71a:	a51d      	add	r5, pc, #116	; (adr r5, 800e790 <atan+0x310>)
 800e71c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800e720:	e6cd      	b.n	800e4be <atan+0x3e>
 800e722:	bf00      	nop
 800e724:	f3af 8000 	nop.w
 800e728:	54442d18 	.word	0x54442d18
 800e72c:	bff921fb 	.word	0xbff921fb
 800e730:	8800759c 	.word	0x8800759c
 800e734:	7e37e43c 	.word	0x7e37e43c
 800e738:	e322da11 	.word	0xe322da11
 800e73c:	3f90ad3a 	.word	0x3f90ad3a
 800e740:	24760deb 	.word	0x24760deb
 800e744:	3fa97b4b 	.word	0x3fa97b4b
 800e748:	a0d03d51 	.word	0xa0d03d51
 800e74c:	3fb10d66 	.word	0x3fb10d66
 800e750:	c54c206e 	.word	0xc54c206e
 800e754:	3fb745cd 	.word	0x3fb745cd
 800e758:	920083ff 	.word	0x920083ff
 800e75c:	3fc24924 	.word	0x3fc24924
 800e760:	5555550d 	.word	0x5555550d
 800e764:	3fd55555 	.word	0x3fd55555
 800e768:	2c6a6c2f 	.word	0x2c6a6c2f
 800e76c:	bfa2b444 	.word	0xbfa2b444
 800e770:	52defd9a 	.word	0x52defd9a
 800e774:	3fadde2d 	.word	0x3fadde2d
 800e778:	af749a6d 	.word	0xaf749a6d
 800e77c:	3fb3b0f2 	.word	0x3fb3b0f2
 800e780:	fe231671 	.word	0xfe231671
 800e784:	3fbc71c6 	.word	0x3fbc71c6
 800e788:	9998ebc4 	.word	0x9998ebc4
 800e78c:	3fc99999 	.word	0x3fc99999
 800e790:	54442d18 	.word	0x54442d18
 800e794:	3ff921fb 	.word	0x3ff921fb
 800e798:	440fffff 	.word	0x440fffff
 800e79c:	7ff00000 	.word	0x7ff00000
 800e7a0:	3fdbffff 	.word	0x3fdbffff
 800e7a4:	3ff00000 	.word	0x3ff00000
 800e7a8:	3ff2ffff 	.word	0x3ff2ffff
 800e7ac:	40038000 	.word	0x40038000
 800e7b0:	3ff80000 	.word	0x3ff80000
 800e7b4:	bff00000 	.word	0xbff00000
 800e7b8:	0800ee10 	.word	0x0800ee10
 800e7bc:	0800edf0 	.word	0x0800edf0

0800e7c0 <fabs>:
 800e7c0:	ec51 0b10 	vmov	r0, r1, d0
 800e7c4:	ee10 2a10 	vmov	r2, s0
 800e7c8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800e7cc:	ec43 2b10 	vmov	d0, r2, r3
 800e7d0:	4770      	bx	lr
	...

0800e7d4 <_init>:
 800e7d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7d6:	bf00      	nop
 800e7d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7da:	bc08      	pop	{r3}
 800e7dc:	469e      	mov	lr, r3
 800e7de:	4770      	bx	lr

0800e7e0 <_fini>:
 800e7e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e7e2:	bf00      	nop
 800e7e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e7e6:	bc08      	pop	{r3}
 800e7e8:	469e      	mov	lr, r3
 800e7ea:	4770      	bx	lr
