// ===========================================================
// HLS sources generated by ActiveCore framework
// Date: 2022-01-02 17:07:58
// Copyright Alexander Antonov <antonov.alex.alex@gmail.com>
// ===========================================================

#include <ap_int.h>
#include <hls_stream.h>
#include "riscv_3stage.hpp"

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_instr_mem_struct;

typedef struct {
	ap_uint<1> instr_req_done;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_IFETCH_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<2> tid;
} genmcopipe_handle_coproc_M_if_struct;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<1> irq_recv;
	ap_uint<8> irq_mcause;
	ap_uint<1> Ext_coproc_req_done;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
	genmcopipe_handle_instr_mem_struct genmcopipe_handle_instr_mem;
} genpstage_EXEC_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<1> if_id;
	ap_uint<1> resp_done;
	ap_uint<32> rdata;
	ap_uint<1> rdreq_pending;
	ap_uint<1> tid;
} genmcopipe_handle_data_mem_struct;

typedef struct {
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> jump_req;
	ap_uint<32> jump_vector;
	ap_uint<1> mem_req;
	ap_uint<32> mem_addr;
	ap_uint<4> mem_be;
	ap_uint<32> mem_wdata;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> ext_coproc_req;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> jump_req_done;
	ap_uint<1> data_req_done;
	genmcopipe_handle_data_mem_struct genmcopipe_handle_data_mem;
	genmcopipe_handle_coproc_M_if_struct genmcopipe_handle_coproc_M_if;
} genpstage_MEMWB_TRX_BUF_STRUCT;

typedef struct {
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
	ap_uint<1> instr_req_done;
	riscv_3stage_busreq_mem_struct instr_busreq;
} genpstage_IFETCH_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<32> instr_code;
	ap_uint<7> opcode;
	ap_uint<1> alu_unsigned;
	ap_uint<5> rs1_addr;
	ap_uint<5> rs2_addr;
	ap_uint<5> rd_addr;
	ap_uint<3> funct3;
	ap_uint<7> funct7;
	ap_uint<5> shamt;
	ap_uint<4> pred;
	ap_uint<4> succ;
	ap_uint<12> csrnum;
	ap_uint<5> zimm;
	ap_uint<32> immediate_I;
	ap_uint<32> immediate_S;
	ap_uint<32> immediate_B;
	ap_uint<32> immediate_U;
	ap_uint<32> immediate_J;
	ap_uint<2> op1_source;
	ap_uint<1> rd_req;
	ap_uint<3> rd_source;
	ap_uint<32> immediate;
	ap_uint<2> op2_source;
	ap_uint<1> alu_req;
	ap_uint<4> alu_opcode;
	ap_uint<1> jump_req;
	ap_uint<1> jump_src;
	ap_uint<1> rs1_req;
	ap_uint<1> rs2_req;
	ap_uint<1> jump_req_cond;
	ap_uint<1> mem_req;
	ap_uint<1> mem_cmd;
	ap_uint<1> ext_coproc_req;
	ap_uint<1> m_ext_req;
	ap_uint<1> fencereq;
	ap_uint<1> ebreakreq;
	ap_uint<1> ecallreq;
	ap_uint<1> csrreq;
	ap_uint<1> custom0_ext_req;
	ap_uint<4> mem_be;
	ap_uint<1> load_signext;
	ap_uint<1> mret_req;
	ap_uint<32> rs1_rdata;
	ap_uint<32> rs2_rdata;
	ap_uint<32> csr_rdata;
	ap_uint<32> alu_op1;
	ap_uint<32> alu_op2;
	ap_uint<33> alu_op1_wide;
	ap_uint<33> alu_op2_wide;
	ap_uint<8> irq_mcause;
	ap_uint<1> irq_recv;
	riscv_3stage_Ext_coproc_struct Ext_coproc_busreq;
	ap_uint<1> Ext_coproc_req_done;
	ap_uint<33> alu_result_wide;
	ap_uint<32> alu_result;
	ap_uint<1> alu_CF;
	ap_uint<1> alu_SF;
	ap_uint<1> alu_ZF;
	ap_uint<1> alu_OF;
	ap_uint<1> alu_overflow;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_rdy;
	ap_uint<32> curinstraddr_imm;
	ap_uint<32> jump_vector;
	ap_uint<32> mem_addr;
	ap_uint<32> mem_wdata;
	ap_uint<32> curinstr_addr;
	ap_uint<32> nextinstr_addr;
} genpstage_EXEC_TRX_LOCAL_STRUCT;

typedef struct {
	ap_uint<1> jump_req_done;
	riscv_3stage_busreq_mem_struct data_busreq;
	ap_uint<1> data_req_done;
	ap_uint<32> mem_rdata;
	ap_uint<1> rd_rdy;
	ap_uint<32> rd_wdata;
	ap_uint<1> rd_req;
	ap_uint<5> rd_addr;
	ap_uint<1> jump_req;
	ap_uint<32> jump_vector;
	ap_uint<1> mem_req;
	ap_uint<32> mem_addr;
	ap_uint<4> mem_be;
	ap_uint<32> mem_wdata;
	ap_uint<1> mem_cmd;
	ap_uint<1> load_signext;
	ap_uint<3> rd_source;
	ap_uint<1> ext_coproc_req;
} genpstage_MEMWB_TRX_LOCAL_STRUCT;

ap_uint<32> genpsticky_glbl_pc;
ap_uint<32> genpsticky_glbl_regfile [32];
ap_uint<1> genpsticky_glbl_jump_req_cmd;
ap_uint<32> genpsticky_glbl_jump_vector_cmd;
ap_uint<8> genpsticky_glbl_CSR_MCAUSE;
ap_uint<1> genpsticky_glbl_MIRQEN;
ap_uint<32> genpsticky_glbl_MRETADDR;
ap_uint<1> genmcopipe_instr_mem_wr_done;
ap_uint<1> genmcopipe_instr_mem_rd_done;
ap_uint<1> genmcopipe_instr_mem_full_flag;
ap_uint<1> genmcopipe_instr_mem_empty_flag;
ap_uint<1> genmcopipe_instr_mem_wr_ptr;
ap_uint<1> genmcopipe_instr_mem_rd_ptr;
ap_uint<1> genmcopipe_data_mem_wr_done;
ap_uint<1> genmcopipe_data_mem_rd_done;
ap_uint<1> genmcopipe_data_mem_full_flag;
ap_uint<1> genmcopipe_data_mem_empty_flag;
ap_uint<1> genmcopipe_data_mem_wr_ptr;
ap_uint<1> genmcopipe_data_mem_rd_ptr;
ap_uint<1> genmcopipe_coproc_M_if_wr_done;
ap_uint<1> genmcopipe_coproc_M_if_rd_done;
ap_uint<1> genmcopipe_coproc_M_if_full_flag;
ap_uint<1> genmcopipe_coproc_M_if_empty_flag;
ap_uint<2> genmcopipe_coproc_M_if_wr_ptr;
ap_uint<2> genmcopipe_coproc_M_if_rd_ptr;
ap_uint<1> genmcopipe_coproc_custom0_if_wr_done;
ap_uint<1> genmcopipe_coproc_custom0_if_rd_done;
ap_uint<1> genmcopipe_coproc_custom0_if_full_flag;
ap_uint<1> genmcopipe_coproc_custom0_if_empty_flag;
ap_uint<2> genmcopipe_coproc_custom0_if_wr_ptr;
ap_uint<2> genmcopipe_coproc_custom0_if_rd_ptr;
genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_BUF [0:0];
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_IFETCH_genctrl_stalled_glbl;
genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_BUF [0:0];
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_EXEC_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_EXEC_genctrl_stalled_glbl;
genpstage_MEMWB_TRX_BUF_STRUCT genpstage_MEMWB_TRX_BUF [0:0];
ap_uint<1> genpstage_MEMWB_TRX_BUF_COUNTER;
ap_uint<1> genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY;
ap_uint<1> genpstage_MEMWB_TRX_BUF_COUNTER_FULL;
ap_uint<1> genpstage_MEMWB_genctrl_stalled_glbl;

void riscv_3stage(ap_uint<1> geninit, hls::stream<ap_uint<8> >& irq_fifo, hls::stream<ap_uint<32> >& genmcopipe_instr_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_data_mem_resp, hls::stream<ap_uint<32> >& genmcopipe_coproc_M_if_resp, hls::stream<ap_uint<32> >& genmcopipe_coproc_custom0_if_resp, hls::stream<genpmodule_riscv_3stage_genmcopipe_instr_mem_genstruct_fifo_wdata>& genmcopipe_instr_mem_req, hls::stream<genpmodule_riscv_3stage_genmcopipe_data_mem_genstruct_fifo_wdata>& genmcopipe_data_mem_req, hls::stream<genpmodule_riscv_3stage_genmcopipe_coproc_M_if_genstruct_fifo_wdata>& genmcopipe_coproc_M_if_req, hls::stream<genpmodule_riscv_3stage_genmcopipe_coproc_custom0_if_genstruct_fifo_wdata>& genmcopipe_coproc_custom0_if_req) {


	ap_uint<1> genmcopipe_instr_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_instr_mem_rd_ptr_next;
	ap_uint<1> genmcopipe_data_mem_wr_ptr_next;
	ap_uint<1> genmcopipe_data_mem_rd_ptr_next;
	ap_uint<2> genmcopipe_coproc_M_if_wr_ptr_next;
	ap_uint<2> genmcopipe_coproc_M_if_rd_ptr_next;
	ap_uint<2> genmcopipe_coproc_custom0_if_wr_ptr_next;
	ap_uint<2> genmcopipe_coproc_custom0_if_rd_ptr_next;
	ap_uint<1> genpstage_IFETCH_genpctrl_flushreq;
	genpstage_IFETCH_TRX_LOCAL_STRUCT genpstage_IFETCH_TRX_LOCAL;
	genpstage_IFETCH_TRX_BUF_STRUCT genpstage_IFETCH_TRX_PUSHED;
	ap_uint<1> genpstage_IFETCH_genctrl_active;
	ap_uint<1> genpstage_IFETCH_genctrl_working;
	ap_uint<1> genpstage_IFETCH_genctrl_succ;
	ap_uint<1> genpstage_IFETCH_genctrl_occupied;
	ap_uint<1> genpstage_IFETCH_genctrl_rdy;
	ap_uint<1> genpstage_IFETCH_genctrl_new;
	ap_uint<1> genpstage_IFETCH_genctrl_finish;
	ap_uint<1> gen168_pipex_succreq;
	ap_uint<32> gen169_pipex_succbuf;
	ap_uint<1> genpstage_EXEC_genpctrl_flushreq;
	genpstage_EXEC_TRX_LOCAL_STRUCT genpstage_EXEC_TRX_LOCAL;
	genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_TRX_PUSHED;
	ap_uint<1> genpstage_EXEC_genctrl_active;
	ap_uint<1> genpstage_EXEC_genctrl_working;
	ap_uint<1> genpstage_EXEC_genctrl_succ;
	ap_uint<1> genpstage_EXEC_genctrl_occupied;
	ap_uint<1> genpstage_EXEC_genctrl_rdy;
	ap_uint<1> genpstage_EXEC_genctrl_new;
	ap_uint<1> genpstage_EXEC_genctrl_finish;
	ap_uint<1> genpstage_MEMWB_genpctrl_flushreq;
	genpstage_MEMWB_TRX_LOCAL_STRUCT genpstage_MEMWB_TRX_LOCAL;
	genpstage_MEMWB_TRX_BUF_STRUCT genpstage_MEMWB_TRX_PUSHED;
	ap_uint<1> genpstage_MEMWB_genctrl_active;
	ap_uint<1> genpstage_MEMWB_genctrl_working;
	ap_uint<1> genpstage_MEMWB_genctrl_succ;
	ap_uint<1> genpstage_MEMWB_genctrl_occupied;
	ap_uint<1> genpstage_MEMWB_genctrl_rdy;
	ap_uint<1> genpstage_MEMWB_genctrl_new;
	ap_uint<1> genpstage_MEMWB_genctrl_finish;
	ap_uint<1> gen170_pipex_var;
	ap_uint<33> gen171_pipex_var;
	ap_uint<1> gen172_pipex_var;
	ap_uint<1> gen173_pipex_var;
	ap_uint<1> gen174_pipex_var;
	ap_uint<1> gen175_pipex_var;
	ap_uint<1> gen176_pipex_var;
	ap_uint<1> gen177_pipex_var;
	ap_uint<1> gen178_pipex_var;
	ap_uint<1> gen179_pipex_var;
	ap_uint<1> gen180_pipex_var;
	ap_uint<1> gen181_pipex_var;
	ap_uint<32> gen182_pipex_var;
	ap_uint<1> gen183_pipex_var;
	ap_uint<32> gen184_pipex_var;
	ap_uint<12> gen185_pipex_var;
	ap_uint<1> gen186_pipex_var;
	ap_uint<32> gen187_pipex_var;
	ap_uint<13> gen188_pipex_var;
	ap_uint<1> gen189_pipex_var;
	ap_uint<32> gen190_pipex_var;
	ap_uint<32> gen191_pipex_var;
	ap_uint<21> gen192_pipex_var;
	ap_uint<1> gen193_pipex_var;
	ap_uint<32> gen194_pipex_var;
	ap_uint<1> gen195_pipex_var;
	ap_uint<1> gen196_pipex_var;
	ap_uint<1> gen197_pipex_var;
	ap_uint<1> gen198_pipex_var;
	ap_uint<32> gen199_pipex_var;
	ap_uint<1> gen200_pipex_var;
	ap_uint<1> gen201_pipex_var;
	ap_uint<32> gen202_pipex_var;
	ap_uint<1> gen203_pipex_var;
	ap_uint<1> gen204_pipex_var;
	ap_uint<1> gen205_pipex_var;
	ap_uint<1> gen206_pipex_var;
	ap_uint<1> gen207_pipex_var;
	ap_uint<1> gen208_pipex_var;
	ap_uint<1> gen209_pipex_var;
	ap_uint<1> gen210_pipex_var;
	ap_uint<32> gen211_pipex_var;
	ap_uint<32> gen212_pipex_var;
	ap_uint<32> gen213_pipex_var;
	ap_uint<1> gen214_pipex_var;
	ap_uint<1> gen215_pipex_var;
	ap_uint<1> gen216_pipex_var;
	ap_uint<1> gen217_pipex_var;
	ap_uint<1> gen218_pipex_var;
	ap_uint<32> gen219_pipex_var [32];
	ap_uint<32> gen220_pipex_var [32];
	ap_uint<1> gen221_pipex_var;
	ap_uint<1> gen222_pipex_var;
	ap_uint<1> gen223_pipex_var;
	ap_uint<1> gen224_pipex_var;
	ap_uint<1> gen225_pipex_var;
	ap_uint<1> gen226_pipex_var;
	ap_uint<1> gen227_pipex_var;
	ap_uint<1> gen228_pipex_var;
	ap_uint<1> gen229_pipex_var;
	ap_uint<1> gen230_pipex_var;
	ap_uint<5> gen231_pipex_var;
	ap_uint<1> gen232_pipex_var;
	ap_uint<1> gen233_pipex_var;
	ap_uint<1> gen234_pipex_var;
	ap_uint<5> gen235_pipex_var;
	ap_uint<1> gen236_pipex_var;
	ap_uint<1> gen237_pipex_var;
	ap_uint<1> gen238_pipex_var;
	ap_uint<33> gen239_pipex_var;
	ap_uint<33> gen240_pipex_var;
	ap_uint<1> gen241_pipex_var;
	ap_uint<1> gen242_pipex_var;
	ap_uint<33> gen243_pipex_var;
	ap_uint<1> gen244_pipex_var;
	ap_uint<33> gen245_pipex_var;
	ap_uint<1> gen246_pipex_var;
	ap_uint<1> gen247_pipex_var;
	ap_uint<1> gen248_pipex_var;
	ap_uint<1> gen249_pipex_var;
	ap_uint<1> gen250_pipex_var;
	ap_uint<1> gen251_pipex_var;
	ap_uint<1> gen252_pipex_var;
	ap_uint<1> gen253_pipex_var;
	ap_uint<1> gen254_pipex_var;
	ap_uint<1> gen255_pipex_var;
	ap_uint<1> gen256_pipex_var;
	ap_uint<1> gen257_pipex_var;
	ap_uint<1> gen258_pipex_var;
	ap_uint<1> gen259_pipex_var;
	ap_uint<1> gen260_pipex_var;
	ap_uint<1> gen261_pipex_var;
	ap_uint<1> gen262_pipex_var;
	ap_uint<34> gen263_pipex_var;
	ap_uint<34> gen264_pipex_var;
	ap_uint<33> gen265_pipex_var;
	ap_uint<33> gen266_pipex_var;
	ap_uint<33> gen267_pipex_var;
	ap_uint<64> gen268_pipex_var;
	ap_uint<64> gen269_pipex_var;
	ap_uint<32> gen270_pipex_var;
	ap_uint<1> gen271_pipex_var;
	ap_uint<64> gen272_pipex_var;
	ap_uint<64> gen273_pipex_var;
	ap_uint<33> gen274_pipex_var;
	ap_uint<33> gen275_pipex_var;
	ap_uint<33> gen276_pipex_var;
	ap_uint<1> gen277_pipex_var;
	ap_uint<1> gen278_pipex_var;
	ap_uint<1> gen279_pipex_var;
	ap_uint<1> gen280_pipex_var;
	ap_uint<1> gen281_pipex_var;
	ap_uint<1> gen282_pipex_var;
	ap_uint<1> gen283_pipex_var;
	ap_uint<1> gen284_pipex_var;
	ap_uint<1> gen285_pipex_var;
	ap_uint<1> gen286_pipex_var;
	ap_uint<1> gen287_pipex_var;
	ap_uint<1> gen288_pipex_var;
	ap_uint<33> gen289_pipex_var;
	ap_uint<1> gen290_pipex_var;
	ap_uint<1> gen291_pipex_var;
	ap_uint<1> gen292_pipex_var;
	ap_uint<1> gen293_pipex_var;
	ap_uint<1> gen294_pipex_var;
	ap_uint<1> gen295_pipex_var;
	ap_uint<1> gen296_pipex_var;
	ap_uint<1> gen297_pipex_var;
	ap_uint<1> gen298_pipex_var;
	ap_uint<1> gen299_pipex_var;
	ap_uint<1> gen300_pipex_var;
	ap_uint<1> gen301_pipex_var;
	ap_uint<1> gen302_pipex_var;
	ap_uint<1> gen303_pipex_var;
	ap_uint<1> gen304_pipex_var;
	ap_uint<1> gen305_pipex_var;
	ap_uint<1> gen306_pipex_var;
	ap_uint<1> gen307_pipex_var;
	ap_uint<1> gen308_pipex_var;
	ap_uint<1> gen309_pipex_var;
	ap_uint<1> gen310_pipex_var;
	ap_uint<1> gen311_pipex_var;
	ap_uint<1> gen312_pipex_var;
	ap_uint<1> gen313_pipex_var;
	ap_uint<1> gen314_pipex_var;
	ap_uint<1> gen315_pipex_var;
	ap_uint<1> gen316_pipex_var;
	ap_uint<8> gen317_pipex_var;
	ap_uint<1> gen318_pipex_var;
	ap_uint<32> gen319_pipex_var;
	ap_uint<1> gen320_pipex_var;
	ap_uint<32> gen321_pipex_var;
	ap_uint<1> gen322_pipex_var;
	ap_uint<1> gen323_pipex_var;
	ap_uint<1> gen324_pipex_var;
	ap_uint<16> gen325_pipex_var;
	ap_uint<1> gen326_pipex_var;
	ap_uint<32> gen327_pipex_var;
	ap_uint<1> gen328_pipex_var;
	ap_uint<32> gen329_pipex_var;
	ap_uint<1> gen330_pipex_var;
	ap_uint<1> gen331_pipex_var;
	ap_uint<1> gen332_pipex_var;
	ap_uint<1> gen333_pipex_var;
	ap_uint<1> gen334_pipex_var;
	ap_uint<1> gen335_pipex_var;
	ap_uint<1> gen336_pipex_var;
	ap_uint<1> gen337_pipex_var;
	ap_uint<32> gen338_pipex_mcopipe_rdata;
	ap_uint<32> gen339_pipex_mcopipe_rdata;
	ap_uint<32> gen340_pipex_mcopipe_rdata;
	genpmodule_riscv_3stage_genmcopipe_data_mem_genstruct_fifo_wdata gen341_pipex_req_struct;
	ap_uint<32> gen342_pipex_mcopipe_rdata;
	ap_uint<32> gen343_pipex_mcopipe_rdata;
	ap_uint<32> gen344_pipex_mcopipe_rdata;
	genpmodule_riscv_3stage_genmcopipe_coproc_M_if_genstruct_fifo_wdata gen345_pipex_req_struct;
	genpmodule_riscv_3stage_genmcopipe_coproc_custom0_if_genstruct_fifo_wdata gen346_pipex_req_struct;
	genpstage_MEMWB_TRX_BUF_STRUCT genpstage_MEMWB_push_trx;
	ap_uint<32> gen347_pipex_mcopipe_rdata;
	genpmodule_riscv_3stage_genmcopipe_instr_mem_genstruct_fifo_wdata gen348_pipex_req_struct;
	genpstage_EXEC_TRX_BUF_STRUCT genpstage_EXEC_push_trx;
	ap_uint<1> gen237_cyclix_var;
	ap_uint<1> gen238_cyclix_var;
	ap_uint<1> gen239_cyclix_var;
	ap_uint<1> gen240_cyclix_var;
	ap_uint<1> gen241_cyclix_var;
	ap_uint<1> gen242_cyclix_var;
	ap_uint<1> gen243_cyclix_var;
	ap_uint<1> gen244_cyclix_var;
	ap_uint<1> gen245_cyclix_var;
	ap_uint<1> gen246_cyclix_var;
	ap_uint<1> gen247_cyclix_var;
	ap_uint<1> gen248_cyclix_var;
	ap_uint<1> gen249_cyclix_var;
	ap_uint<1> gen250_cyclix_var;
	ap_uint<1> gen251_cyclix_var;
	ap_uint<1> gen252_cyclix_var;
	ap_uint<1> gen253_cyclix_var;
	ap_uint<1> gen254_cyclix_var;
	ap_uint<1> gen255_cyclix_var;
	ap_uint<1> gen256_cyclix_var;
	ap_uint<1> gen257_cyclix_var;
	ap_uint<1> gen258_cyclix_var;
	ap_uint<1> gen259_cyclix_var;
	ap_uint<1> gen260_cyclix_var;
	ap_uint<1> gen261_cyclix_var;
	ap_uint<1> gen262_cyclix_var;
	ap_uint<1> gen263_cyclix_var;
	ap_uint<1> gen264_cyclix_var;
	ap_uint<1> gen265_cyclix_var;
	ap_uint<1> gen266_cyclix_var;
	ap_uint<1> gen267_cyclix_var;
	ap_uint<1> gen268_cyclix_var;
	ap_uint<1> gen269_cyclix_var;
	ap_uint<1> gen270_cyclix_var;
	ap_uint<1> gen271_cyclix_var;
	ap_uint<1> gen272_cyclix_var;
	ap_uint<1> gen273_cyclix_var;
	ap_uint<1> gen274_cyclix_var;
	ap_uint<1> gen275_cyclix_var;
	ap_uint<1> gen276_cyclix_var;
	ap_uint<1> gen277_cyclix_var;
	ap_uint<1> gen278_cyclix_var;
	ap_uint<1> gen279_cyclix_var;
	ap_uint<1> gen280_cyclix_var;
	ap_uint<1> gen281_cyclix_var;
	ap_uint<1> gen282_cyclix_var;
	ap_uint<1> gen283_cyclix_var;
	ap_uint<1> gen284_cyclix_var;
	ap_uint<1> gen285_cyclix_var;
	ap_uint<1> gen286_cyclix_var;
	ap_uint<1> gen287_cyclix_var;
	ap_uint<1> gen288_cyclix_var;
	ap_uint<1> gen289_cyclix_var;
	ap_uint<1> gen290_cyclix_var;
	ap_uint<1> gen291_cyclix_var;
	ap_uint<1> gen292_cyclix_var;
	ap_uint<1> gen293_cyclix_var;
	ap_uint<1> gen294_cyclix_var;
	ap_uint<1> gen295_cyclix_var;
	ap_uint<1> gen296_cyclix_var;
	ap_uint<1> gen297_cyclix_var;
	ap_uint<1> gen298_cyclix_var;
	ap_uint<1> gen299_cyclix_var;
	ap_uint<1> gen300_cyclix_var;
	ap_uint<1> gen301_cyclix_var;
	ap_uint<1> gen302_cyclix_var;
	ap_uint<1> gen303_cyclix_var;
	ap_uint<1> gen304_cyclix_var;
	ap_uint<1> gen305_cyclix_var;
	ap_uint<1> gen306_cyclix_var;
	ap_uint<1> gen307_cyclix_var;
	ap_uint<1> gen308_cyclix_var;
	ap_uint<1> gen309_cyclix_var;
	ap_uint<1> gen310_cyclix_var;
	ap_uint<1> gen311_cyclix_var;
	ap_uint<1> gen312_cyclix_var;
	ap_uint<1> gen313_cyclix_var;
	ap_uint<1> gen314_cyclix_var;
	ap_uint<1> gen315_cyclix_var;
	ap_uint<1> gen316_cyclix_var;
	ap_uint<1> gen317_cyclix_var;
	ap_uint<1> gen318_cyclix_var;
	ap_uint<1> gen319_cyclix_var;
	ap_uint<1> gen320_cyclix_var;
	ap_uint<1> gen321_cyclix_var;
	ap_uint<1> gen322_cyclix_var;
	ap_uint<1> gen323_cyclix_var;
	ap_uint<1> gen324_cyclix_var;
	ap_uint<1> gen325_cyclix_var;
	ap_uint<1> gen326_cyclix_var;
	ap_uint<1> gen327_cyclix_var;
	ap_uint<1> gen328_cyclix_var;
	ap_uint<1> gen329_cyclix_var;
	ap_uint<1> gen330_cyclix_var;
	ap_uint<1> gen331_cyclix_var;
	ap_uint<1> gen332_cyclix_var;
	ap_uint<1> gen333_cyclix_var;
	ap_uint<1> gen334_cyclix_var;
	ap_uint<1> gen335_cyclix_var;
	ap_uint<1> gen336_cyclix_var;
	ap_uint<1> gen337_cyclix_var;
	ap_uint<1> gen338_cyclix_var;
	ap_uint<1> gen339_cyclix_var;
	ap_uint<1> gen340_cyclix_var;
	ap_uint<1> gen341_cyclix_var;
	ap_uint<1> gen342_cyclix_var;
	ap_uint<1> gen343_cyclix_var;
	ap_uint<32> gen344_cyclix_var [32];
	ap_uint<1> gen345_cyclix_var;
	ap_uint<1> gen346_cyclix_var;
	ap_uint<1> gen347_cyclix_var;
	ap_uint<1> gen348_cyclix_var;
	ap_uint<1> gen349_cyclix_var;
	ap_uint<1> gen350_cyclix_var;
	ap_uint<1> gen351_cyclix_var;
	ap_uint<1> gen352_cyclix_var;
	ap_uint<1> gen353_cyclix_var;
	ap_uint<1> gen354_cyclix_var;
	ap_uint<1> gen355_cyclix_var;
	ap_uint<1> gen356_cyclix_var;
	ap_uint<1> gen357_cyclix_var;
	ap_uint<1> gen358_cyclix_var;
	ap_uint<1> gen359_cyclix_var;
	ap_uint<1> gen360_cyclix_var;
	ap_uint<1> gen361_cyclix_var;
	ap_uint<1> gen362_cyclix_var;
	ap_uint<1> gen363_cyclix_var;
	ap_uint<1> gen364_cyclix_var;
	ap_uint<1> gen365_cyclix_var;
	ap_uint<1> gen366_cyclix_var;
	ap_uint<1> gen367_cyclix_var;
	ap_uint<1> gen368_cyclix_var;
	ap_uint<1> gen369_cyclix_var;
	ap_uint<1> gen370_cyclix_var;
	ap_uint<1> gen371_cyclix_var;
	ap_uint<1> gen372_cyclix_var;
	ap_uint<1> gen373_cyclix_var;
	ap_uint<1> gen374_cyclix_var;
	ap_uint<1> gen375_cyclix_var;
	ap_uint<1> gen376_cyclix_var;
	ap_uint<1> gen377_cyclix_var;
	ap_uint<1> gen378_cyclix_var;
	ap_uint<1> gen379_cyclix_var;
	ap_uint<1> gen380_cyclix_var;
	ap_uint<1> gen381_cyclix_var;
	ap_uint<1> gen382_cyclix_var;
	ap_uint<1> gen383_cyclix_var;
	ap_uint<1> gen384_cyclix_var;
	ap_uint<1> gen385_cyclix_var;
	ap_uint<1> gen386_cyclix_var;
	ap_uint<1> gen387_cyclix_var;
	ap_uint<1> gen388_cyclix_var;
	ap_uint<1> gen389_cyclix_var;
	ap_uint<1> gen390_cyclix_var;
	ap_uint<1> gen391_cyclix_var;
	ap_uint<1> gen392_cyclix_var;
	ap_uint<1> gen393_cyclix_var;
	ap_uint<1> gen394_cyclix_var;
	ap_uint<1> gen395_cyclix_var;
	ap_uint<1> gen396_cyclix_var;
	ap_uint<1> gen397_cyclix_var;
	ap_uint<1> gen398_cyclix_var;
	ap_uint<1> gen399_cyclix_var;
	ap_uint<1> gen400_cyclix_var;
	ap_uint<1> gen401_cyclix_var;
	ap_uint<1> gen402_cyclix_var;
	ap_uint<1> gen403_cyclix_var;
	ap_uint<1> gen404_cyclix_var;
	ap_uint<1> gen405_cyclix_var;
	ap_uint<1> gen406_cyclix_var;
	ap_uint<1> gen407_cyclix_var;
	ap_uint<1> gen408_cyclix_var;
	ap_uint<1> gen409_cyclix_var;
	ap_uint<1> gen410_cyclix_var;
	ap_uint<1> gen411_cyclix_var;
	ap_uint<1> gen412_cyclix_var;
	ap_uint<1> gen413_cyclix_var;
	ap_uint<1> gen414_cyclix_var;
	ap_uint<1> gen415_cyclix_var;
	ap_uint<1> gen416_cyclix_var;
	ap_uint<1> gen417_cyclix_var;
	ap_uint<1> gen418_cyclix_var;
	ap_uint<1> gen419_cyclix_var;
	ap_uint<1> gen420_cyclix_var;
	ap_uint<1> gen421_cyclix_var;
	ap_uint<1> gen422_cyclix_var;
	ap_uint<1> gen423_cyclix_var;
	ap_uint<1> gen424_cyclix_var;
	ap_uint<1> gen425_cyclix_var;
	ap_uint<1> gen426_cyclix_var;
	ap_uint<1> gen427_cyclix_var;
	ap_uint<1> gen428_cyclix_var;
	ap_uint<1> gen429_cyclix_var;
	ap_uint<1> gen430_cyclix_var;
	ap_uint<1> gen431_cyclix_var;
	ap_uint<1> gen432_cyclix_var;
	ap_uint<1> gen433_cyclix_var;
	ap_uint<1> gen434_cyclix_var;
	ap_uint<1> gen435_cyclix_var;
	ap_uint<1> gen436_cyclix_var;
	ap_uint<1> gen437_cyclix_var;
	ap_uint<1> gen438_cyclix_var;
	ap_uint<1> gen439_cyclix_var;
	ap_uint<1> gen440_cyclix_var;
	ap_uint<1> gen441_cyclix_var;
	ap_uint<1> gen442_cyclix_var;
	ap_uint<1> gen443_cyclix_var;
	ap_uint<1> gen444_cyclix_var;
	ap_uint<1> gen445_cyclix_var;
	ap_uint<1> gen446_cyclix_var;
	ap_uint<1> gen447_cyclix_var;
	ap_uint<1> gen448_cyclix_var;
	ap_uint<1> gen449_cyclix_var;
	ap_uint<1> gen450_cyclix_var;
	ap_uint<1> gen451_cyclix_var;
	ap_uint<1> gen452_cyclix_var;
	ap_uint<1> gen453_cyclix_var;
	ap_uint<1> gen454_cyclix_var;
	ap_uint<1> gen455_cyclix_var;
	ap_uint<1> gen456_cyclix_var;
	ap_uint<1> gen457_cyclix_var;
	ap_uint<1> gen458_cyclix_var;
	ap_uint<1> gen459_cyclix_var;
	ap_uint<1> gen460_cyclix_var;
	ap_uint<1> gen461_cyclix_var;
	ap_uint<1> gen462_cyclix_var;
	ap_uint<1> gen463_cyclix_var;
	ap_uint<1> gen464_cyclix_var;
	ap_uint<1> gen465_cyclix_var;
	ap_uint<1> gen466_cyclix_var;
	ap_uint<1> gen467_cyclix_var;
	ap_uint<1> gen468_cyclix_var;
	ap_uint<1> gen469_cyclix_var;
	ap_uint<1> gen470_cyclix_var;
	ap_uint<1> gen471_cyclix_var;
	ap_uint<1> gen472_cyclix_var;
	ap_uint<1> gen473_cyclix_var;

	if (geninit) {
		genpsticky_glbl_pc = ap_uint<32>(512);
		genpsticky_glbl_regfile[1] = ap_uint<32>(0);
		genpsticky_glbl_regfile[2] = ap_uint<32>(0);
		genpsticky_glbl_regfile[3] = ap_uint<32>(0);
		genpsticky_glbl_regfile[4] = ap_uint<32>(0);
		genpsticky_glbl_regfile[5] = ap_uint<32>(0);
		genpsticky_glbl_regfile[6] = ap_uint<32>(0);
		genpsticky_glbl_regfile[7] = ap_uint<32>(0);
		genpsticky_glbl_regfile[8] = ap_uint<32>(0);
		genpsticky_glbl_regfile[9] = ap_uint<32>(0);
		genpsticky_glbl_regfile[10] = ap_uint<32>(0);
		genpsticky_glbl_regfile[11] = ap_uint<32>(0);
		genpsticky_glbl_regfile[12] = ap_uint<32>(0);
		genpsticky_glbl_regfile[13] = ap_uint<32>(0);
		genpsticky_glbl_regfile[14] = ap_uint<32>(0);
		genpsticky_glbl_regfile[15] = ap_uint<32>(0);
		genpsticky_glbl_regfile[16] = ap_uint<32>(0);
		genpsticky_glbl_regfile[17] = ap_uint<32>(0);
		genpsticky_glbl_regfile[18] = ap_uint<32>(0);
		genpsticky_glbl_regfile[19] = ap_uint<32>(0);
		genpsticky_glbl_regfile[20] = ap_uint<32>(0);
		genpsticky_glbl_regfile[21] = ap_uint<32>(0);
		genpsticky_glbl_regfile[22] = ap_uint<32>(0);
		genpsticky_glbl_regfile[23] = ap_uint<32>(0);
		genpsticky_glbl_regfile[24] = ap_uint<32>(0);
		genpsticky_glbl_regfile[25] = ap_uint<32>(0);
		genpsticky_glbl_regfile[26] = ap_uint<32>(0);
		genpsticky_glbl_regfile[27] = ap_uint<32>(0);
		genpsticky_glbl_regfile[28] = ap_uint<32>(0);
		genpsticky_glbl_regfile[29] = ap_uint<32>(0);
		genpsticky_glbl_regfile[30] = ap_uint<32>(0);
		genpsticky_glbl_regfile[31] = ap_uint<32>(0);
		genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
		genpsticky_glbl_jump_vector_cmd = ap_uint<32>(0);
		genpsticky_glbl_CSR_MCAUSE = ap_uint<32>(0);
		genpsticky_glbl_MIRQEN = ap_uint<32>(1);
		genpsticky_glbl_MRETADDR = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
		genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_instr_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_full_flag = ap_uint<32>(0);
		genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
		genmcopipe_data_mem_wr_ptr = ap_uint<32>(0);
		genmcopipe_data_mem_rd_ptr = ap_uint<32>(0);
		genmcopipe_coproc_M_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_full_flag = ap_uint<32>(0);
		genmcopipe_coproc_M_if_empty_flag = ap_uint<32>(1);
		genmcopipe_coproc_M_if_wr_ptr = ap_uint<32>(0);
		genmcopipe_coproc_M_if_rd_ptr = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_full_flag = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_empty_flag = ap_uint<32>(1);
		genmcopipe_coproc_custom0_if_wr_ptr = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_rd_ptr = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF_COUNTER = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
		genpstage_MEMWB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
		genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(0);

	} else {
gen344_cyclix_var = genpsticky_glbl_regfile;
		// mcopipe processing
		genmcopipe_instr_mem_wr_done = ap_uint<32>(0);
		genmcopipe_instr_mem_rd_done = ap_uint<32>(0);
		genmcopipe_instr_mem_wr_ptr_next = (genmcopipe_instr_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_instr_mem_rd_ptr_next = (genmcopipe_instr_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_wr_done = ap_uint<32>(0);
		genmcopipe_data_mem_rd_done = ap_uint<32>(0);
		genmcopipe_data_mem_wr_ptr_next = (genmcopipe_data_mem_wr_ptr + ap_uint<32>(1));
		genmcopipe_data_mem_rd_ptr_next = (genmcopipe_data_mem_rd_ptr + ap_uint<32>(1));
		genmcopipe_coproc_M_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_M_if_wr_ptr_next = (genmcopipe_coproc_M_if_wr_ptr + ap_uint<32>(1));
		genmcopipe_coproc_M_if_rd_ptr_next = (genmcopipe_coproc_M_if_rd_ptr + ap_uint<32>(1));
		genmcopipe_coproc_custom0_if_wr_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(0);
		genmcopipe_coproc_custom0_if_wr_ptr_next = (genmcopipe_coproc_custom0_if_wr_ptr + ap_uint<32>(1));
		genmcopipe_coproc_custom0_if_rd_ptr_next = (genmcopipe_coproc_custom0_if_rd_ptr + ap_uint<32>(1));
		// logic of stages
		// #### Stage processing: MEMWB ####
		genpstage_MEMWB_genctrl_succ = ap_uint<32>(0);
		genpstage_MEMWB_genctrl_working = ap_uint<32>(0);
		gen237_cyclix_var = genpstage_MEMWB_genctrl_stalled_glbl;
		if (gen237_cyclix_var) {
			genpstage_MEMWB_genctrl_new = ap_uint<32>(0);
			genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEMWB_genctrl_active = ap_uint<32>(1);
		}
		gen238_cyclix_var = ap_uint<1>(0);
		gen238_cyclix_var = (gen238_cyclix_var || gen237_cyclix_var);
		gen238_cyclix_var = !gen238_cyclix_var;
		if (gen238_cyclix_var) {
			genpstage_MEMWB_genctrl_active = genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY;
			genpstage_MEMWB_genctrl_new = genpstage_MEMWB_genctrl_active;
		}
		genpstage_MEMWB_genctrl_occupied = genpstage_MEMWB_genctrl_active;
		genpstage_MEMWB_genctrl_finish = ap_uint<32>(0);
		genpstage_MEMWB_genpctrl_flushreq = ap_uint<32>(0);
		gen239_cyclix_var = genpstage_MEMWB_genctrl_occupied;
		if (gen239_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen240_cyclix_var = genpstage_MEMWB_genctrl_new;
			if (gen240_cyclix_var) {
				genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
				genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].jump_req_done;
			genpstage_MEMWB_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].data_req_done;
			genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(0);
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_rdy;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_wdata;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_req;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_addr;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].jump_req;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].jump_vector;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_req;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_addr;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_be;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_wdata;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].mem_cmd;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].load_signext;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].rd_source;
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].ext_coproc_req;
			// Acquiring mcopipe rdata
			gen241_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
			if (gen241_cyclix_var) {
				gen242_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.if_id == ap_uint<1>(0));
				gen243_cyclix_var = gen242_cyclix_var;
				if (gen243_cyclix_var) {
					gen244_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.tid == genmcopipe_data_mem_rd_ptr);
					gen245_cyclix_var = gen244_cyclix_var;
					if (gen245_cyclix_var) {
						gen246_cyclix_var = genmcopipe_data_mem_resp.read_nb(gen338_pipex_mcopipe_rdata);
						gen247_cyclix_var = gen246_cyclix_var;
						if (gen247_cyclix_var) {
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(1);
							genpstage_MEMWB_TRX_BUF = gen338_pipex_mcopipe_rdata;
							genmcopipe_data_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen248_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
			if (gen248_cyclix_var) {
				gen249_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(0));
				gen250_cyclix_var = gen249_cyclix_var;
				if (gen250_cyclix_var) {
					gen251_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
					gen252_cyclix_var = gen251_cyclix_var;
					if (gen252_cyclix_var) {
						gen253_cyclix_var = genmcopipe_coproc_M_if_resp.read_nb(gen339_pipex_mcopipe_rdata);
						gen254_cyclix_var = gen253_cyclix_var;
						if (gen254_cyclix_var) {
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(1);
							genpstage_MEMWB_TRX_BUF = gen339_pipex_mcopipe_rdata;
							genmcopipe_coproc_M_if_rd_done = ap_uint<32>(1);
						}
					}
				}
				gen255_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(1));
				gen256_cyclix_var = gen255_cyclix_var;
				if (gen256_cyclix_var) {
					gen257_cyclix_var = (genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
					gen258_cyclix_var = gen257_cyclix_var;
					if (gen258_cyclix_var) {
						gen259_cyclix_var = genmcopipe_coproc_custom0_if_resp.read_nb(gen340_pipex_mcopipe_rdata);
						gen260_cyclix_var = gen259_cyclix_var;
						if (gen260_cyclix_var) {
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(0);
							genpstage_MEMWB_TRX_BUF = ap_uint<32>(1);
							genpstage_MEMWB_TRX_BUF = gen340_pipex_mcopipe_rdata;
							genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen261_cyclix_var = genpstage_MEMWB_genpctrl_flushreq;
			if (gen261_cyclix_var) {
				genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen300_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.jump_req_done;
		gen301_pipex_var = gen300_pipex_var;
		gen262_cyclix_var = gen301_pipex_var;
		if (gen262_cyclix_var) {
			gen263_cyclix_var = genpstage_MEMWB_genctrl_active;
			if (gen263_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = genpstage_MEMWB_TRX_LOCAL.jump_req;
			}
			gen264_cyclix_var = genpstage_MEMWB_genctrl_active;
			if (gen264_cyclix_var) {
				genpsticky_glbl_jump_vector_cmd = genpstage_MEMWB_TRX_LOCAL.jump_vector;
			}
			genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
			gen265_cyclix_var = genpstage_MEMWB_genctrl_active;
			if (gen265_cyclix_var) {
				genpstage_MEMWB_TRX_BUF = ap_uint<32>(1);
			}
		}
		gen302_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_req;
		gen266_cyclix_var = gen302_pipex_var;
		if (gen266_cyclix_var) {
			gen303_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.data_req_done;
			gen304_pipex_var = gen303_pipex_var;
			gen267_cyclix_var = gen304_pipex_var;
			if (gen267_cyclix_var) {
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_addr;
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_be;
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_wdata;
				gen268_cyclix_var = genpstage_MEMWB_genctrl_active;
				if (gen268_cyclix_var) {
					gen269_cyclix_var = ~genmcopipe_data_mem_full_flag;
					gen270_cyclix_var = gen269_cyclix_var;
					if (gen270_cyclix_var) {
						gen341_pipex_req_struct = genpstage_MEMWB_TRX_LOCAL.mem_cmd;
						gen341_pipex_req_struct = genpstage_MEMWB_TRX_LOCAL.data_busreq;
						gen271_cyclix_var = genmcopipe_data_mem_req.write_nb(gen341_pipex_req_struct);
						gen272_cyclix_var = gen271_cyclix_var;
						if (gen272_cyclix_var) {
							gen305_pipex_var = ap_uint<32>(1);
							gen273_cyclix_var = !genpstage_MEMWB_TRX_LOCAL.mem_cmd;
							genpstage_MEMWB_TRX_BUF = gen273_cyclix_var;
							genpstage_MEMWB_TRX_BUF = genmcopipe_data_mem_wr_ptr;
							genpstage_MEMWB_TRX_BUF = ap_uint<1>(0);
							gen274_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.rdreq_pending;
							if (gen274_cyclix_var) {
								genmcopipe_data_mem_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_MEMWB_TRX_LOCAL = gen305_pipex_var;
				gen275_cyclix_var = genpstage_MEMWB_genctrl_active;
				if (gen275_cyclix_var) {
					genpstage_MEMWB_TRX_BUF = gen305_pipex_var;
				}
			}
			gen306_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.data_req_done;
			gen307_pipex_var = gen306_pipex_var;
			gen276_cyclix_var = gen307_pipex_var;
			if (gen276_cyclix_var) {
				gen277_cyclix_var = genpstage_MEMWB_genctrl_active;
				if (gen277_cyclix_var) {
					genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(1);
				}
				genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
			}
		}
		gen308_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_req;
		gen278_cyclix_var = gen308_pipex_var;
		if (gen278_cyclix_var) {
			gen309_pipex_var = ~genpstage_MEMWB_TRX_LOCAL.mem_cmd;
			gen310_pipex_var = gen309_pipex_var;
			gen279_cyclix_var = gen310_pipex_var;
			if (gen279_cyclix_var) {
				gen280_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				if (gen280_cyclix_var) {
					genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.rdata;
				}
				gen311_pipex_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_data_mem.resp_done;
				gen312_pipex_var = gen311_pipex_var;
				gen281_cyclix_var = gen312_pipex_var;
				if (gen281_cyclix_var) {
					genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
				}
				gen313_pipex_var = ap_uint<1>(0);
				gen313_pipex_var = (gen313_pipex_var || gen312_pipex_var);
				gen313_pipex_var = !gen313_pipex_var;
				gen282_cyclix_var = gen313_pipex_var;
				if (gen282_cyclix_var) {
					gen283_cyclix_var = genpstage_MEMWB_genctrl_active;
					if (gen283_cyclix_var) {
						genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		gen314_pipex_var = (genpstage_MEMWB_TRX_LOCAL.mem_be == ap_uint<32>(1));
		gen315_pipex_var = gen314_pipex_var;
		gen284_cyclix_var = gen315_pipex_var;
		if (gen284_cyclix_var) {
			gen316_pipex_var = genpstage_MEMWB_TRX_LOCAL.load_signext;
			gen285_cyclix_var = gen316_pipex_var;
			if (gen285_cyclix_var) {
				gen317_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_rdata[7:0];
				gen318_pipex_var = gen317_pipex_var[7];
				gen319_pipex_var = gen318_pipex_var.concat((ap_uint<31>)gen318_pipex_var.concat((ap_uint<30>)gen318_pipex_var.concat((ap_uint<29>)gen318_pipex_var.concat((ap_uint<28>)gen318_pipex_var.concat((ap_uint<27>)gen318_pipex_var.concat((ap_uint<26>)gen318_pipex_var.concat((ap_uint<25>)gen318_pipex_var.concat((ap_uint<24>)gen318_pipex_var.concat((ap_uint<23>)gen318_pipex_var.concat((ap_uint<22>)gen318_pipex_var.concat((ap_uint<21>)gen318_pipex_var.concat((ap_uint<20>)gen318_pipex_var.concat((ap_uint<19>)gen318_pipex_var.concat((ap_uint<18>)gen318_pipex_var.concat((ap_uint<17>)gen318_pipex_var.concat((ap_uint<16>)gen318_pipex_var.concat((ap_uint<15>)gen318_pipex_var.concat((ap_uint<14>)gen318_pipex_var.concat((ap_uint<13>)gen318_pipex_var.concat((ap_uint<12>)gen318_pipex_var.concat((ap_uint<11>)gen318_pipex_var.concat((ap_uint<10>)gen318_pipex_var.concat((ap_uint<9>)gen318_pipex_var.concat((ap_uint<8>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[7:0]))))))))))))))))))))))));
				genpstage_MEMWB_TRX_LOCAL = gen319_pipex_var;
			}
			gen320_pipex_var = ap_uint<1>(0);
			gen320_pipex_var = (gen320_pipex_var || gen316_pipex_var);
			gen320_pipex_var = !gen320_pipex_var;
			gen286_cyclix_var = gen320_pipex_var;
			if (gen286_cyclix_var) {
				gen321_pipex_var = ap_uint<24>(0).concat((ap_uint<8>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[7:0]);
				genpstage_MEMWB_TRX_LOCAL = gen321_pipex_var;
			}
		}
		gen322_pipex_var = (genpstage_MEMWB_TRX_LOCAL.mem_be == ap_uint<32>(3));
		gen323_pipex_var = gen322_pipex_var;
		gen287_cyclix_var = gen323_pipex_var;
		if (gen287_cyclix_var) {
			gen324_pipex_var = genpstage_MEMWB_TRX_LOCAL.load_signext;
			gen288_cyclix_var = gen324_pipex_var;
			if (gen288_cyclix_var) {
				gen325_pipex_var = genpstage_MEMWB_TRX_LOCAL.mem_rdata[15:0];
				gen326_pipex_var = gen325_pipex_var[15];
				gen327_pipex_var = gen326_pipex_var.concat((ap_uint<31>)gen326_pipex_var.concat((ap_uint<30>)gen326_pipex_var.concat((ap_uint<29>)gen326_pipex_var.concat((ap_uint<28>)gen326_pipex_var.concat((ap_uint<27>)gen326_pipex_var.concat((ap_uint<26>)gen326_pipex_var.concat((ap_uint<25>)gen326_pipex_var.concat((ap_uint<24>)gen326_pipex_var.concat((ap_uint<23>)gen326_pipex_var.concat((ap_uint<22>)gen326_pipex_var.concat((ap_uint<21>)gen326_pipex_var.concat((ap_uint<20>)gen326_pipex_var.concat((ap_uint<19>)gen326_pipex_var.concat((ap_uint<18>)gen326_pipex_var.concat((ap_uint<17>)gen326_pipex_var.concat((ap_uint<16>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[15:0]))))))))))))))));
				genpstage_MEMWB_TRX_LOCAL = gen327_pipex_var;
			}
			gen328_pipex_var = ap_uint<1>(0);
			gen328_pipex_var = (gen328_pipex_var || gen324_pipex_var);
			gen328_pipex_var = !gen328_pipex_var;
			gen289_cyclix_var = gen328_pipex_var;
			if (gen289_cyclix_var) {
				gen329_pipex_var = ap_uint<16>(0).concat((ap_uint<16>)genpstage_MEMWB_TRX_LOCAL.mem_rdata[15:0]);
				genpstage_MEMWB_TRX_LOCAL = gen329_pipex_var;
			}
		}
		gen330_pipex_var = (genpstage_MEMWB_TRX_LOCAL.rd_source == ap_uint<32>(5));
		gen331_pipex_var = gen330_pipex_var;
		gen290_cyclix_var = gen331_pipex_var;
		if (gen290_cyclix_var) {
			genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_LOCAL.mem_rdata;
		}
		gen332_pipex_var = genpstage_MEMWB_TRX_LOCAL.ext_coproc_req;
		gen291_cyclix_var = gen332_pipex_var;
		if (gen291_cyclix_var) {
			gen292_cyclix_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
			if (gen292_cyclix_var) {
				genpstage_MEMWB_TRX_LOCAL = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
			}
			gen333_pipex_var = genpstage_MEMWB_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
			gen334_pipex_var = gen333_pipex_var;
			gen293_cyclix_var = gen334_pipex_var;
			if (gen293_cyclix_var) {
				genpstage_MEMWB_TRX_LOCAL = ap_uint<32>(1);
			}
			gen335_pipex_var = ap_uint<1>(0);
			gen335_pipex_var = (gen335_pipex_var || gen334_pipex_var);
			gen335_pipex_var = !gen335_pipex_var;
			gen294_cyclix_var = gen335_pipex_var;
			if (gen294_cyclix_var) {
				gen295_cyclix_var = genpstage_MEMWB_genctrl_active;
				if (gen295_cyclix_var) {
					genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(1);
				}
				genpstage_MEMWB_genctrl_active = ap_uint<32>(0);
			}
		}
		gen336_pipex_var = (genpstage_MEMWB_TRX_LOCAL.rd_req && genpstage_MEMWB_TRX_LOCAL.rd_rdy);
		gen337_pipex_var = gen336_pipex_var;
		gen296_cyclix_var = gen337_pipex_var;
		if (gen296_cyclix_var) {
			genpsticky_glbl_regfile = genpstage_MEMWB_TRX_LOCAL.rd_wdata;
		}
		// Processing of next pstage busyness
		// pctrl_finish and pctrl_succ formation
		gen297_cyclix_var = genpstage_MEMWB_genctrl_stalled_glbl;
		if (gen297_cyclix_var) {
			genpstage_MEMWB_genctrl_finish = ap_uint<32>(0);
			genpstage_MEMWB_genctrl_succ = ap_uint<32>(0);
		}
		gen298_cyclix_var = ap_uint<1>(0);
		gen298_cyclix_var = (gen298_cyclix_var || gen297_cyclix_var);
		gen298_cyclix_var = !gen298_cyclix_var;
		if (gen298_cyclix_var) {
			genpstage_MEMWB_genctrl_finish = genpstage_MEMWB_genctrl_occupied;
			genpstage_MEMWB_genctrl_succ = genpstage_MEMWB_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen299_cyclix_var = genpstage_MEMWB_genctrl_finish;
		if (gen299_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen300_cyclix_var = genpstage_MEMWB_genctrl_succ;
			if (gen300_cyclix_var) {
			}
			genpstage_MEMWB_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_MEMWB_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_MEMWB_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_MEMWB_TRX_BUF_COUNTER = (genpstage_MEMWB_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen301_cyclix_var = ~genpstage_MEMWB_TRX_BUF_COUNTER_FULL;
		genpstage_MEMWB_genctrl_rdy = gen301_cyclix_var;
		genpstage_MEMWB_genctrl_working = (genpstage_MEMWB_genctrl_succ | genpstage_MEMWB_genctrl_stalled_glbl);
		// #### Stage processing: EXEC ####
		genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		genpstage_EXEC_genctrl_working = ap_uint<32>(0);
		gen302_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen302_cyclix_var) {
			genpstage_EXEC_genctrl_new = ap_uint<32>(0);
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_genctrl_active = ap_uint<32>(1);
		}
		gen303_cyclix_var = ap_uint<1>(0);
		gen303_cyclix_var = (gen303_cyclix_var || gen302_cyclix_var);
		gen303_cyclix_var = !gen303_cyclix_var;
		if (gen303_cyclix_var) {
			genpstage_EXEC_genctrl_active = genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY;
			genpstage_EXEC_genctrl_new = genpstage_EXEC_genctrl_active;
		}
		genpstage_EXEC_genctrl_occupied = genpstage_EXEC_genctrl_active;
		genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_EXEC_genpctrl_flushreq = (genpstage_EXEC_genpctrl_flushreq | genpstage_MEMWB_genpctrl_flushreq);
		gen304_cyclix_var = genpstage_EXEC_genctrl_occupied;
		if (gen304_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen305_cyclix_var = genpstage_EXEC_genctrl_new;
			if (gen305_cyclix_var) {
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
				genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_mcause;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].irq_recv;
			genpstage_EXEC_TRX_LOCAL = '{default:ap_uint<32>(0)};
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].Ext_coproc_req_done;
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].curinstr_addr;
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].nextinstr_addr;
			// Acquiring mcopipe rdata
			gen306_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
			if (gen306_cyclix_var) {
				gen307_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(0));
				gen308_cyclix_var = gen307_cyclix_var;
				if (gen308_cyclix_var) {
					gen309_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_M_if_rd_ptr);
					gen310_cyclix_var = gen309_cyclix_var;
					if (gen310_cyclix_var) {
						gen311_cyclix_var = genmcopipe_coproc_M_if_resp.read_nb(gen342_pipex_mcopipe_rdata);
						gen312_cyclix_var = gen311_cyclix_var;
						if (gen312_cyclix_var) {
							genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = ap_uint<32>(1);
							genpstage_EXEC_TRX_BUF = gen342_pipex_mcopipe_rdata;
							genmcopipe_coproc_M_if_rd_done = ap_uint<32>(1);
						}
					}
				}
				gen313_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id == ap_uint<1>(1));
				gen314_cyclix_var = gen313_cyclix_var;
				if (gen314_cyclix_var) {
					gen315_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid == genmcopipe_coproc_custom0_if_rd_ptr);
					gen316_cyclix_var = gen315_cyclix_var;
					if (gen316_cyclix_var) {
						gen317_cyclix_var = genmcopipe_coproc_custom0_if_resp.read_nb(gen343_pipex_mcopipe_rdata);
						gen318_cyclix_var = gen317_cyclix_var;
						if (gen318_cyclix_var) {
							genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = ap_uint<32>(1);
							genpstage_EXEC_TRX_BUF = gen343_pipex_mcopipe_rdata;
							genmcopipe_coproc_custom0_if_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			gen319_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen319_cyclix_var) {
				gen320_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen321_cyclix_var = gen320_cyclix_var;
				if (gen321_cyclix_var) {
					gen322_cyclix_var = (genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen323_cyclix_var = gen322_cyclix_var;
					if (gen323_cyclix_var) {
						gen324_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen344_pipex_mcopipe_rdata);
						gen325_cyclix_var = gen324_cyclix_var;
						if (gen325_cyclix_var) {
							genpstage_EXEC_TRX_BUF = ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = ap_uint<32>(1);
							genpstage_EXEC_TRX_BUF = gen344_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen326_cyclix_var = genpstage_EXEC_genpctrl_flushreq;
			if (gen326_cyclix_var) {
				genpstage_EXEC_genctrl_active = ap_uint<32>(0);
			}
		}
		// Saving succ targets
		// Generating payload
		gen178_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen327_cyclix_var = gen178_pipex_var;
		if (gen327_cyclix_var) {
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		gen328_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		if (gen328_cyclix_var) {
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
		}
		gen179_pipex_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
		gen180_pipex_var = ~gen179_pipex_var;
		gen181_pipex_var = gen180_pipex_var;
		gen329_cyclix_var = gen181_pipex_var;
		if (gen329_cyclix_var) {
			gen330_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen330_cyclix_var) {
				genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[6:0];
		genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[19:15];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[24:20];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[11:7];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[14:12];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[31:25];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[24:20];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[27:24];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[23:20];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[31:20];
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code[19:15];
		gen182_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[31:20];
		gen183_pipex_var = gen182_pipex_var[31];
		gen184_pipex_var = gen183_pipex_var.concat((ap_uint<31>)gen183_pipex_var.concat((ap_uint<30>)gen183_pipex_var.concat((ap_uint<29>)gen183_pipex_var.concat((ap_uint<28>)gen183_pipex_var.concat((ap_uint<27>)gen183_pipex_var.concat((ap_uint<26>)gen183_pipex_var.concat((ap_uint<25>)gen183_pipex_var.concat((ap_uint<24>)gen183_pipex_var.concat((ap_uint<23>)gen183_pipex_var.concat((ap_uint<22>)gen183_pipex_var.concat((ap_uint<21>)gen183_pipex_var.concat((ap_uint<20>)gen183_pipex_var.concat((ap_uint<19>)gen183_pipex_var.concat((ap_uint<18>)gen183_pipex_var.concat((ap_uint<17>)gen183_pipex_var.concat((ap_uint<16>)gen183_pipex_var.concat((ap_uint<15>)gen183_pipex_var.concat((ap_uint<14>)gen183_pipex_var.concat((ap_uint<13>)gen183_pipex_var.concat((ap_uint<12>)genpstage_EXEC_TRX_LOCAL.instr_code[31:20]))))))))))))))))))));
		genpstage_EXEC_TRX_LOCAL = gen184_pipex_var;
		gen185_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[31:25].concat((ap_uint<5>)genpstage_EXEC_TRX_LOCAL.instr_code[11:7]);
		gen186_pipex_var = gen185_pipex_var[11];
		gen187_pipex_var = gen186_pipex_var.concat((ap_uint<31>)gen186_pipex_var.concat((ap_uint<30>)gen186_pipex_var.concat((ap_uint<29>)gen186_pipex_var.concat((ap_uint<28>)gen186_pipex_var.concat((ap_uint<27>)gen186_pipex_var.concat((ap_uint<26>)gen186_pipex_var.concat((ap_uint<25>)gen186_pipex_var.concat((ap_uint<24>)gen186_pipex_var.concat((ap_uint<23>)gen186_pipex_var.concat((ap_uint<22>)gen186_pipex_var.concat((ap_uint<21>)gen186_pipex_var.concat((ap_uint<20>)gen186_pipex_var.concat((ap_uint<19>)gen186_pipex_var.concat((ap_uint<18>)gen186_pipex_var.concat((ap_uint<17>)gen186_pipex_var.concat((ap_uint<16>)gen186_pipex_var.concat((ap_uint<15>)gen186_pipex_var.concat((ap_uint<14>)gen186_pipex_var.concat((ap_uint<13>)gen186_pipex_var.concat((ap_uint<12>)gen185_pipex_var))))))))))))))))))));
		genpstage_EXEC_TRX_LOCAL = gen187_pipex_var;
		gen188_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[31].concat((ap_uint<12>)genpstage_EXEC_TRX_LOCAL.instr_code[7].concat((ap_uint<11>)genpstage_EXEC_TRX_LOCAL.instr_code[30:25].concat((ap_uint<5>)genpstage_EXEC_TRX_LOCAL.instr_code[11:8].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen189_pipex_var = gen188_pipex_var[12];
		gen190_pipex_var = gen189_pipex_var.concat((ap_uint<31>)gen189_pipex_var.concat((ap_uint<30>)gen189_pipex_var.concat((ap_uint<29>)gen189_pipex_var.concat((ap_uint<28>)gen189_pipex_var.concat((ap_uint<27>)gen189_pipex_var.concat((ap_uint<26>)gen189_pipex_var.concat((ap_uint<25>)gen189_pipex_var.concat((ap_uint<24>)gen189_pipex_var.concat((ap_uint<23>)gen189_pipex_var.concat((ap_uint<22>)gen189_pipex_var.concat((ap_uint<21>)gen189_pipex_var.concat((ap_uint<20>)gen189_pipex_var.concat((ap_uint<19>)gen189_pipex_var.concat((ap_uint<18>)gen189_pipex_var.concat((ap_uint<17>)gen189_pipex_var.concat((ap_uint<16>)gen189_pipex_var.concat((ap_uint<15>)gen189_pipex_var.concat((ap_uint<14>)gen189_pipex_var.concat((ap_uint<13>)gen188_pipex_var)))))))))))))))))));
		genpstage_EXEC_TRX_LOCAL = gen190_pipex_var;
		gen191_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[31:12].concat((ap_uint<12>)ap_uint<12>(0));
		genpstage_EXEC_TRX_LOCAL = gen191_pipex_var;
		gen192_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[31].concat((ap_uint<20>)genpstage_EXEC_TRX_LOCAL.instr_code[19:12].concat((ap_uint<12>)genpstage_EXEC_TRX_LOCAL.instr_code[20].concat((ap_uint<11>)genpstage_EXEC_TRX_LOCAL.instr_code[30:21].concat((ap_uint<1>)ap_uint<1>(0)))));
		gen193_pipex_var = gen192_pipex_var[20];
		gen194_pipex_var = gen193_pipex_var.concat((ap_uint<31>)gen193_pipex_var.concat((ap_uint<30>)gen193_pipex_var.concat((ap_uint<29>)gen193_pipex_var.concat((ap_uint<28>)gen193_pipex_var.concat((ap_uint<27>)gen193_pipex_var.concat((ap_uint<26>)gen193_pipex_var.concat((ap_uint<25>)gen193_pipex_var.concat((ap_uint<24>)gen193_pipex_var.concat((ap_uint<23>)gen193_pipex_var.concat((ap_uint<22>)gen193_pipex_var.concat((ap_uint<21>)gen192_pipex_var)))))))))));
		genpstage_EXEC_TRX_LOCAL = gen194_pipex_var;
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 55:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_U;
				break;
			case 23:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_U;
				break;
			case 111:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(4);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_J;
				break;
			case 103:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(4);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_I;
				break;
			case 99:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_B;
				gen195_pipex_var = (genpstage_EXEC_TRX_LOCAL.funct3 == ap_uint<32>(6));
				gen196_pipex_var = (genpstage_EXEC_TRX_LOCAL.funct3 == ap_uint<32>(7));
				gen197_pipex_var = (gen195_pipex_var | gen196_pipex_var);
				gen198_pipex_var = gen197_pipex_var;
				gen331_cyclix_var = gen198_pipex_var;
				if (gen331_cyclix_var) {
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				}
				break;
			case 3:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(5);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_I;
				break;
			case 35:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_S;
				break;
			case 19:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate_I;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_EXEC_TRX_LOCAL) {
					case 0:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(4);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						gen199_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_TRX_LOCAL.instr_code[24:20]);
						genpstage_EXEC_TRX_LOCAL = gen199_pipex_var;
						break;
					case 2:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(7);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen200_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[30];
						gen332_cyclix_var = gen200_pipex_var;
						if (gen332_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(6);
						}
						gen201_pipex_var = ap_uint<1>(0);
						gen201_pipex_var = (gen201_pipex_var || gen200_pipex_var);
						gen201_pipex_var = !gen201_pipex_var;
						gen333_cyclix_var = gen201_pipex_var;
						if (gen333_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						gen202_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_TRX_LOCAL.instr_code[24:20]);
						genpstage_EXEC_TRX_LOCAL = gen202_pipex_var;
						break;
					case 6:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(3);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				break;
			case 51:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				switch (genpstage_EXEC_TRX_LOCAL) {
					case 0:
						gen203_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[30];
						gen334_cyclix_var = gen203_pipex_var;
						if (gen334_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						}
						gen204_pipex_var = ap_uint<1>(0);
						gen204_pipex_var = (gen204_pipex_var || gen203_pipex_var);
						gen204_pipex_var = !gen204_pipex_var;
						gen335_cyclix_var = gen204_pipex_var;
						if (gen335_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
						}
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 1:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(4);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 2:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 4:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(7);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 5:
						gen205_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[30];
						gen336_cyclix_var = gen205_pipex_var;
						if (gen336_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(6);
						}
						gen206_pipex_var = ap_uint<1>(0);
						gen206_pipex_var = (gen206_pipex_var || gen205_pipex_var);
						gen206_pipex_var = !gen206_pipex_var;
						gen337_cyclix_var = gen206_pipex_var;
						if (gen337_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(5);
						}
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 6:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(3);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
					case 7:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						break;
				}
				gen207_pipex_var = (genpstage_EXEC_TRX_LOCAL.funct7 == ap_uint<32>(1));
				gen208_pipex_var = gen207_pipex_var;
				gen338_cyclix_var = gen208_pipex_var;
				if (gen338_cyclix_var) {
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(7);
				}
				break;
			case 15:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 115:
				switch (genpstage_EXEC_TRX_LOCAL) {
					case 0:
						gen209_pipex_var = genpstage_EXEC_TRX_LOCAL.instr_code[20];
						gen339_cyclix_var = gen209_pipex_var;
						if (gen339_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						}
						gen210_pipex_var = ap_uint<1>(0);
						gen210_pipex_var = (gen210_pipex_var || gen209_pipex_var);
						gen210_pipex_var = !gen210_pipex_var;
						gen340_cyclix_var = gen210_pipex_var;
						if (gen340_cyclix_var) {
							genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						}
						break;
					case 1:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(6);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 2:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(6);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(3);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 3:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(6);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(8);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						break;
					case 5:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						gen211_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_TRX_LOCAL.zimm);
						genpstage_EXEC_TRX_LOCAL = gen211_pipex_var;
						break;
					case 6:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(6);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(8);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						gen212_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_TRX_LOCAL.zimm);
						genpstage_EXEC_TRX_LOCAL = gen212_pipex_var;
						break;
					case 7:
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(6);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(8);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(2);
						gen213_pipex_var = ap_uint<27>(0).concat((ap_uint<5>)genpstage_EXEC_TRX_LOCAL.zimm);
						genpstage_EXEC_TRX_LOCAL = gen213_pipex_var;
						break;
				}
				break;
			case 11:
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(7);
				break;
		}
		gen214_pipex_var = genpstage_EXEC_TRX_LOCAL.mem_req;
		gen341_cyclix_var = gen214_pipex_var;
		if (gen341_cyclix_var) {
			switch (genpstage_EXEC_TRX_LOCAL) {
				case 0:
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 1:
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(3);
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 2:
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(15);
					break;
				case 4:
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
					break;
				case 5:
					genpstage_EXEC_TRX_LOCAL = ap_uint<32>(3);
					break;
			}
		}
		gen215_pipex_var = (genpstage_EXEC_TRX_LOCAL.instr_code == ap_uint<32>(807403635));
		gen216_pipex_var = gen215_pipex_var;
		gen342_cyclix_var = gen216_pipex_var;
		if (gen342_cyclix_var) {
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
			genpstage_EXEC_TRX_LOCAL = genpsticky_glbl_MRETADDR;
		}
		gen217_pipex_var = (genpstage_EXEC_TRX_LOCAL.rd_addr == ap_uint<32>(0));
		gen218_pipex_var = gen217_pipex_var;
		gen343_cyclix_var = gen218_pipex_var;
		if (gen343_cyclix_var) {
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
		}
		gen219_pipex_var = gen107_cyclix_readPrev[1];
		gen219_pipex_var = gen107_cyclix_readPrev[2];
		gen219_pipex_var = gen107_cyclix_readPrev[3];
		gen219_pipex_var = gen107_cyclix_readPrev[4];
		gen219_pipex_var = gen107_cyclix_readPrev[5];
		gen219_pipex_var = gen107_cyclix_readPrev[6];
		gen219_pipex_var = gen107_cyclix_readPrev[7];
		gen219_pipex_var = gen107_cyclix_readPrev[8];
		gen219_pipex_var = gen107_cyclix_readPrev[9];
		gen219_pipex_var = gen107_cyclix_readPrev[10];
		gen219_pipex_var = gen107_cyclix_readPrev[11];
		gen219_pipex_var = gen107_cyclix_readPrev[12];
		gen219_pipex_var = gen107_cyclix_readPrev[13];
		gen219_pipex_var = gen107_cyclix_readPrev[14];
		gen219_pipex_var = gen107_cyclix_readPrev[15];
		gen219_pipex_var = gen107_cyclix_readPrev[16];
		gen219_pipex_var = gen107_cyclix_readPrev[17];
		gen219_pipex_var = gen107_cyclix_readPrev[18];
		gen219_pipex_var = gen107_cyclix_readPrev[19];
		gen219_pipex_var = gen107_cyclix_readPrev[20];
		gen219_pipex_var = gen107_cyclix_readPrev[21];
		gen219_pipex_var = gen107_cyclix_readPrev[22];
		gen219_pipex_var = gen107_cyclix_readPrev[23];
		gen219_pipex_var = gen107_cyclix_readPrev[24];
		gen219_pipex_var = gen107_cyclix_readPrev[25];
		gen219_pipex_var = gen107_cyclix_readPrev[26];
		gen219_pipex_var = gen107_cyclix_readPrev[27];
		gen219_pipex_var = gen107_cyclix_readPrev[28];
		gen219_pipex_var = gen107_cyclix_readPrev[29];
		gen219_pipex_var = gen107_cyclix_readPrev[30];
		gen219_pipex_var = gen107_cyclix_readPrev[31];
		genpstage_EXEC_TRX_LOCAL = gen219_pipex_var[genpstage_EXEC_TRX_LOCAL.rs1_addr];
		gen220_pipex_var = gen107_cyclix_readPrev[1];
		gen220_pipex_var = gen107_cyclix_readPrev[2];
		gen220_pipex_var = gen107_cyclix_readPrev[3];
		gen220_pipex_var = gen107_cyclix_readPrev[4];
		gen220_pipex_var = gen107_cyclix_readPrev[5];
		gen220_pipex_var = gen107_cyclix_readPrev[6];
		gen220_pipex_var = gen107_cyclix_readPrev[7];
		gen220_pipex_var = gen107_cyclix_readPrev[8];
		gen220_pipex_var = gen107_cyclix_readPrev[9];
		gen220_pipex_var = gen107_cyclix_readPrev[10];
		gen220_pipex_var = gen107_cyclix_readPrev[11];
		gen220_pipex_var = gen107_cyclix_readPrev[12];
		gen220_pipex_var = gen107_cyclix_readPrev[13];
		gen220_pipex_var = gen107_cyclix_readPrev[14];
		gen220_pipex_var = gen107_cyclix_readPrev[15];
		gen220_pipex_var = gen107_cyclix_readPrev[16];
		gen220_pipex_var = gen107_cyclix_readPrev[17];
		gen220_pipex_var = gen107_cyclix_readPrev[18];
		gen220_pipex_var = gen107_cyclix_readPrev[19];
		gen220_pipex_var = gen107_cyclix_readPrev[20];
		gen220_pipex_var = gen107_cyclix_readPrev[21];
		gen220_pipex_var = gen107_cyclix_readPrev[22];
		gen220_pipex_var = gen107_cyclix_readPrev[23];
		gen220_pipex_var = gen107_cyclix_readPrev[24];
		gen220_pipex_var = gen107_cyclix_readPrev[25];
		gen220_pipex_var = gen107_cyclix_readPrev[26];
		gen220_pipex_var = gen107_cyclix_readPrev[27];
		gen220_pipex_var = gen107_cyclix_readPrev[28];
		gen220_pipex_var = gen107_cyclix_readPrev[29];
		gen220_pipex_var = gen107_cyclix_readPrev[30];
		gen220_pipex_var = gen107_cyclix_readPrev[31];
		genpstage_EXEC_TRX_LOCAL = gen220_pipex_var[genpstage_EXEC_TRX_LOCAL.rs2_addr];
		gen221_pipex_var = (genpstage_EXEC_TRX_LOCAL.rs1_addr == ap_uint<32>(0));
		gen222_pipex_var = gen221_pipex_var;
		gen345_cyclix_var = gen222_pipex_var;
		if (gen345_cyclix_var) {
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
		}
		gen223_pipex_var = (genpstage_EXEC_TRX_LOCAL.rs2_addr == ap_uint<32>(0));
		gen224_pipex_var = gen223_pipex_var;
		gen346_cyclix_var = gen224_pipex_var;
		if (gen346_cyclix_var) {
			genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
		}
		gen225_pipex_var = genpstage_EXEC_TRX_LOCAL.csrreq;
		gen347_cyclix_var = gen225_pipex_var;
		if (gen347_cyclix_var) {
			genpstage_EXEC_TRX_LOCAL = genpsticky_glbl_CSR_MCAUSE;
		}
		gen226_pipex_var = genpstage_MEMWB_genctrl_working;
		gen227_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_req;
		gen228_pipex_var = (gen226_pipex_var & gen227_pipex_var);
		gen229_pipex_var = gen228_pipex_var;
		gen348_cyclix_var = gen229_pipex_var;
		if (gen348_cyclix_var) {
			gen230_pipex_var = genpstage_EXEC_TRX_LOCAL.rs1_req;
			gen349_cyclix_var = gen230_pipex_var;
			if (gen349_cyclix_var) {
				gen231_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_addr;
				gen232_pipex_var = (gen231_pipex_var == genpstage_EXEC_TRX_LOCAL.rs1_addr);
				gen233_pipex_var = gen232_pipex_var;
				gen350_cyclix_var = gen233_pipex_var;
				if (gen350_cyclix_var) {
					gen351_cyclix_var = genpstage_EXEC_genctrl_active;
					if (gen351_cyclix_var) {
						genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_EXEC_genctrl_active = ap_uint<32>(0);
				}
			}
			gen234_pipex_var = genpstage_EXEC_TRX_LOCAL.rs2_req;
			gen352_cyclix_var = gen234_pipex_var;
			if (gen352_cyclix_var) {
				gen235_pipex_var = genpstage_MEMWB_TRX_LOCAL.rd_addr;
				gen236_pipex_var = (gen235_pipex_var == genpstage_EXEC_TRX_LOCAL.rs2_addr);
				gen237_pipex_var = gen236_pipex_var;
				gen353_cyclix_var = gen237_pipex_var;
				if (gen353_cyclix_var) {
					gen354_cyclix_var = genpstage_EXEC_genctrl_active;
					if (gen354_cyclix_var) {
						genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_EXEC_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.rs1_rdata;
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 1:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				break;
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 1:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate;
				break;
			case 2:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.csr_rdata;
				break;
		}
		gen238_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
		gen355_cyclix_var = gen238_pipex_var;
		if (gen355_cyclix_var) {
			gen239_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1);
			genpstage_EXEC_TRX_LOCAL = gen239_pipex_var;
			gen240_pipex_var = ap_uint<1>(0).concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op2);
			genpstage_EXEC_TRX_LOCAL = gen240_pipex_var;
		}
		gen241_pipex_var = ap_uint<1>(0);
		gen241_pipex_var = (gen241_pipex_var || gen238_pipex_var);
		gen241_pipex_var = !gen241_pipex_var;
		gen356_cyclix_var = gen241_pipex_var;
		if (gen356_cyclix_var) {
			gen242_pipex_var = genpstage_EXEC_TRX_LOCAL[31];
			gen243_pipex_var = gen242_pipex_var.concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1);
			genpstage_EXEC_TRX_LOCAL = gen243_pipex_var;
			gen244_pipex_var = genpstage_EXEC_TRX_LOCAL[31];
			gen245_pipex_var = gen244_pipex_var.concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op2);
			genpstage_EXEC_TRX_LOCAL = gen245_pipex_var;
		}
		gen246_pipex_var = genpsticky_glbl_MIRQEN;
		gen357_cyclix_var = gen246_pipex_var;
		if (gen357_cyclix_var) {
			gen247_pipex_var = ~genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen248_pipex_var = gen247_pipex_var;
			gen358_cyclix_var = gen248_pipex_var;
			if (gen358_cyclix_var) {
				gen359_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen359_cyclix_var) {
					gen360_cyclix_var = irq_fifo.read_nb(genpstage_EXEC_TRX_LOCAL);
					gen249_pipex_var = gen360_cyclix_var;
				}
				genpstage_EXEC_TRX_LOCAL = gen249_pipex_var;
				gen361_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen361_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen249_pipex_var;
				}
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				gen362_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen362_cyclix_var) {
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
			}
			gen250_pipex_var = genpstage_EXEC_TRX_LOCAL.irq_recv;
			gen363_cyclix_var = gen250_pipex_var;
			if (gen363_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(128);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(0);
				gen364_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen364_cyclix_var) {
					genpsticky_glbl_MIRQEN = ap_uint<32>(0);
				}
				gen365_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen365_cyclix_var) {
					genpsticky_glbl_CSR_MCAUSE = genpstage_EXEC_TRX_LOCAL.irq_mcause;
				}
				gen366_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen366_cyclix_var) {
					genpsticky_glbl_MRETADDR = genpstage_EXEC_TRX_LOCAL.curinstr_addr;
				}
			}
		}
		gen251_pipex_var = genpstage_EXEC_TRX_LOCAL.mret_req;
		gen367_cyclix_var = gen251_pipex_var;
		if (gen367_cyclix_var) {
			gen368_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen368_cyclix_var) {
				genpsticky_glbl_MIRQEN = ap_uint<32>(1);
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.instr_code;
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op1;
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op2;
		gen252_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
		gen253_pipex_var = gen252_pipex_var;
		gen369_cyclix_var = gen253_pipex_var;
		if (gen369_cyclix_var) {
			gen254_pipex_var = genpstage_EXEC_TRX_LOCAL.m_ext_req;
			gen370_cyclix_var = gen254_pipex_var;
			if (gen370_cyclix_var) {
				gen371_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen371_cyclix_var) {
					gen372_cyclix_var = ~genmcopipe_coproc_M_if_full_flag;
					gen373_cyclix_var = gen372_cyclix_var;
					if (gen373_cyclix_var) {
						gen345_pipex_req_struct = ap_uint<32>(0);
						gen345_pipex_req_struct = genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq;
						gen374_cyclix_var = genmcopipe_coproc_M_if_req.write_nb(gen345_pipex_req_struct);
						gen375_cyclix_var = gen374_cyclix_var;
						if (gen375_cyclix_var) {
							gen255_pipex_var = ap_uint<32>(1);
							gen376_cyclix_var = !ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = gen376_cyclix_var;
							genpstage_EXEC_TRX_BUF = genmcopipe_coproc_M_if_wr_ptr;
							genpstage_EXEC_TRX_BUF = ap_uint<1>(0);
							gen377_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
							if (gen377_cyclix_var) {
								genmcopipe_coproc_M_if_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_EXEC_TRX_LOCAL = gen255_pipex_var;
				gen378_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen378_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen255_pipex_var;
				}
				gen256_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
				gen257_pipex_var = gen256_pipex_var;
				gen379_cyclix_var = gen257_pipex_var;
				if (gen379_cyclix_var) {
					gen380_cyclix_var = genpstage_EXEC_genctrl_active;
					if (gen380_cyclix_var) {
						genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_EXEC_genctrl_active = ap_uint<32>(0);
				}
			}
			gen258_pipex_var = genpstage_EXEC_TRX_LOCAL.custom0_ext_req;
			gen381_cyclix_var = gen258_pipex_var;
			if (gen381_cyclix_var) {
				gen382_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen382_cyclix_var) {
					gen383_cyclix_var = ~genmcopipe_coproc_custom0_if_full_flag;
					gen384_cyclix_var = gen383_cyclix_var;
					if (gen384_cyclix_var) {
						gen346_pipex_req_struct = ap_uint<32>(0);
						gen346_pipex_req_struct = genpstage_EXEC_TRX_LOCAL.Ext_coproc_busreq;
						gen385_cyclix_var = genmcopipe_coproc_custom0_if_req.write_nb(gen346_pipex_req_struct);
						gen386_cyclix_var = gen385_cyclix_var;
						if (gen386_cyclix_var) {
							gen259_pipex_var = ap_uint<32>(1);
							gen387_cyclix_var = !ap_uint<32>(0);
							genpstage_EXEC_TRX_BUF = gen387_cyclix_var;
							genpstage_EXEC_TRX_BUF = genmcopipe_coproc_custom0_if_wr_ptr;
							genpstage_EXEC_TRX_BUF = ap_uint<1>(1);
							gen388_cyclix_var = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
							if (gen388_cyclix_var) {
								genmcopipe_coproc_custom0_if_wr_done = ap_uint<32>(1);
							}
						}
					}
				}
				genpstage_EXEC_TRX_LOCAL = gen259_pipex_var;
				gen389_cyclix_var = genpstage_EXEC_genctrl_active;
				if (gen389_cyclix_var) {
					genpstage_EXEC_TRX_BUF = gen259_pipex_var;
				}
				gen260_pipex_var = ~genpstage_EXEC_TRX_LOCAL.Ext_coproc_req_done;
				gen261_pipex_var = gen260_pipex_var;
				gen390_cyclix_var = gen261_pipex_var;
				if (gen390_cyclix_var) {
					gen391_cyclix_var = genpstage_EXEC_genctrl_active;
					if (gen391_cyclix_var) {
						genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
					}
					genpstage_EXEC_genctrl_active = ap_uint<32>(0);
				}
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_op1_wide;
		gen262_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_req;
		gen392_cyclix_var = gen262_pipex_var;
		if (gen392_cyclix_var) {
			switch (genpstage_EXEC_TRX_LOCAL) {
				case 0:
					gen263_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide + genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen263_pipex_var;
					break;
				case 1:
					gen264_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide - genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen264_pipex_var;
					break;
				case 2:
					gen265_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen265_pipex_var;
					break;
				case 3:
					gen266_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide | genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen266_pipex_var;
					break;
				case 4:
					gen267_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide << genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen267_pipex_var;
					break;
				case 5:
					gen268_pipex_var = ap_uint<32>(0).concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]);
					gen269_pipex_var = (gen268_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen269_pipex_var;
					break;
				case 6:
					gen270_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0];
					gen271_pipex_var = gen270_pipex_var[31];
					gen272_pipex_var = gen271_pipex_var.concat((ap_uint<63>)gen271_pipex_var.concat((ap_uint<62>)gen271_pipex_var.concat((ap_uint<61>)gen271_pipex_var.concat((ap_uint<60>)gen271_pipex_var.concat((ap_uint<59>)gen271_pipex_var.concat((ap_uint<58>)gen271_pipex_var.concat((ap_uint<57>)gen271_pipex_var.concat((ap_uint<56>)gen271_pipex_var.concat((ap_uint<55>)gen271_pipex_var.concat((ap_uint<54>)gen271_pipex_var.concat((ap_uint<53>)gen271_pipex_var.concat((ap_uint<52>)gen271_pipex_var.concat((ap_uint<51>)gen271_pipex_var.concat((ap_uint<50>)gen271_pipex_var.concat((ap_uint<49>)gen271_pipex_var.concat((ap_uint<48>)gen271_pipex_var.concat((ap_uint<47>)gen271_pipex_var.concat((ap_uint<46>)gen271_pipex_var.concat((ap_uint<45>)gen271_pipex_var.concat((ap_uint<44>)gen271_pipex_var.concat((ap_uint<43>)gen271_pipex_var.concat((ap_uint<42>)gen271_pipex_var.concat((ap_uint<41>)gen271_pipex_var.concat((ap_uint<40>)gen271_pipex_var.concat((ap_uint<39>)gen271_pipex_var.concat((ap_uint<38>)gen271_pipex_var.concat((ap_uint<37>)gen271_pipex_var.concat((ap_uint<36>)gen271_pipex_var.concat((ap_uint<35>)gen271_pipex_var.concat((ap_uint<34>)gen271_pipex_var.concat((ap_uint<33>)gen271_pipex_var.concat((ap_uint<32>)genpstage_EXEC_TRX_LOCAL.alu_op1_wide[31:0]))))))))))))))))))))))))))))))));
					gen273_pipex_var = (gen272_pipex_var >> genpstage_EXEC_TRX_LOCAL.alu_op2_wide[4:0]);
					genpstage_EXEC_TRX_LOCAL = gen273_pipex_var;
					break;
				case 7:
					gen274_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide ^ genpstage_EXEC_TRX_LOCAL.alu_op2_wide);
					genpstage_EXEC_TRX_LOCAL = gen274_pipex_var;
					break;
				case 8:
					gen275_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2_wide;
					gen276_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1_wide & gen275_pipex_var);
					genpstage_EXEC_TRX_LOCAL = gen276_pipex_var;
					break;
			}
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31:0];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[32];
			genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result_wide[31];
			gen277_pipex_var = |genpstage_EXEC_TRX_LOCAL.alu_result;
			gen278_pipex_var = ~gen277_pipex_var;
			genpstage_EXEC_TRX_LOCAL = gen278_pipex_var;
			gen279_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op1[31];
			gen280_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_op2[31];
			gen281_pipex_var = (gen279_pipex_var & gen280_pipex_var);
			gen282_pipex_var = (gen281_pipex_var & genpstage_EXEC_TRX_LOCAL.alu_result[31]);
			gen283_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_result[31];
			gen284_pipex_var = (genpstage_EXEC_TRX_LOCAL.alu_op1[31] & genpstage_EXEC_TRX_LOCAL.alu_op2[31]);
			gen285_pipex_var = (gen284_pipex_var & gen283_pipex_var);
			gen286_pipex_var = (gen282_pipex_var | gen285_pipex_var);
			genpstage_EXEC_TRX_LOCAL = gen286_pipex_var;
			gen287_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_unsigned;
			gen393_cyclix_var = gen287_pipex_var;
			if (gen393_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
			}
			gen288_pipex_var = ap_uint<1>(0);
			gen288_pipex_var = (gen288_pipex_var || gen287_pipex_var);
			gen288_pipex_var = !gen288_pipex_var;
			gen394_cyclix_var = gen288_pipex_var;
			if (gen394_cyclix_var) {
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
			}
		}
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 0:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 1:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 2:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_CF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 3:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_OF;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 4:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.nextinstr_addr;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
			case 6:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.csr_rdata;
				genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
				break;
		}
		gen289_pipex_var = (genpstage_EXEC_TRX_LOCAL.curinstr_addr + genpstage_EXEC_TRX_LOCAL.immediate);
		genpstage_EXEC_TRX_LOCAL = gen289_pipex_var;
		switch (genpstage_EXEC_TRX_LOCAL) {
			case 0:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.immediate;
				break;
			case 1:
				genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result;
				break;
		}
		gen290_pipex_var = genpstage_EXEC_TRX_LOCAL.jump_req_cond;
		gen395_cyclix_var = gen290_pipex_var;
		if (gen395_cyclix_var) {
			switch (genpstage_EXEC_TRX_LOCAL) {
				case 0:
					gen291_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_ZF;
					gen396_cyclix_var = gen291_pipex_var;
					if (gen396_cyclix_var) {
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 1:
					gen292_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_ZF;
					gen293_pipex_var = gen292_pipex_var;
					gen397_cyclix_var = gen293_pipex_var;
					if (gen397_cyclix_var) {
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 4:
					gen294_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_CF;
					gen398_cyclix_var = gen294_pipex_var;
					if (gen398_cyclix_var) {
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 5:
					gen295_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_CF;
					gen296_pipex_var = gen295_pipex_var;
					gen399_cyclix_var = gen296_pipex_var;
					if (gen399_cyclix_var) {
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 6:
					gen297_pipex_var = genpstage_EXEC_TRX_LOCAL.alu_CF;
					gen400_cyclix_var = gen297_pipex_var;
					if (gen400_cyclix_var) {
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					}
					break;
				case 7:
					gen298_pipex_var = ~genpstage_EXEC_TRX_LOCAL.alu_CF;
					gen299_pipex_var = gen298_pipex_var;
					gen401_cyclix_var = gen299_pipex_var;
					if (gen401_cyclix_var) {
						genpstage_EXEC_TRX_LOCAL = ap_uint<32>(1);
						genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.curinstraddr_imm;
					}
					break;
			}
		}
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.alu_result;
		genpstage_EXEC_TRX_LOCAL = genpstage_EXEC_TRX_LOCAL.rs2_rdata;
		// Processing of next pstage busyness
		gen402_cyclix_var = ~genpstage_MEMWB_genctrl_rdy;
		gen403_cyclix_var = gen402_cyclix_var;
		if (gen403_cyclix_var) {
			gen404_cyclix_var = genpstage_EXEC_genctrl_active;
			if (gen404_cyclix_var) {
				genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_EXEC_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen405_cyclix_var = genpstage_EXEC_genctrl_stalled_glbl;
		if (gen405_cyclix_var) {
			genpstage_EXEC_genctrl_finish = ap_uint<32>(0);
			genpstage_EXEC_genctrl_succ = ap_uint<32>(0);
		}
		gen406_cyclix_var = ap_uint<1>(0);
		gen406_cyclix_var = (gen406_cyclix_var || gen405_cyclix_var);
		gen406_cyclix_var = !gen406_cyclix_var;
		if (gen406_cyclix_var) {
			genpstage_EXEC_genctrl_finish = genpstage_EXEC_genctrl_occupied;
			genpstage_EXEC_genctrl_succ = genpstage_EXEC_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		// processing context in case transaction is ready to propagate
		gen407_cyclix_var = genpstage_EXEC_genctrl_finish;
		if (gen407_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen408_cyclix_var = genpstage_EXEC_genctrl_succ;
			if (gen408_cyclix_var) {
				gen409_cyclix_var = genpstage_MEMWB_genctrl_rdy;
				if (gen409_cyclix_var) {
					// propagating transaction context
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_req;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_addr;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.jump_req;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.jump_vector;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_req;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_addr;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_be;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_wdata;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.mem_cmd;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.load_signext;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_source;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.ext_coproc_req;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_rdy;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_LOCAL.rd_wdata;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.if_id;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.resp_done;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdata;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.rdreq_pending;
					genpstage_MEMWB_push_trx = genpstage_EXEC_TRX_BUF[0].genmcopipe_handle_coproc_M_if.tid;
					genpstage_MEMWB_TRX_PUSHED = genpstage_MEMWB_push_trx;
					genpstage_MEMWB_TRX_BUF = genpstage_MEMWB_push_trx;
					genpstage_MEMWB_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_MEMWB_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_MEMWB_TRX_BUF_COUNTER = (genpstage_MEMWB_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_EXEC_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen410_cyclix_var = ~genpstage_EXEC_TRX_BUF_COUNTER_FULL;
		genpstage_EXEC_genctrl_rdy = gen410_cyclix_var;
		genpstage_EXEC_genctrl_working = (genpstage_EXEC_genctrl_succ | genpstage_EXEC_genctrl_stalled_glbl);
		// #### Stage processing: IFETCH ####
		genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		genpstage_IFETCH_genctrl_working = ap_uint<32>(0);
		gen411_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen411_cyclix_var) {
			genpstage_IFETCH_genctrl_new = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_active = ap_uint<32>(1);
		}
		gen412_cyclix_var = ap_uint<1>(0);
		gen412_cyclix_var = (gen412_cyclix_var || gen411_cyclix_var);
		gen412_cyclix_var = !gen412_cyclix_var;
		if (gen412_cyclix_var) {
			genpstage_IFETCH_genctrl_active = ap_uint<32>(1);
			genpstage_IFETCH_genctrl_new = genpstage_IFETCH_genctrl_active;
		}
		genpstage_IFETCH_genctrl_occupied = genpstage_IFETCH_genctrl_active;
		genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = ap_uint<32>(0);
		genpstage_IFETCH_genpctrl_flushreq = (genpstage_IFETCH_genpctrl_flushreq | genpstage_EXEC_genpctrl_flushreq);
		gen413_cyclix_var = genpstage_IFETCH_genctrl_occupied;
		if (gen413_cyclix_var) {
			// Initializing new newaccums descriptors ####
			gen414_cyclix_var = genpstage_IFETCH_genctrl_new;
			if (gen414_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
			}
			// Fetching locals from src_glbls
			genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_BUF[0].instr_req_done;
			genpstage_IFETCH_TRX_LOCAL = '{default:ap_uint<32>(0)};
			// Acquiring mcopipe rdata
			gen415_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
			if (gen415_cyclix_var) {
				gen416_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id == ap_uint<1>(0));
				gen417_cyclix_var = gen416_cyclix_var;
				if (gen417_cyclix_var) {
					gen418_cyclix_var = (genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid == genmcopipe_instr_mem_rd_ptr);
					gen419_cyclix_var = gen418_cyclix_var;
					if (gen419_cyclix_var) {
						gen420_cyclix_var = genmcopipe_instr_mem_resp.read_nb(gen347_pipex_mcopipe_rdata);
						gen421_cyclix_var = gen420_cyclix_var;
						if (gen421_cyclix_var) {
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
							genpstage_IFETCH_TRX_BUF = ap_uint<32>(1);
							genpstage_IFETCH_TRX_BUF = gen347_pipex_mcopipe_rdata;
							genmcopipe_instr_mem_rd_done = ap_uint<32>(1);
						}
					}
				}
			}
			// Pipeline flush processing
			gen422_cyclix_var = genpstage_IFETCH_genpctrl_flushreq;
			if (gen422_cyclix_var) {
			}
		}
		// Saving succ targets
		gen169_pipex_succbuf = genpsticky_glbl_pc;
		// Generating payload
		gen170_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen423_cyclix_var = gen170_pipex_var;
		if (gen423_cyclix_var) {
			gen424_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen424_cyclix_var) {
				genpsticky_glbl_pc = genpsticky_glbl_jump_vector_cmd;
			}
			gen425_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen425_cyclix_var) {
				genpsticky_glbl_jump_req_cmd = ap_uint<32>(0);
			}
		}
		genpstage_IFETCH_TRX_LOCAL = genpsticky_glbl_pc;
		gen171_pipex_var = (genpstage_IFETCH_TRX_LOCAL.curinstr_addr + ap_uint<32>(4));
		genpstage_IFETCH_TRX_LOCAL = gen171_pipex_var;
		gen168_pipex_succreq = ap_uint<32>(1);
		gen169_pipex_succbuf = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
		gen172_pipex_var = genpsticky_glbl_jump_req_cmd;
		gen426_cyclix_var = gen172_pipex_var;
		if (gen426_cyclix_var) {
			genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
			gen427_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen427_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = ap_uint<32>(0);
			}
		}
		genpstage_IFETCH_TRX_LOCAL = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(15);
		genpstage_IFETCH_TRX_LOCAL = ap_uint<32>(0);
		gen173_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen174_pipex_var = gen173_pipex_var;
		gen428_cyclix_var = gen174_pipex_var;
		if (gen428_cyclix_var) {
			gen429_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen429_cyclix_var) {
				gen430_cyclix_var = ~genmcopipe_instr_mem_full_flag;
				gen431_cyclix_var = gen430_cyclix_var;
				if (gen431_cyclix_var) {
					gen348_pipex_req_struct = ap_uint<1>(0);
					gen348_pipex_req_struct = genpstage_IFETCH_TRX_LOCAL.instr_busreq;
					gen432_cyclix_var = genmcopipe_instr_mem_req.write_nb(gen348_pipex_req_struct);
					gen433_cyclix_var = gen432_cyclix_var;
					if (gen433_cyclix_var) {
						gen175_pipex_var = ap_uint<32>(1);
						gen434_cyclix_var = !ap_uint<1>(0);
						genpstage_IFETCH_TRX_BUF = gen434_cyclix_var;
						genpstage_IFETCH_TRX_BUF = genmcopipe_instr_mem_wr_ptr;
						genpstage_IFETCH_TRX_BUF = ap_uint<1>(0);
						gen435_cyclix_var = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
						if (gen435_cyclix_var) {
							genmcopipe_instr_mem_wr_done = ap_uint<32>(1);
						}
					}
				}
			}
			genpstage_IFETCH_TRX_LOCAL = gen175_pipex_var;
			gen436_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen436_cyclix_var) {
				genpstage_IFETCH_TRX_BUF = gen175_pipex_var;
			}
		}
		gen176_pipex_var = ~genpstage_IFETCH_TRX_LOCAL.instr_req_done;
		gen177_pipex_var = gen176_pipex_var;
		gen437_cyclix_var = gen177_pipex_var;
		if (gen437_cyclix_var) {
			gen438_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen438_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// Processing of next pstage busyness
		gen439_cyclix_var = ~genpstage_EXEC_genctrl_rdy;
		gen440_cyclix_var = gen439_cyclix_var;
		if (gen440_cyclix_var) {
			gen441_cyclix_var = genpstage_IFETCH_genctrl_active;
			if (gen441_cyclix_var) {
				genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(1);
			}
			genpstage_IFETCH_genctrl_active = ap_uint<32>(0);
		}
		// pctrl_finish and pctrl_succ formation
		gen442_cyclix_var = genpstage_IFETCH_genctrl_stalled_glbl;
		if (gen442_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = ap_uint<32>(0);
			genpstage_IFETCH_genctrl_succ = ap_uint<32>(0);
		}
		gen443_cyclix_var = ap_uint<1>(0);
		gen443_cyclix_var = (gen443_cyclix_var || gen442_cyclix_var);
		gen443_cyclix_var = !gen443_cyclix_var;
		if (gen443_cyclix_var) {
			genpstage_IFETCH_genctrl_finish = genpstage_IFETCH_genctrl_occupied;
			genpstage_IFETCH_genctrl_succ = genpstage_IFETCH_genctrl_active;
		}
		// credit counter processing
		// asserting succ signals
		gen444_cyclix_var = genpstage_IFETCH_genctrl_succ;
		if (gen444_cyclix_var) {
			gen445_cyclix_var = gen168_pipex_succreq;
			if (gen445_cyclix_var) {
				genpsticky_glbl_pc = gen169_pipex_succbuf;
			}
		}
		// processing context in case transaction is ready to propagate
		gen446_cyclix_var = genpstage_IFETCH_genctrl_finish;
		if (gen446_cyclix_var) {
			// programming next stage in case transaction is able to propagate
			gen447_cyclix_var = genpstage_IFETCH_genctrl_succ;
			if (gen447_cyclix_var) {
				gen448_cyclix_var = genpstage_EXEC_genctrl_rdy;
				if (gen448_cyclix_var) {
					// propagating transaction context
					genpstage_EXEC_push_trx = genpstage_IFETCH_TRX_LOCAL.curinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IFETCH_TRX_LOCAL.nextinstr_addr;
					genpstage_EXEC_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.if_id;
					genpstage_EXEC_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.resp_done;
					genpstage_EXEC_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdata;
					genpstage_EXEC_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.rdreq_pending;
					genpstage_EXEC_push_trx = genpstage_IFETCH_TRX_BUF[0].genmcopipe_handle_instr_mem.tid;
					genpstage_EXEC_TRX_PUSHED = genpstage_EXEC_push_trx;
					genpstage_EXEC_TRX_BUF = genpstage_EXEC_push_trx;
					genpstage_EXEC_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER_FULL = ap_uint<32>(1);
					genpstage_EXEC_TRX_BUF_COUNTER = (genpstage_EXEC_TRX_BUF_COUNTER + ap_uint<32>(1));
				}
			}
			genpstage_IFETCH_genctrl_stalled_glbl = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF = '{default:ap_uint<32>(0)};
			genpstage_IFETCH_TRX_BUF_COUNTER_FULL = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER_NEMPTY = ap_uint<32>(0);
			genpstage_IFETCH_TRX_BUF_COUNTER = (genpstage_IFETCH_TRX_BUF_COUNTER - ap_uint<32>(1));
		}
		gen449_cyclix_var = ~genpstage_IFETCH_TRX_BUF_COUNTER_FULL;
		genpstage_IFETCH_genctrl_rdy = gen449_cyclix_var;
		genpstage_IFETCH_genctrl_working = (genpstage_IFETCH_genctrl_succ | genpstage_IFETCH_genctrl_stalled_glbl);
		gen450_cyclix_var = genmcopipe_instr_mem_rd_done;
		if (gen450_cyclix_var) {
			genmcopipe_instr_mem_rd_ptr = genmcopipe_instr_mem_rd_ptr_next;
			genmcopipe_instr_mem_full_flag = ap_uint<32>(0);
			gen451_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen452_cyclix_var = gen451_cyclix_var;
			if (gen452_cyclix_var) {
				genmcopipe_instr_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen453_cyclix_var = genmcopipe_instr_mem_wr_done;
		if (gen453_cyclix_var) {
			genmcopipe_instr_mem_wr_ptr = genmcopipe_instr_mem_wr_ptr_next;
			genmcopipe_instr_mem_empty_flag = ap_uint<32>(0);
			gen454_cyclix_var = (genmcopipe_instr_mem_rd_ptr == genmcopipe_instr_mem_wr_ptr);
			gen455_cyclix_var = gen454_cyclix_var;
			if (gen455_cyclix_var) {
				genmcopipe_instr_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen456_cyclix_var = genmcopipe_data_mem_rd_done;
		if (gen456_cyclix_var) {
			genmcopipe_data_mem_rd_ptr = genmcopipe_data_mem_rd_ptr_next;
			genmcopipe_data_mem_full_flag = ap_uint<32>(0);
			gen457_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen458_cyclix_var = gen457_cyclix_var;
			if (gen458_cyclix_var) {
				genmcopipe_data_mem_empty_flag = ap_uint<32>(1);
			}
		}
		gen459_cyclix_var = genmcopipe_data_mem_wr_done;
		if (gen459_cyclix_var) {
			genmcopipe_data_mem_wr_ptr = genmcopipe_data_mem_wr_ptr_next;
			genmcopipe_data_mem_empty_flag = ap_uint<32>(0);
			gen460_cyclix_var = (genmcopipe_data_mem_rd_ptr == genmcopipe_data_mem_wr_ptr);
			gen461_cyclix_var = gen460_cyclix_var;
			if (gen461_cyclix_var) {
				genmcopipe_data_mem_full_flag = ap_uint<32>(1);
			}
		}
		gen462_cyclix_var = genmcopipe_coproc_M_if_rd_done;
		if (gen462_cyclix_var) {
			genmcopipe_coproc_M_if_rd_ptr = genmcopipe_coproc_M_if_rd_ptr_next;
			genmcopipe_coproc_M_if_full_flag = ap_uint<32>(0);
			gen463_cyclix_var = (genmcopipe_coproc_M_if_rd_ptr == genmcopipe_coproc_M_if_wr_ptr);
			gen464_cyclix_var = gen463_cyclix_var;
			if (gen464_cyclix_var) {
				genmcopipe_coproc_M_if_empty_flag = ap_uint<32>(1);
			}
		}
		gen465_cyclix_var = genmcopipe_coproc_M_if_wr_done;
		if (gen465_cyclix_var) {
			genmcopipe_coproc_M_if_wr_ptr = genmcopipe_coproc_M_if_wr_ptr_next;
			genmcopipe_coproc_M_if_empty_flag = ap_uint<32>(0);
			gen466_cyclix_var = (genmcopipe_coproc_M_if_rd_ptr == genmcopipe_coproc_M_if_wr_ptr);
			gen467_cyclix_var = gen466_cyclix_var;
			if (gen467_cyclix_var) {
				genmcopipe_coproc_M_if_full_flag = ap_uint<32>(1);
			}
		}
		gen468_cyclix_var = genmcopipe_coproc_custom0_if_rd_done;
		if (gen468_cyclix_var) {
			genmcopipe_coproc_custom0_if_rd_ptr = genmcopipe_coproc_custom0_if_rd_ptr_next;
			genmcopipe_coproc_custom0_if_full_flag = ap_uint<32>(0);
			gen469_cyclix_var = (genmcopipe_coproc_custom0_if_rd_ptr == genmcopipe_coproc_custom0_if_wr_ptr);
			gen470_cyclix_var = gen469_cyclix_var;
			if (gen470_cyclix_var) {
				genmcopipe_coproc_custom0_if_empty_flag = ap_uint<32>(1);
			}
		}
		gen471_cyclix_var = genmcopipe_coproc_custom0_if_wr_done;
		if (gen471_cyclix_var) {
			genmcopipe_coproc_custom0_if_wr_ptr = genmcopipe_coproc_custom0_if_wr_ptr_next;
			genmcopipe_coproc_custom0_if_empty_flag = ap_uint<32>(0);
			gen472_cyclix_var = (genmcopipe_coproc_custom0_if_rd_ptr == genmcopipe_coproc_custom0_if_wr_ptr);
			gen473_cyclix_var = gen472_cyclix_var;
			if (gen473_cyclix_var) {
				genmcopipe_coproc_custom0_if_full_flag = ap_uint<32>(1);
			}
		}
	}
}
