// This is segmented_dac verilog model
// Generated by initentity script
module segmented_dac( input A, output Z);

assign Z= A;

endmodule
