Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Tue Dec  7 11:17:24 2021
| Host             : DESKTOP-0G45RDQ running 64-bit major release  (build 9200)
| Command          : report_power -file top_main_power_routed.rpt -pb top_main_power_summary_routed.pb -rpx top_main_power_routed.rpx
| Design           : top_main
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.165        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.107        |
| Device Static (W)        | 0.059        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        8 |       --- |             --- |
| Slice Logic              |    <0.001 |     8340 |       --- |             --- |
|   CARRY4                 |    <0.001 |       73 |      8150 |            0.90 |
|   LUT as Logic           |    <0.001 |     2084 |     20800 |           10.02 |
|   Register               |    <0.001 |     1117 |     41600 |            2.69 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   Others                 |     0.000 |       20 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     1953 |     32600 |            5.99 |
|   LUT as Distributed RAM |     0.000 |     2752 |      9600 |           28.67 |
| Signals                  |    <0.001 |     4018 |       --- |             --- |
| MMCM                     |     0.106 |        1 |         5 |           20.00 |
| I/O                      |    <0.001 |        4 |       210 |            1.90 |
| Static Power             |     0.059 |          |           |                 |
| Total                    |     0.165 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.006 |       0.000 |      0.006 |
| Vccaux    |       1.800 |     0.070 |       0.059 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Low        |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+---------------------------------+-----------------+
| Clock                | Domain                          | Constraint (ns) |
+----------------------+---------------------------------+-----------------+
| clk_out1_clk_wiz_0   | clk_wiz/inst/clk_out1_clk_wiz_0 |           100.0 |
| clk_out1_clk_wiz_0_1 | clk_wiz/inst/clk_out1_clk_wiz_0 |           100.0 |
| clkfbout_clk_wiz_0   | clk_wiz/inst/clkfbout_clk_wiz_0 |            20.0 |
| clkfbout_clk_wiz_0_1 | clk_wiz/inst/clkfbout_clk_wiz_0 |            20.0 |
| clock                | clock                           |            10.0 |
| sys_clk_pin          | clock                           |            10.0 |
+----------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------+-----------+
| Name                          | Power (W) |
+-------------------------------+-----------+
| top_main                      |     0.107 |
|   cd                          |    <0.001 |
|   clk_wiz                     |     0.107 |
|     inst                      |     0.107 |
|   core                        |     0.000 |
|     controlunit               |     0.000 |
|     ig                        |     0.000 |
|     rf                        |     0.000 |
|   d2                          |     0.000 |
|   data_mem_adapter            |     0.000 |
|     data_m                    |     0.000 |
|       mem_reg_0_255_0_0       |     0.000 |
|       mem_reg_0_255_10_10     |     0.000 |
|       mem_reg_0_255_11_11     |     0.000 |
|       mem_reg_0_255_12_12     |     0.000 |
|       mem_reg_0_255_13_13     |     0.000 |
|       mem_reg_0_255_14_14     |     0.000 |
|       mem_reg_0_255_15_15     |     0.000 |
|       mem_reg_0_255_16_16     |     0.000 |
|       mem_reg_0_255_17_17     |     0.000 |
|       mem_reg_0_255_18_18     |     0.000 |
|       mem_reg_0_255_19_19     |     0.000 |
|       mem_reg_0_255_1_1       |     0.000 |
|       mem_reg_0_255_20_20     |     0.000 |
|       mem_reg_0_255_21_21     |     0.000 |
|       mem_reg_0_255_22_22     |     0.000 |
|       mem_reg_0_255_23_23     |     0.000 |
|       mem_reg_0_255_24_24     |     0.000 |
|       mem_reg_0_255_25_25     |     0.000 |
|       mem_reg_0_255_26_26     |     0.000 |
|       mem_reg_0_255_27_27     |     0.000 |
|       mem_reg_0_255_28_28     |     0.000 |
|       mem_reg_0_255_29_29     |     0.000 |
|       mem_reg_0_255_2_2       |     0.000 |
|       mem_reg_0_255_30_30     |     0.000 |
|       mem_reg_0_255_31_31     |     0.000 |
|       mem_reg_0_255_3_3       |     0.000 |
|       mem_reg_0_255_4_4       |     0.000 |
|       mem_reg_0_255_5_5       |     0.000 |
|       mem_reg_0_255_6_6       |     0.000 |
|       mem_reg_0_255_7_7       |     0.000 |
|       mem_reg_0_255_8_8       |     0.000 |
|       mem_reg_0_255_9_9       |     0.000 |
|       mem_reg_1024_1279_0_0   |     0.000 |
|       mem_reg_1024_1279_10_10 |     0.000 |
|       mem_reg_1024_1279_11_11 |     0.000 |
|       mem_reg_1024_1279_12_12 |     0.000 |
|       mem_reg_1024_1279_13_13 |     0.000 |
|       mem_reg_1024_1279_14_14 |     0.000 |
|       mem_reg_1024_1279_15_15 |     0.000 |
|       mem_reg_1024_1279_16_16 |     0.000 |
|       mem_reg_1024_1279_17_17 |     0.000 |
|       mem_reg_1024_1279_18_18 |     0.000 |
|       mem_reg_1024_1279_19_19 |     0.000 |
|       mem_reg_1024_1279_1_1   |     0.000 |
|       mem_reg_1024_1279_20_20 |     0.000 |
|       mem_reg_1024_1279_21_21 |     0.000 |
|       mem_reg_1024_1279_22_22 |     0.000 |
|       mem_reg_1024_1279_23_23 |     0.000 |
|       mem_reg_1024_1279_24_24 |     0.000 |
|       mem_reg_1024_1279_25_25 |     0.000 |
|       mem_reg_1024_1279_26_26 |     0.000 |
|       mem_reg_1024_1279_27_27 |     0.000 |
|       mem_reg_1024_1279_28_28 |     0.000 |
|       mem_reg_1024_1279_29_29 |     0.000 |
|       mem_reg_1024_1279_2_2   |     0.000 |
|       mem_reg_1024_1279_30_30 |     0.000 |
|       mem_reg_1024_1279_31_31 |     0.000 |
|       mem_reg_1024_1279_3_3   |     0.000 |
|       mem_reg_1024_1279_4_4   |     0.000 |
|       mem_reg_1024_1279_5_5   |     0.000 |
|       mem_reg_1024_1279_6_6   |     0.000 |
|       mem_reg_1024_1279_7_7   |     0.000 |
|       mem_reg_1024_1279_8_8   |     0.000 |
|       mem_reg_1024_1279_9_9   |     0.000 |
|       mem_reg_1280_1535_0_0   |     0.000 |
|       mem_reg_1280_1535_10_10 |     0.000 |
|       mem_reg_1280_1535_11_11 |     0.000 |
|       mem_reg_1280_1535_12_12 |     0.000 |
|       mem_reg_1280_1535_13_13 |     0.000 |
|       mem_reg_1280_1535_14_14 |     0.000 |
|       mem_reg_1280_1535_15_15 |     0.000 |
|       mem_reg_1280_1535_16_16 |     0.000 |
|       mem_reg_1280_1535_17_17 |     0.000 |
|       mem_reg_1280_1535_18_18 |     0.000 |
|       mem_reg_1280_1535_19_19 |     0.000 |
|       mem_reg_1280_1535_1_1   |     0.000 |
|       mem_reg_1280_1535_20_20 |     0.000 |
|       mem_reg_1280_1535_21_21 |     0.000 |
|       mem_reg_1280_1535_22_22 |     0.000 |
|       mem_reg_1280_1535_23_23 |     0.000 |
|       mem_reg_1280_1535_24_24 |     0.000 |
|       mem_reg_1280_1535_25_25 |     0.000 |
|       mem_reg_1280_1535_26_26 |     0.000 |
|       mem_reg_1280_1535_27_27 |     0.000 |
|       mem_reg_1280_1535_28_28 |     0.000 |
|       mem_reg_1280_1535_29_29 |     0.000 |
|       mem_reg_1280_1535_2_2   |     0.000 |
|       mem_reg_1280_1535_30_30 |     0.000 |
|       mem_reg_1280_1535_31_31 |     0.000 |
|       mem_reg_1280_1535_3_3   |     0.000 |
|       mem_reg_1280_1535_4_4   |     0.000 |
|       mem_reg_1280_1535_5_5   |     0.000 |
|       mem_reg_1280_1535_6_6   |     0.000 |
|       mem_reg_1280_1535_7_7   |     0.000 |
|       mem_reg_1280_1535_8_8   |     0.000 |
|       mem_reg_1280_1535_9_9   |     0.000 |
|       mem_reg_1536_1791_0_0   |     0.000 |
|       mem_reg_1536_1791_10_10 |     0.000 |
|       mem_reg_1536_1791_11_11 |     0.000 |
|       mem_reg_1536_1791_12_12 |     0.000 |
|       mem_reg_1536_1791_13_13 |     0.000 |
|       mem_reg_1536_1791_14_14 |     0.000 |
|       mem_reg_1536_1791_15_15 |     0.000 |
|       mem_reg_1536_1791_16_16 |     0.000 |
|       mem_reg_1536_1791_17_17 |     0.000 |
|       mem_reg_1536_1791_18_18 |     0.000 |
|       mem_reg_1536_1791_19_19 |     0.000 |
|       mem_reg_1536_1791_1_1   |     0.000 |
|       mem_reg_1536_1791_20_20 |     0.000 |
|       mem_reg_1536_1791_21_21 |     0.000 |
|       mem_reg_1536_1791_22_22 |     0.000 |
|       mem_reg_1536_1791_23_23 |     0.000 |
|       mem_reg_1536_1791_24_24 |     0.000 |
|       mem_reg_1536_1791_25_25 |     0.000 |
|       mem_reg_1536_1791_26_26 |     0.000 |
|       mem_reg_1536_1791_27_27 |     0.000 |
|       mem_reg_1536_1791_28_28 |     0.000 |
|       mem_reg_1536_1791_29_29 |     0.000 |
|       mem_reg_1536_1791_2_2   |     0.000 |
|       mem_reg_1536_1791_30_30 |     0.000 |
|       mem_reg_1536_1791_31_31 |     0.000 |
|       mem_reg_1536_1791_3_3   |     0.000 |
|       mem_reg_1536_1791_4_4   |     0.000 |
|       mem_reg_1536_1791_5_5   |     0.000 |
|       mem_reg_1536_1791_6_6   |     0.000 |
|       mem_reg_1536_1791_7_7   |     0.000 |
|       mem_reg_1536_1791_8_8   |     0.000 |
|       mem_reg_1536_1791_9_9   |     0.000 |
|       mem_reg_1792_2047_0_0   |     0.000 |
|       mem_reg_1792_2047_10_10 |     0.000 |
|       mem_reg_1792_2047_11_11 |     0.000 |
|       mem_reg_1792_2047_12_12 |     0.000 |
|       mem_reg_1792_2047_13_13 |     0.000 |
|       mem_reg_1792_2047_14_14 |     0.000 |
|       mem_reg_1792_2047_15_15 |     0.000 |
|       mem_reg_1792_2047_16_16 |     0.000 |
|       mem_reg_1792_2047_17_17 |     0.000 |
|       mem_reg_1792_2047_18_18 |     0.000 |
|       mem_reg_1792_2047_19_19 |     0.000 |
|       mem_reg_1792_2047_1_1   |     0.000 |
|       mem_reg_1792_2047_20_20 |     0.000 |
|       mem_reg_1792_2047_21_21 |     0.000 |
|       mem_reg_1792_2047_22_22 |     0.000 |
|       mem_reg_1792_2047_23_23 |     0.000 |
|       mem_reg_1792_2047_24_24 |     0.000 |
|       mem_reg_1792_2047_25_25 |     0.000 |
|       mem_reg_1792_2047_26_26 |     0.000 |
|       mem_reg_1792_2047_27_27 |     0.000 |
|       mem_reg_1792_2047_28_28 |     0.000 |
|       mem_reg_1792_2047_29_29 |     0.000 |
|       mem_reg_1792_2047_2_2   |     0.000 |
|       mem_reg_1792_2047_30_30 |     0.000 |
|       mem_reg_1792_2047_31_31 |     0.000 |
|       mem_reg_1792_2047_3_3   |     0.000 |
|       mem_reg_1792_2047_4_4   |     0.000 |
|       mem_reg_1792_2047_5_5   |     0.000 |
|       mem_reg_1792_2047_6_6   |     0.000 |
|       mem_reg_1792_2047_7_7   |     0.000 |
|       mem_reg_1792_2047_8_8   |     0.000 |
|       mem_reg_1792_2047_9_9   |     0.000 |
|       mem_reg_2048_2303_0_0   |     0.000 |
|       mem_reg_2048_2303_10_10 |     0.000 |
|       mem_reg_2048_2303_11_11 |     0.000 |
|       mem_reg_2048_2303_12_12 |     0.000 |
|       mem_reg_2048_2303_13_13 |     0.000 |
|       mem_reg_2048_2303_14_14 |     0.000 |
|       mem_reg_2048_2303_15_15 |     0.000 |
|       mem_reg_2048_2303_16_16 |     0.000 |
|       mem_reg_2048_2303_17_17 |     0.000 |
|       mem_reg_2048_2303_18_18 |     0.000 |
|       mem_reg_2048_2303_19_19 |     0.000 |
|       mem_reg_2048_2303_1_1   |     0.000 |
|       mem_reg_2048_2303_20_20 |     0.000 |
|       mem_reg_2048_2303_21_21 |     0.000 |
|       mem_reg_2048_2303_22_22 |     0.000 |
|       mem_reg_2048_2303_23_23 |     0.000 |
|       mem_reg_2048_2303_24_24 |     0.000 |
|       mem_reg_2048_2303_25_25 |     0.000 |
|       mem_reg_2048_2303_26_26 |     0.000 |
|       mem_reg_2048_2303_27_27 |     0.000 |
|       mem_reg_2048_2303_28_28 |     0.000 |
|       mem_reg_2048_2303_29_29 |     0.000 |
|       mem_reg_2048_2303_2_2   |     0.000 |
|       mem_reg_2048_2303_30_30 |     0.000 |
|       mem_reg_2048_2303_31_31 |     0.000 |
|       mem_reg_2048_2303_3_3   |     0.000 |
|       mem_reg_2048_2303_4_4   |     0.000 |
|       mem_reg_2048_2303_5_5   |     0.000 |
|       mem_reg_2048_2303_6_6   |     0.000 |
|       mem_reg_2048_2303_7_7   |     0.000 |
|       mem_reg_2048_2303_8_8   |     0.000 |
|       mem_reg_2048_2303_9_9   |     0.000 |
|       mem_reg_2304_2559_0_0   |     0.000 |
|       mem_reg_2304_2559_10_10 |     0.000 |
|       mem_reg_2304_2559_11_11 |     0.000 |
|       mem_reg_2304_2559_12_12 |     0.000 |
|       mem_reg_2304_2559_13_13 |     0.000 |
|       mem_reg_2304_2559_14_14 |     0.000 |
|       mem_reg_2304_2559_15_15 |     0.000 |
|       mem_reg_2304_2559_16_16 |     0.000 |
|       mem_reg_2304_2559_17_17 |     0.000 |
|       mem_reg_2304_2559_18_18 |     0.000 |
|       mem_reg_2304_2559_19_19 |     0.000 |
|       mem_reg_2304_2559_1_1   |     0.000 |
|       mem_reg_2304_2559_20_20 |     0.000 |
|       mem_reg_2304_2559_21_21 |     0.000 |
|       mem_reg_2304_2559_22_22 |     0.000 |
|       mem_reg_2304_2559_23_23 |     0.000 |
|       mem_reg_2304_2559_24_24 |     0.000 |
|       mem_reg_2304_2559_25_25 |     0.000 |
|       mem_reg_2304_2559_26_26 |     0.000 |
|       mem_reg_2304_2559_27_27 |     0.000 |
|       mem_reg_2304_2559_28_28 |     0.000 |
|       mem_reg_2304_2559_29_29 |     0.000 |
|       mem_reg_2304_2559_2_2   |     0.000 |
|       mem_reg_2304_2559_30_30 |     0.000 |
|       mem_reg_2304_2559_31_31 |     0.000 |
|       mem_reg_2304_2559_3_3   |     0.000 |
|       mem_reg_2304_2559_4_4   |     0.000 |
|       mem_reg_2304_2559_5_5   |     0.000 |
|       mem_reg_2304_2559_6_6   |     0.000 |
|       mem_reg_2304_2559_7_7   |     0.000 |
|       mem_reg_2304_2559_8_8   |     0.000 |
|       mem_reg_2304_2559_9_9   |     0.000 |
|       mem_reg_2560_2815_0_0   |     0.000 |
|       mem_reg_2560_2815_10_10 |     0.000 |
|       mem_reg_2560_2815_11_11 |     0.000 |
|       mem_reg_2560_2815_12_12 |     0.000 |
|       mem_reg_2560_2815_13_13 |     0.000 |
|       mem_reg_2560_2815_14_14 |     0.000 |
|       mem_reg_2560_2815_15_15 |     0.000 |
|       mem_reg_2560_2815_16_16 |     0.000 |
|       mem_reg_2560_2815_17_17 |     0.000 |
|       mem_reg_2560_2815_18_18 |     0.000 |
|       mem_reg_2560_2815_19_19 |     0.000 |
|       mem_reg_2560_2815_1_1   |     0.000 |
|       mem_reg_2560_2815_20_20 |     0.000 |
|       mem_reg_2560_2815_21_21 |     0.000 |
|       mem_reg_2560_2815_22_22 |     0.000 |
|       mem_reg_2560_2815_23_23 |     0.000 |
|       mem_reg_2560_2815_24_24 |     0.000 |
|       mem_reg_2560_2815_25_25 |     0.000 |
|       mem_reg_2560_2815_26_26 |     0.000 |
|       mem_reg_2560_2815_27_27 |     0.000 |
|       mem_reg_2560_2815_28_28 |     0.000 |
|       mem_reg_2560_2815_29_29 |     0.000 |
|       mem_reg_2560_2815_2_2   |     0.000 |
|       mem_reg_2560_2815_30_30 |     0.000 |
|       mem_reg_2560_2815_31_31 |     0.000 |
|       mem_reg_2560_2815_3_3   |     0.000 |
|       mem_reg_2560_2815_4_4   |     0.000 |
|       mem_reg_2560_2815_5_5   |     0.000 |
|       mem_reg_2560_2815_6_6   |     0.000 |
|       mem_reg_2560_2815_7_7   |     0.000 |
|       mem_reg_2560_2815_8_8   |     0.000 |
|       mem_reg_2560_2815_9_9   |     0.000 |
|       mem_reg_256_511_0_0     |     0.000 |
|       mem_reg_256_511_10_10   |     0.000 |
|       mem_reg_256_511_11_11   |     0.000 |
|       mem_reg_256_511_12_12   |     0.000 |
|       mem_reg_256_511_13_13   |     0.000 |
|       mem_reg_256_511_14_14   |     0.000 |
|       mem_reg_256_511_15_15   |     0.000 |
|       mem_reg_256_511_16_16   |     0.000 |
|       mem_reg_256_511_17_17   |     0.000 |
|       mem_reg_256_511_18_18   |     0.000 |
|       mem_reg_256_511_19_19   |     0.000 |
|       mem_reg_256_511_1_1     |     0.000 |
|       mem_reg_256_511_20_20   |     0.000 |
|       mem_reg_256_511_21_21   |     0.000 |
|       mem_reg_256_511_22_22   |     0.000 |
|       mem_reg_256_511_23_23   |     0.000 |
|       mem_reg_256_511_24_24   |     0.000 |
|       mem_reg_256_511_25_25   |     0.000 |
|       mem_reg_256_511_26_26   |     0.000 |
|       mem_reg_256_511_27_27   |     0.000 |
|       mem_reg_256_511_28_28   |     0.000 |
|       mem_reg_256_511_29_29   |     0.000 |
|       mem_reg_256_511_2_2     |     0.000 |
|       mem_reg_256_511_30_30   |     0.000 |
|       mem_reg_256_511_31_31   |     0.000 |
|       mem_reg_256_511_3_3     |     0.000 |
|       mem_reg_256_511_4_4     |     0.000 |
|       mem_reg_256_511_5_5     |     0.000 |
|       mem_reg_256_511_6_6     |     0.000 |
|       mem_reg_256_511_7_7     |     0.000 |
|       mem_reg_256_511_8_8     |     0.000 |
|       mem_reg_256_511_9_9     |     0.000 |
|       mem_reg_2816_3071_0_0   |     0.000 |
|       mem_reg_2816_3071_10_10 |     0.000 |
|       mem_reg_2816_3071_11_11 |     0.000 |
|       mem_reg_2816_3071_12_12 |     0.000 |
|       mem_reg_2816_3071_13_13 |     0.000 |
|       mem_reg_2816_3071_14_14 |     0.000 |
|       mem_reg_2816_3071_15_15 |     0.000 |
|       mem_reg_2816_3071_16_16 |     0.000 |
|       mem_reg_2816_3071_17_17 |     0.000 |
|       mem_reg_2816_3071_18_18 |     0.000 |
|       mem_reg_2816_3071_19_19 |     0.000 |
|       mem_reg_2816_3071_1_1   |     0.000 |
|       mem_reg_2816_3071_20_20 |     0.000 |
|       mem_reg_2816_3071_21_21 |     0.000 |
|       mem_reg_2816_3071_22_22 |     0.000 |
|       mem_reg_2816_3071_23_23 |     0.000 |
|       mem_reg_2816_3071_24_24 |     0.000 |
|       mem_reg_2816_3071_25_25 |     0.000 |
|       mem_reg_2816_3071_26_26 |     0.000 |
|       mem_reg_2816_3071_27_27 |     0.000 |
|       mem_reg_2816_3071_28_28 |     0.000 |
|       mem_reg_2816_3071_29_29 |     0.000 |
|       mem_reg_2816_3071_2_2   |     0.000 |
|       mem_reg_2816_3071_30_30 |     0.000 |
|       mem_reg_2816_3071_31_31 |     0.000 |
|       mem_reg_2816_3071_3_3   |     0.000 |
|       mem_reg_2816_3071_4_4   |     0.000 |
|       mem_reg_2816_3071_5_5   |     0.000 |
|       mem_reg_2816_3071_6_6   |     0.000 |
|       mem_reg_2816_3071_7_7   |     0.000 |
|       mem_reg_2816_3071_8_8   |     0.000 |
|       mem_reg_2816_3071_9_9   |     0.000 |
|       mem_reg_3072_3327_0_0   |     0.000 |
|       mem_reg_3072_3327_10_10 |     0.000 |
|       mem_reg_3072_3327_11_11 |     0.000 |
|       mem_reg_3072_3327_12_12 |     0.000 |
|       mem_reg_3072_3327_13_13 |     0.000 |
|       mem_reg_3072_3327_14_14 |     0.000 |
|       mem_reg_3072_3327_15_15 |     0.000 |
|       mem_reg_3072_3327_16_16 |     0.000 |
|       mem_reg_3072_3327_17_17 |     0.000 |
|       mem_reg_3072_3327_18_18 |     0.000 |
|       mem_reg_3072_3327_19_19 |     0.000 |
|       mem_reg_3072_3327_1_1   |     0.000 |
|       mem_reg_3072_3327_20_20 |     0.000 |
|       mem_reg_3072_3327_21_21 |     0.000 |
|       mem_reg_3072_3327_22_22 |     0.000 |
|       mem_reg_3072_3327_23_23 |     0.000 |
|       mem_reg_3072_3327_24_24 |     0.000 |
|       mem_reg_3072_3327_25_25 |     0.000 |
|       mem_reg_3072_3327_26_26 |     0.000 |
|       mem_reg_3072_3327_27_27 |     0.000 |
|       mem_reg_3072_3327_28_28 |     0.000 |
|       mem_reg_3072_3327_29_29 |     0.000 |
|       mem_reg_3072_3327_2_2   |     0.000 |
|       mem_reg_3072_3327_30_30 |     0.000 |
|       mem_reg_3072_3327_31_31 |     0.000 |
|       mem_reg_3072_3327_3_3   |     0.000 |
|       mem_reg_3072_3327_4_4   |     0.000 |
|       mem_reg_3072_3327_5_5   |     0.000 |
|       mem_reg_3072_3327_6_6   |     0.000 |
|       mem_reg_3072_3327_7_7   |     0.000 |
|       mem_reg_3072_3327_8_8   |     0.000 |
|       mem_reg_3072_3327_9_9   |     0.000 |
|       mem_reg_3328_3583_0_0   |     0.000 |
|       mem_reg_3328_3583_10_10 |     0.000 |
|       mem_reg_3328_3583_11_11 |     0.000 |
|       mem_reg_3328_3583_12_12 |     0.000 |
|       mem_reg_3328_3583_13_13 |     0.000 |
|       mem_reg_3328_3583_14_14 |     0.000 |
|       mem_reg_3328_3583_15_15 |     0.000 |
|       mem_reg_3328_3583_16_16 |     0.000 |
|       mem_reg_3328_3583_17_17 |     0.000 |
|       mem_reg_3328_3583_18_18 |     0.000 |
|       mem_reg_3328_3583_19_19 |     0.000 |
|       mem_reg_3328_3583_1_1   |     0.000 |
|       mem_reg_3328_3583_20_20 |     0.000 |
|       mem_reg_3328_3583_21_21 |     0.000 |
|       mem_reg_3328_3583_22_22 |     0.000 |
|       mem_reg_3328_3583_23_23 |     0.000 |
|       mem_reg_3328_3583_24_24 |     0.000 |
|       mem_reg_3328_3583_25_25 |     0.000 |
|       mem_reg_3328_3583_26_26 |     0.000 |
|       mem_reg_3328_3583_27_27 |     0.000 |
|       mem_reg_3328_3583_28_28 |     0.000 |
|       mem_reg_3328_3583_29_29 |     0.000 |
|       mem_reg_3328_3583_2_2   |     0.000 |
|       mem_reg_3328_3583_30_30 |     0.000 |
|       mem_reg_3328_3583_31_31 |     0.000 |
|       mem_reg_3328_3583_3_3   |     0.000 |
|       mem_reg_3328_3583_4_4   |     0.000 |
|       mem_reg_3328_3583_5_5   |     0.000 |
|       mem_reg_3328_3583_6_6   |     0.000 |
|       mem_reg_3328_3583_7_7   |     0.000 |
|       mem_reg_3328_3583_8_8   |     0.000 |
|       mem_reg_3328_3583_9_9   |     0.000 |
|       mem_reg_3584_3839_0_0   |     0.000 |
|       mem_reg_3584_3839_10_10 |     0.000 |
|       mem_reg_3584_3839_11_11 |     0.000 |
|       mem_reg_3584_3839_12_12 |     0.000 |
|       mem_reg_3584_3839_13_13 |     0.000 |
|       mem_reg_3584_3839_14_14 |     0.000 |
|       mem_reg_3584_3839_15_15 |     0.000 |
|       mem_reg_3584_3839_16_16 |     0.000 |
|       mem_reg_3584_3839_17_17 |     0.000 |
|       mem_reg_3584_3839_18_18 |     0.000 |
|       mem_reg_3584_3839_19_19 |     0.000 |
|       mem_reg_3584_3839_1_1   |     0.000 |
|       mem_reg_3584_3839_20_20 |     0.000 |
|       mem_reg_3584_3839_21_21 |     0.000 |
|       mem_reg_3584_3839_22_22 |     0.000 |
|       mem_reg_3584_3839_23_23 |     0.000 |
|       mem_reg_3584_3839_24_24 |     0.000 |
|       mem_reg_3584_3839_25_25 |     0.000 |
|       mem_reg_3584_3839_26_26 |     0.000 |
|       mem_reg_3584_3839_27_27 |     0.000 |
|       mem_reg_3584_3839_28_28 |     0.000 |
|       mem_reg_3584_3839_29_29 |     0.000 |
|       mem_reg_3584_3839_2_2   |     0.000 |
|       mem_reg_3584_3839_30_30 |     0.000 |
|       mem_reg_3584_3839_31_31 |     0.000 |
|       mem_reg_3584_3839_3_3   |     0.000 |
|       mem_reg_3584_3839_4_4   |     0.000 |
|       mem_reg_3584_3839_5_5   |     0.000 |
|       mem_reg_3584_3839_6_6   |     0.000 |
|       mem_reg_3584_3839_7_7   |     0.000 |
|       mem_reg_3584_3839_8_8   |     0.000 |
|       mem_reg_3584_3839_9_9   |     0.000 |
|       mem_reg_3840_4095_0_0   |     0.000 |
|       mem_reg_3840_4095_10_10 |     0.000 |
|       mem_reg_3840_4095_11_11 |     0.000 |
|       mem_reg_3840_4095_12_12 |     0.000 |
|       mem_reg_3840_4095_13_13 |     0.000 |
|       mem_reg_3840_4095_14_14 |     0.000 |
|       mem_reg_3840_4095_15_15 |     0.000 |
|       mem_reg_3840_4095_16_16 |     0.000 |
|       mem_reg_3840_4095_17_17 |     0.000 |
|       mem_reg_3840_4095_18_18 |     0.000 |
|       mem_reg_3840_4095_19_19 |     0.000 |
|       mem_reg_3840_4095_1_1   |     0.000 |
|       mem_reg_3840_4095_20_20 |     0.000 |
|       mem_reg_3840_4095_21_21 |     0.000 |
|       mem_reg_3840_4095_22_22 |     0.000 |
|       mem_reg_3840_4095_23_23 |     0.000 |
|       mem_reg_3840_4095_24_24 |     0.000 |
|       mem_reg_3840_4095_25_25 |     0.000 |
|       mem_reg_3840_4095_26_26 |     0.000 |
|       mem_reg_3840_4095_27_27 |     0.000 |
|       mem_reg_3840_4095_28_28 |     0.000 |
|       mem_reg_3840_4095_29_29 |     0.000 |
|       mem_reg_3840_4095_2_2   |     0.000 |
|       mem_reg_3840_4095_30_30 |     0.000 |
|       mem_reg_3840_4095_31_31 |     0.000 |
|       mem_reg_3840_4095_3_3   |     0.000 |
|       mem_reg_3840_4095_4_4   |     0.000 |
|       mem_reg_3840_4095_5_5   |     0.000 |
|       mem_reg_3840_4095_6_6   |     0.000 |
|       mem_reg_3840_4095_7_7   |     0.000 |
|       mem_reg_3840_4095_8_8   |     0.000 |
|       mem_reg_3840_4095_9_9   |     0.000 |
|       mem_reg_512_767_0_0     |     0.000 |
|       mem_reg_512_767_10_10   |     0.000 |
|       mem_reg_512_767_11_11   |     0.000 |
|       mem_reg_512_767_12_12   |     0.000 |
|       mem_reg_512_767_13_13   |     0.000 |
|       mem_reg_512_767_14_14   |     0.000 |
|       mem_reg_512_767_15_15   |     0.000 |
|       mem_reg_512_767_16_16   |     0.000 |
|       mem_reg_512_767_17_17   |     0.000 |
|       mem_reg_512_767_18_18   |     0.000 |
|       mem_reg_512_767_19_19   |     0.000 |
|       mem_reg_512_767_1_1     |     0.000 |
|       mem_reg_512_767_20_20   |     0.000 |
|       mem_reg_512_767_21_21   |     0.000 |
|       mem_reg_512_767_22_22   |     0.000 |
|       mem_reg_512_767_23_23   |     0.000 |
|       mem_reg_512_767_24_24   |     0.000 |
|       mem_reg_512_767_25_25   |     0.000 |
|       mem_reg_512_767_26_26   |     0.000 |
|       mem_reg_512_767_27_27   |     0.000 |
|       mem_reg_512_767_28_28   |     0.000 |
|       mem_reg_512_767_29_29   |     0.000 |
|       mem_reg_512_767_2_2     |     0.000 |
|       mem_reg_512_767_30_30   |     0.000 |
|       mem_reg_512_767_31_31   |     0.000 |
|       mem_reg_512_767_3_3     |     0.000 |
|       mem_reg_512_767_4_4     |     0.000 |
|       mem_reg_512_767_5_5     |     0.000 |
|       mem_reg_512_767_6_6     |     0.000 |
|       mem_reg_512_767_7_7     |     0.000 |
|       mem_reg_512_767_8_8     |     0.000 |
|       mem_reg_512_767_9_9     |     0.000 |
|       mem_reg_768_1023_0_0    |     0.000 |
|       mem_reg_768_1023_10_10  |     0.000 |
|       mem_reg_768_1023_11_11  |     0.000 |
|       mem_reg_768_1023_12_12  |     0.000 |
|       mem_reg_768_1023_13_13  |     0.000 |
|       mem_reg_768_1023_14_14  |     0.000 |
|       mem_reg_768_1023_15_15  |     0.000 |
|       mem_reg_768_1023_16_16  |     0.000 |
|       mem_reg_768_1023_17_17  |     0.000 |
|       mem_reg_768_1023_18_18  |     0.000 |
|       mem_reg_768_1023_19_19  |     0.000 |
|       mem_reg_768_1023_1_1    |     0.000 |
|       mem_reg_768_1023_20_20  |     0.000 |
|       mem_reg_768_1023_21_21  |     0.000 |
|       mem_reg_768_1023_22_22  |     0.000 |
|       mem_reg_768_1023_23_23  |     0.000 |
|       mem_reg_768_1023_24_24  |     0.000 |
|       mem_reg_768_1023_25_25  |     0.000 |
|       mem_reg_768_1023_26_26  |     0.000 |
|       mem_reg_768_1023_27_27  |     0.000 |
|       mem_reg_768_1023_28_28  |     0.000 |
|       mem_reg_768_1023_29_29  |     0.000 |
|       mem_reg_768_1023_2_2    |     0.000 |
|       mem_reg_768_1023_30_30  |     0.000 |
|       mem_reg_768_1023_31_31  |     0.000 |
|       mem_reg_768_1023_3_3    |     0.000 |
|       mem_reg_768_1023_4_4    |     0.000 |
|       mem_reg_768_1023_5_5    |     0.000 |
|       mem_reg_768_1023_6_6    |     0.000 |
|       mem_reg_768_1023_7_7    |     0.000 |
|       mem_reg_768_1023_8_8    |     0.000 |
|       mem_reg_768_1023_9_9    |     0.000 |
|   inst_mem_adapter            |     0.000 |
|     inst_mem                  |     0.000 |
|       sram_reg_0_63_0_2       |     0.000 |
|       sram_reg_0_63_12_14     |     0.000 |
|       sram_reg_0_63_15_17     |     0.000 |
|       sram_reg_0_63_18_20     |     0.000 |
|       sram_reg_0_63_21_23     |     0.000 |
|       sram_reg_0_63_24_26     |     0.000 |
|       sram_reg_0_63_27_29     |     0.000 |
|       sram_reg_0_63_30_30     |     0.000 |
|       sram_reg_0_63_31_31     |     0.000 |
|       sram_reg_0_63_3_5       |     0.000 |
|       sram_reg_0_63_6_8       |     0.000 |
|       sram_reg_0_63_9_11      |     0.000 |
|       sram_reg_128_191_0_2    |     0.000 |
|       sram_reg_128_191_12_14  |     0.000 |
|       sram_reg_128_191_15_17  |     0.000 |
|       sram_reg_128_191_18_20  |     0.000 |
|       sram_reg_128_191_21_23  |     0.000 |
|       sram_reg_128_191_24_26  |     0.000 |
|       sram_reg_128_191_27_29  |     0.000 |
|       sram_reg_128_191_30_30  |     0.000 |
|       sram_reg_128_191_31_31  |     0.000 |
|       sram_reg_128_191_3_5    |     0.000 |
|       sram_reg_128_191_6_8    |     0.000 |
|       sram_reg_128_191_9_11   |     0.000 |
|       sram_reg_192_255_0_2    |     0.000 |
|       sram_reg_192_255_12_14  |     0.000 |
|       sram_reg_192_255_15_17  |     0.000 |
|       sram_reg_192_255_18_20  |     0.000 |
|       sram_reg_192_255_21_23  |     0.000 |
|       sram_reg_192_255_24_26  |     0.000 |
|       sram_reg_192_255_27_29  |     0.000 |
|       sram_reg_192_255_30_30  |     0.000 |
|       sram_reg_192_255_31_31  |     0.000 |
|       sram_reg_192_255_3_5    |     0.000 |
|       sram_reg_192_255_6_8    |     0.000 |
|       sram_reg_192_255_9_11   |     0.000 |
|       sram_reg_256_319_0_2    |     0.000 |
|       sram_reg_256_319_12_14  |     0.000 |
|       sram_reg_256_319_15_17  |     0.000 |
|       sram_reg_256_319_18_20  |     0.000 |
|       sram_reg_256_319_21_23  |     0.000 |
|       sram_reg_256_319_24_26  |     0.000 |
|       sram_reg_256_319_27_29  |     0.000 |
|       sram_reg_256_319_30_30  |     0.000 |
|       sram_reg_256_319_31_31  |     0.000 |
|       sram_reg_256_319_3_5    |     0.000 |
|       sram_reg_256_319_6_8    |     0.000 |
|       sram_reg_256_319_9_11   |     0.000 |
|       sram_reg_320_383_0_2    |     0.000 |
|       sram_reg_320_383_12_14  |     0.000 |
|       sram_reg_320_383_15_17  |     0.000 |
|       sram_reg_320_383_18_20  |     0.000 |
|       sram_reg_320_383_21_23  |     0.000 |
|       sram_reg_320_383_24_26  |     0.000 |
|       sram_reg_320_383_27_29  |     0.000 |
|       sram_reg_320_383_30_30  |     0.000 |
|       sram_reg_320_383_31_31  |     0.000 |
|       sram_reg_320_383_3_5    |     0.000 |
|       sram_reg_320_383_6_8    |     0.000 |
|       sram_reg_320_383_9_11   |     0.000 |
|       sram_reg_384_447_0_2    |     0.000 |
|       sram_reg_384_447_12_14  |     0.000 |
|       sram_reg_384_447_15_17  |     0.000 |
|       sram_reg_384_447_18_20  |     0.000 |
|       sram_reg_384_447_21_23  |     0.000 |
|       sram_reg_384_447_24_26  |     0.000 |
|       sram_reg_384_447_27_29  |     0.000 |
|       sram_reg_384_447_30_30  |     0.000 |
|       sram_reg_384_447_31_31  |     0.000 |
|       sram_reg_384_447_3_5    |     0.000 |
|       sram_reg_384_447_6_8    |     0.000 |
|       sram_reg_384_447_9_11   |     0.000 |
|       sram_reg_448_511_0_2    |     0.000 |
|       sram_reg_448_511_12_14  |     0.000 |
|       sram_reg_448_511_15_17  |     0.000 |
|       sram_reg_448_511_18_20  |     0.000 |
|       sram_reg_448_511_21_23  |     0.000 |
|       sram_reg_448_511_24_26  |     0.000 |
|       sram_reg_448_511_27_29  |     0.000 |
|       sram_reg_448_511_30_30  |     0.000 |
|       sram_reg_448_511_31_31  |     0.000 |
|       sram_reg_448_511_3_5    |     0.000 |
|       sram_reg_448_511_6_8    |     0.000 |
|       sram_reg_448_511_9_11   |     0.000 |
|       sram_reg_512_575_0_2    |     0.000 |
|       sram_reg_512_575_12_14  |     0.000 |
|       sram_reg_512_575_15_17  |     0.000 |
|       sram_reg_512_575_18_20  |     0.000 |
|       sram_reg_512_575_21_23  |     0.000 |
|       sram_reg_512_575_24_26  |     0.000 |
|       sram_reg_512_575_27_29  |     0.000 |
|       sram_reg_512_575_30_30  |     0.000 |
|       sram_reg_512_575_31_31  |     0.000 |
|       sram_reg_512_575_3_5    |     0.000 |
|       sram_reg_512_575_6_8    |     0.000 |
|       sram_reg_512_575_9_11   |     0.000 |
|       sram_reg_576_639_0_2    |     0.000 |
|       sram_reg_576_639_12_14  |     0.000 |
|       sram_reg_576_639_15_17  |     0.000 |
|       sram_reg_576_639_18_20  |     0.000 |
|       sram_reg_576_639_21_23  |     0.000 |
|       sram_reg_576_639_24_26  |     0.000 |
|       sram_reg_576_639_27_29  |     0.000 |
|       sram_reg_576_639_30_30  |     0.000 |
|       sram_reg_576_639_31_31  |     0.000 |
|       sram_reg_576_639_3_5    |     0.000 |
|       sram_reg_576_639_6_8    |     0.000 |
|       sram_reg_576_639_9_11   |     0.000 |
|       sram_reg_640_703_0_2    |     0.000 |
|       sram_reg_640_703_12_14  |     0.000 |
|       sram_reg_640_703_15_17  |     0.000 |
|       sram_reg_640_703_18_20  |     0.000 |
|       sram_reg_640_703_21_23  |     0.000 |
|       sram_reg_640_703_24_26  |     0.000 |
|       sram_reg_640_703_27_29  |     0.000 |
|       sram_reg_640_703_30_30  |     0.000 |
|       sram_reg_640_703_31_31  |     0.000 |
|       sram_reg_640_703_3_5    |     0.000 |
|       sram_reg_640_703_6_8    |     0.000 |
|       sram_reg_640_703_9_11   |     0.000 |
|       sram_reg_64_127_0_2     |     0.000 |
|       sram_reg_64_127_12_14   |     0.000 |
|       sram_reg_64_127_15_17   |     0.000 |
|       sram_reg_64_127_18_20   |     0.000 |
|       sram_reg_64_127_21_23   |     0.000 |
|       sram_reg_64_127_24_26   |     0.000 |
|       sram_reg_64_127_27_29   |     0.000 |
|       sram_reg_64_127_30_30   |     0.000 |
|       sram_reg_64_127_31_31   |     0.000 |
|       sram_reg_64_127_3_5     |     0.000 |
|       sram_reg_64_127_6_8     |     0.000 |
|       sram_reg_64_127_9_11    |     0.000 |
|       sram_reg_704_767_0_2    |     0.000 |
|       sram_reg_704_767_12_14  |     0.000 |
|       sram_reg_704_767_15_17  |     0.000 |
|       sram_reg_704_767_18_20  |     0.000 |
|       sram_reg_704_767_21_23  |     0.000 |
|       sram_reg_704_767_24_26  |     0.000 |
|       sram_reg_704_767_27_29  |     0.000 |
|       sram_reg_704_767_30_30  |     0.000 |
|       sram_reg_704_767_31_31  |     0.000 |
|       sram_reg_704_767_3_5    |     0.000 |
|       sram_reg_704_767_6_8    |     0.000 |
|       sram_reg_704_767_9_11   |     0.000 |
|       sram_reg_768_831_0_2    |     0.000 |
|       sram_reg_768_831_12_14  |     0.000 |
|       sram_reg_768_831_15_17  |     0.000 |
|       sram_reg_768_831_18_20  |     0.000 |
|       sram_reg_768_831_21_23  |     0.000 |
|       sram_reg_768_831_24_26  |     0.000 |
|       sram_reg_768_831_27_29  |     0.000 |
|       sram_reg_768_831_30_30  |     0.000 |
|       sram_reg_768_831_31_31  |     0.000 |
|       sram_reg_768_831_3_5    |     0.000 |
|       sram_reg_768_831_6_8    |     0.000 |
|       sram_reg_768_831_9_11   |     0.000 |
|       sram_reg_832_895_0_2    |     0.000 |
|       sram_reg_832_895_12_14  |     0.000 |
|       sram_reg_832_895_15_17  |     0.000 |
|       sram_reg_832_895_18_20  |     0.000 |
|       sram_reg_832_895_21_23  |     0.000 |
|       sram_reg_832_895_24_26  |     0.000 |
|       sram_reg_832_895_27_29  |     0.000 |
|       sram_reg_832_895_30_30  |     0.000 |
|       sram_reg_832_895_31_31  |     0.000 |
|       sram_reg_832_895_3_5    |     0.000 |
|       sram_reg_832_895_6_8    |     0.000 |
|       sram_reg_832_895_9_11   |     0.000 |
|       sram_reg_896_959_0_2    |     0.000 |
|       sram_reg_896_959_12_14  |     0.000 |
|       sram_reg_896_959_15_17  |     0.000 |
|       sram_reg_896_959_18_20  |     0.000 |
|       sram_reg_896_959_21_23  |     0.000 |
|       sram_reg_896_959_24_26  |     0.000 |
|       sram_reg_896_959_27_29  |     0.000 |
|       sram_reg_896_959_30_30  |     0.000 |
|       sram_reg_896_959_31_31  |     0.000 |
|       sram_reg_896_959_3_5    |     0.000 |
|       sram_reg_896_959_6_8    |     0.000 |
|       sram_reg_896_959_9_11   |     0.000 |
|       sram_reg_960_1023_0_2   |     0.000 |
|       sram_reg_960_1023_12_14 |     0.000 |
|       sram_reg_960_1023_15_17 |     0.000 |
|       sram_reg_960_1023_18_20 |     0.000 |
|       sram_reg_960_1023_21_23 |     0.000 |
|       sram_reg_960_1023_24_26 |     0.000 |
|       sram_reg_960_1023_27_29 |     0.000 |
|       sram_reg_960_1023_30_30 |     0.000 |
|       sram_reg_960_1023_31_31 |     0.000 |
|       sram_reg_960_1023_3_5   |     0.000 |
|       sram_reg_960_1023_6_8   |     0.000 |
|       sram_reg_960_1023_9_11  |     0.000 |
+-------------------------------+-----------+


