
Event-Triggered Scheduling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a510  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000558  0800a620  0800a620  0000b620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab78  0800ab78  0000c1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800ab78  0800ab78  0000bb78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab80  0800ab80  0000c1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab80  0800ab80  0000bb80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800ab84  0800ab84  0000bb84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  0800ab88  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  200001d4  0800ad5c  0000c1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000534  0800ad5c  0000c534  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010393  00000000  00000000  0000c1fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000249a  00000000  00000000  0001c590  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001040  00000000  00000000  0001ea30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000cd0  00000000  00000000  0001fa70  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018fb6  00000000  00000000  00020740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012fbf  00000000  00000000  000396f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008eb56  00000000  00000000  0004c6b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000db20b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005ab4  00000000  00000000  000db250  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000e0d04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d4 	.word	0x200001d4
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a608 	.word	0x0800a608

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001d8 	.word	0x200001d8
 800014c:	0800a608 	.word	0x0800a608

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_fmul>:
 8000160:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000164:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000168:	bf1e      	ittt	ne
 800016a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800016e:	ea92 0f0c 	teqne	r2, ip
 8000172:	ea93 0f0c 	teqne	r3, ip
 8000176:	d06f      	beq.n	8000258 <__aeabi_fmul+0xf8>
 8000178:	441a      	add	r2, r3
 800017a:	ea80 0c01 	eor.w	ip, r0, r1
 800017e:	0240      	lsls	r0, r0, #9
 8000180:	bf18      	it	ne
 8000182:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000186:	d01e      	beq.n	80001c6 <__aeabi_fmul+0x66>
 8000188:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800018c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000190:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000194:	fba0 3101 	umull	r3, r1, r0, r1
 8000198:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 800019c:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80001a0:	bf3e      	ittt	cc
 80001a2:	0049      	lslcc	r1, r1, #1
 80001a4:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80001a8:	005b      	lslcc	r3, r3, #1
 80001aa:	ea40 0001 	orr.w	r0, r0, r1
 80001ae:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80001b2:	2afd      	cmp	r2, #253	@ 0xfd
 80001b4:	d81d      	bhi.n	80001f2 <__aeabi_fmul+0x92>
 80001b6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80001ba:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001be:	bf08      	it	eq
 80001c0:	f020 0001 	biceq.w	r0, r0, #1
 80001c4:	4770      	bx	lr
 80001c6:	f090 0f00 	teq	r0, #0
 80001ca:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80001ce:	bf08      	it	eq
 80001d0:	0249      	lsleq	r1, r1, #9
 80001d2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80001d6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80001da:	3a7f      	subs	r2, #127	@ 0x7f
 80001dc:	bfc2      	ittt	gt
 80001de:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80001e2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80001e6:	4770      	bxgt	lr
 80001e8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80001ec:	f04f 0300 	mov.w	r3, #0
 80001f0:	3a01      	subs	r2, #1
 80001f2:	dc5d      	bgt.n	80002b0 <__aeabi_fmul+0x150>
 80001f4:	f112 0f19 	cmn.w	r2, #25
 80001f8:	bfdc      	itt	le
 80001fa:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 80001fe:	4770      	bxle	lr
 8000200:	f1c2 0200 	rsb	r2, r2, #0
 8000204:	0041      	lsls	r1, r0, #1
 8000206:	fa21 f102 	lsr.w	r1, r1, r2
 800020a:	f1c2 0220 	rsb	r2, r2, #32
 800020e:	fa00 fc02 	lsl.w	ip, r0, r2
 8000212:	ea5f 0031 	movs.w	r0, r1, rrx
 8000216:	f140 0000 	adc.w	r0, r0, #0
 800021a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800021e:	bf08      	it	eq
 8000220:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000224:	4770      	bx	lr
 8000226:	f092 0f00 	teq	r2, #0
 800022a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800022e:	bf02      	ittt	eq
 8000230:	0040      	lsleq	r0, r0, #1
 8000232:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000236:	3a01      	subeq	r2, #1
 8000238:	d0f9      	beq.n	800022e <__aeabi_fmul+0xce>
 800023a:	ea40 000c 	orr.w	r0, r0, ip
 800023e:	f093 0f00 	teq	r3, #0
 8000242:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000246:	bf02      	ittt	eq
 8000248:	0049      	lsleq	r1, r1, #1
 800024a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800024e:	3b01      	subeq	r3, #1
 8000250:	d0f9      	beq.n	8000246 <__aeabi_fmul+0xe6>
 8000252:	ea41 010c 	orr.w	r1, r1, ip
 8000256:	e78f      	b.n	8000178 <__aeabi_fmul+0x18>
 8000258:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800025c:	ea92 0f0c 	teq	r2, ip
 8000260:	bf18      	it	ne
 8000262:	ea93 0f0c 	teqne	r3, ip
 8000266:	d00a      	beq.n	800027e <__aeabi_fmul+0x11e>
 8000268:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 800026c:	bf18      	it	ne
 800026e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000272:	d1d8      	bne.n	8000226 <__aeabi_fmul+0xc6>
 8000274:	ea80 0001 	eor.w	r0, r0, r1
 8000278:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f090 0f00 	teq	r0, #0
 8000282:	bf17      	itett	ne
 8000284:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000288:	4608      	moveq	r0, r1
 800028a:	f091 0f00 	teqne	r1, #0
 800028e:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000292:	d014      	beq.n	80002be <__aeabi_fmul+0x15e>
 8000294:	ea92 0f0c 	teq	r2, ip
 8000298:	d101      	bne.n	800029e <__aeabi_fmul+0x13e>
 800029a:	0242      	lsls	r2, r0, #9
 800029c:	d10f      	bne.n	80002be <__aeabi_fmul+0x15e>
 800029e:	ea93 0f0c 	teq	r3, ip
 80002a2:	d103      	bne.n	80002ac <__aeabi_fmul+0x14c>
 80002a4:	024b      	lsls	r3, r1, #9
 80002a6:	bf18      	it	ne
 80002a8:	4608      	movne	r0, r1
 80002aa:	d108      	bne.n	80002be <__aeabi_fmul+0x15e>
 80002ac:	ea80 0001 	eor.w	r0, r0, r1
 80002b0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80002b4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002b8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80002bc:	4770      	bx	lr
 80002be:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80002c2:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80002c6:	4770      	bx	lr

080002c8 <__aeabi_drsub>:
 80002c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002cc:	e002      	b.n	80002d4 <__adddf3>
 80002ce:	bf00      	nop

080002d0 <__aeabi_dsub>:
 80002d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002d4 <__adddf3>:
 80002d4:	b530      	push	{r4, r5, lr}
 80002d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002de:	ea94 0f05 	teq	r4, r5
 80002e2:	bf08      	it	eq
 80002e4:	ea90 0f02 	teqeq	r0, r2
 80002e8:	bf1f      	itttt	ne
 80002ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002fa:	f000 80e2 	beq.w	80004c2 <__adddf3+0x1ee>
 80002fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000302:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000306:	bfb8      	it	lt
 8000308:	426d      	neglt	r5, r5
 800030a:	dd0c      	ble.n	8000326 <__adddf3+0x52>
 800030c:	442c      	add	r4, r5
 800030e:	ea80 0202 	eor.w	r2, r0, r2
 8000312:	ea81 0303 	eor.w	r3, r1, r3
 8000316:	ea82 0000 	eor.w	r0, r2, r0
 800031a:	ea83 0101 	eor.w	r1, r3, r1
 800031e:	ea80 0202 	eor.w	r2, r0, r2
 8000322:	ea81 0303 	eor.w	r3, r1, r3
 8000326:	2d36      	cmp	r5, #54	@ 0x36
 8000328:	bf88      	it	hi
 800032a:	bd30      	pophi	{r4, r5, pc}
 800032c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000330:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000334:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000338:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800033c:	d002      	beq.n	8000344 <__adddf3+0x70>
 800033e:	4240      	negs	r0, r0
 8000340:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000344:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000348:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800034c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000350:	d002      	beq.n	8000358 <__adddf3+0x84>
 8000352:	4252      	negs	r2, r2
 8000354:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000358:	ea94 0f05 	teq	r4, r5
 800035c:	f000 80a7 	beq.w	80004ae <__adddf3+0x1da>
 8000360:	f1a4 0401 	sub.w	r4, r4, #1
 8000364:	f1d5 0e20 	rsbs	lr, r5, #32
 8000368:	db0d      	blt.n	8000386 <__adddf3+0xb2>
 800036a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800036e:	fa22 f205 	lsr.w	r2, r2, r5
 8000372:	1880      	adds	r0, r0, r2
 8000374:	f141 0100 	adc.w	r1, r1, #0
 8000378:	fa03 f20e 	lsl.w	r2, r3, lr
 800037c:	1880      	adds	r0, r0, r2
 800037e:	fa43 f305 	asr.w	r3, r3, r5
 8000382:	4159      	adcs	r1, r3
 8000384:	e00e      	b.n	80003a4 <__adddf3+0xd0>
 8000386:	f1a5 0520 	sub.w	r5, r5, #32
 800038a:	f10e 0e20 	add.w	lr, lr, #32
 800038e:	2a01      	cmp	r2, #1
 8000390:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000394:	bf28      	it	cs
 8000396:	f04c 0c02 	orrcs.w	ip, ip, #2
 800039a:	fa43 f305 	asr.w	r3, r3, r5
 800039e:	18c0      	adds	r0, r0, r3
 80003a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a8:	d507      	bpl.n	80003ba <__adddf3+0xe6>
 80003aa:	f04f 0e00 	mov.w	lr, #0
 80003ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80003b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80003ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003be:	d31b      	bcc.n	80003f8 <__adddf3+0x124>
 80003c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003c4:	d30c      	bcc.n	80003e0 <__adddf3+0x10c>
 80003c6:	0849      	lsrs	r1, r1, #1
 80003c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80003cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d0:	f104 0401 	add.w	r4, r4, #1
 80003d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003dc:	f080 809a 	bcs.w	8000514 <__adddf3+0x240>
 80003e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003e4:	bf08      	it	eq
 80003e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003ea:	f150 0000 	adcs.w	r0, r0, #0
 80003ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003f2:	ea41 0105 	orr.w	r1, r1, r5
 80003f6:	bd30      	pop	{r4, r5, pc}
 80003f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003fc:	4140      	adcs	r0, r0
 80003fe:	eb41 0101 	adc.w	r1, r1, r1
 8000402:	3c01      	subs	r4, #1
 8000404:	bf28      	it	cs
 8000406:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800040a:	d2e9      	bcs.n	80003e0 <__adddf3+0x10c>
 800040c:	f091 0f00 	teq	r1, #0
 8000410:	bf04      	itt	eq
 8000412:	4601      	moveq	r1, r0
 8000414:	2000      	moveq	r0, #0
 8000416:	fab1 f381 	clz	r3, r1
 800041a:	bf08      	it	eq
 800041c:	3320      	addeq	r3, #32
 800041e:	f1a3 030b 	sub.w	r3, r3, #11
 8000422:	f1b3 0220 	subs.w	r2, r3, #32
 8000426:	da0c      	bge.n	8000442 <__adddf3+0x16e>
 8000428:	320c      	adds	r2, #12
 800042a:	dd08      	ble.n	800043e <__adddf3+0x16a>
 800042c:	f102 0c14 	add.w	ip, r2, #20
 8000430:	f1c2 020c 	rsb	r2, r2, #12
 8000434:	fa01 f00c 	lsl.w	r0, r1, ip
 8000438:	fa21 f102 	lsr.w	r1, r1, r2
 800043c:	e00c      	b.n	8000458 <__adddf3+0x184>
 800043e:	f102 0214 	add.w	r2, r2, #20
 8000442:	bfd8      	it	le
 8000444:	f1c2 0c20 	rsble	ip, r2, #32
 8000448:	fa01 f102 	lsl.w	r1, r1, r2
 800044c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000450:	bfdc      	itt	le
 8000452:	ea41 010c 	orrle.w	r1, r1, ip
 8000456:	4090      	lslle	r0, r2
 8000458:	1ae4      	subs	r4, r4, r3
 800045a:	bfa2      	ittt	ge
 800045c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000460:	4329      	orrge	r1, r5
 8000462:	bd30      	popge	{r4, r5, pc}
 8000464:	ea6f 0404 	mvn.w	r4, r4
 8000468:	3c1f      	subs	r4, #31
 800046a:	da1c      	bge.n	80004a6 <__adddf3+0x1d2>
 800046c:	340c      	adds	r4, #12
 800046e:	dc0e      	bgt.n	800048e <__adddf3+0x1ba>
 8000470:	f104 0414 	add.w	r4, r4, #20
 8000474:	f1c4 0220 	rsb	r2, r4, #32
 8000478:	fa20 f004 	lsr.w	r0, r0, r4
 800047c:	fa01 f302 	lsl.w	r3, r1, r2
 8000480:	ea40 0003 	orr.w	r0, r0, r3
 8000484:	fa21 f304 	lsr.w	r3, r1, r4
 8000488:	ea45 0103 	orr.w	r1, r5, r3
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	f1c4 040c 	rsb	r4, r4, #12
 8000492:	f1c4 0220 	rsb	r2, r4, #32
 8000496:	fa20 f002 	lsr.w	r0, r0, r2
 800049a:	fa01 f304 	lsl.w	r3, r1, r4
 800049e:	ea40 0003 	orr.w	r0, r0, r3
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	fa21 f004 	lsr.w	r0, r1, r4
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	f094 0f00 	teq	r4, #0
 80004b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004b6:	bf06      	itte	eq
 80004b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004bc:	3401      	addeq	r4, #1
 80004be:	3d01      	subne	r5, #1
 80004c0:	e74e      	b.n	8000360 <__adddf3+0x8c>
 80004c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004c6:	bf18      	it	ne
 80004c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004cc:	d029      	beq.n	8000522 <__adddf3+0x24e>
 80004ce:	ea94 0f05 	teq	r4, r5
 80004d2:	bf08      	it	eq
 80004d4:	ea90 0f02 	teqeq	r0, r2
 80004d8:	d005      	beq.n	80004e6 <__adddf3+0x212>
 80004da:	ea54 0c00 	orrs.w	ip, r4, r0
 80004de:	bf04      	itt	eq
 80004e0:	4619      	moveq	r1, r3
 80004e2:	4610      	moveq	r0, r2
 80004e4:	bd30      	pop	{r4, r5, pc}
 80004e6:	ea91 0f03 	teq	r1, r3
 80004ea:	bf1e      	ittt	ne
 80004ec:	2100      	movne	r1, #0
 80004ee:	2000      	movne	r0, #0
 80004f0:	bd30      	popne	{r4, r5, pc}
 80004f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004f6:	d105      	bne.n	8000504 <__adddf3+0x230>
 80004f8:	0040      	lsls	r0, r0, #1
 80004fa:	4149      	adcs	r1, r1
 80004fc:	bf28      	it	cs
 80004fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000502:	bd30      	pop	{r4, r5, pc}
 8000504:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000508:	bf3c      	itt	cc
 800050a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800050e:	bd30      	popcc	{r4, r5, pc}
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000518:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800051c:	f04f 0000 	mov.w	r0, #0
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000526:	bf1a      	itte	ne
 8000528:	4619      	movne	r1, r3
 800052a:	4610      	movne	r0, r2
 800052c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000530:	bf1c      	itt	ne
 8000532:	460b      	movne	r3, r1
 8000534:	4602      	movne	r2, r0
 8000536:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800053a:	bf06      	itte	eq
 800053c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000540:	ea91 0f03 	teqeq	r1, r3
 8000544:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	bf00      	nop

0800054c <__aeabi_ui2d>:
 800054c:	f090 0f00 	teq	r0, #0
 8000550:	bf04      	itt	eq
 8000552:	2100      	moveq	r1, #0
 8000554:	4770      	bxeq	lr
 8000556:	b530      	push	{r4, r5, lr}
 8000558:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800055c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000560:	f04f 0500 	mov.w	r5, #0
 8000564:	f04f 0100 	mov.w	r1, #0
 8000568:	e750      	b.n	800040c <__adddf3+0x138>
 800056a:	bf00      	nop

0800056c <__aeabi_i2d>:
 800056c:	f090 0f00 	teq	r0, #0
 8000570:	bf04      	itt	eq
 8000572:	2100      	moveq	r1, #0
 8000574:	4770      	bxeq	lr
 8000576:	b530      	push	{r4, r5, lr}
 8000578:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800057c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000580:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000584:	bf48      	it	mi
 8000586:	4240      	negmi	r0, r0
 8000588:	f04f 0100 	mov.w	r1, #0
 800058c:	e73e      	b.n	800040c <__adddf3+0x138>
 800058e:	bf00      	nop

08000590 <__aeabi_f2d>:
 8000590:	0042      	lsls	r2, r0, #1
 8000592:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000596:	ea4f 0131 	mov.w	r1, r1, rrx
 800059a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800059e:	bf1f      	itttt	ne
 80005a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005ac:	4770      	bxne	lr
 80005ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005b2:	bf08      	it	eq
 80005b4:	4770      	bxeq	lr
 80005b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005ba:	bf04      	itt	eq
 80005bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c0:	4770      	bxeq	lr
 80005c2:	b530      	push	{r4, r5, lr}
 80005c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d0:	e71c      	b.n	800040c <__adddf3+0x138>
 80005d2:	bf00      	nop

080005d4 <__aeabi_ul2d>:
 80005d4:	ea50 0201 	orrs.w	r2, r0, r1
 80005d8:	bf08      	it	eq
 80005da:	4770      	bxeq	lr
 80005dc:	b530      	push	{r4, r5, lr}
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	e00a      	b.n	80005fa <__aeabi_l2d+0x16>

080005e4 <__aeabi_l2d>:
 80005e4:	ea50 0201 	orrs.w	r2, r0, r1
 80005e8:	bf08      	it	eq
 80005ea:	4770      	bxeq	lr
 80005ec:	b530      	push	{r4, r5, lr}
 80005ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005f2:	d502      	bpl.n	80005fa <__aeabi_l2d+0x16>
 80005f4:	4240      	negs	r0, r0
 80005f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000602:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000606:	f43f aed8 	beq.w	80003ba <__adddf3+0xe6>
 800060a:	f04f 0203 	mov.w	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000622:	f1c2 0320 	rsb	r3, r2, #32
 8000626:	fa00 fc03 	lsl.w	ip, r0, r3
 800062a:	fa20 f002 	lsr.w	r0, r0, r2
 800062e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000632:	ea40 000e 	orr.w	r0, r0, lr
 8000636:	fa21 f102 	lsr.w	r1, r1, r2
 800063a:	4414      	add	r4, r2
 800063c:	e6bd      	b.n	80003ba <__adddf3+0xe6>
 800063e:	bf00      	nop

08000640 <__aeabi_dmul>:
 8000640:	b570      	push	{r4, r5, r6, lr}
 8000642:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000646:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800064a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800064e:	bf1d      	ittte	ne
 8000650:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000654:	ea94 0f0c 	teqne	r4, ip
 8000658:	ea95 0f0c 	teqne	r5, ip
 800065c:	f000 f8de 	bleq	800081c <__aeabi_dmul+0x1dc>
 8000660:	442c      	add	r4, r5
 8000662:	ea81 0603 	eor.w	r6, r1, r3
 8000666:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800066a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800066e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000672:	bf18      	it	ne
 8000674:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000678:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800067c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000680:	d038      	beq.n	80006f4 <__aeabi_dmul+0xb4>
 8000682:	fba0 ce02 	umull	ip, lr, r0, r2
 8000686:	f04f 0500 	mov.w	r5, #0
 800068a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800068e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 8000692:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000696:	f04f 0600 	mov.w	r6, #0
 800069a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800069e:	f09c 0f00 	teq	ip, #0
 80006a2:	bf18      	it	ne
 80006a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006ac:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006b4:	d204      	bcs.n	80006c0 <__aeabi_dmul+0x80>
 80006b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006ba:	416d      	adcs	r5, r5
 80006bc:	eb46 0606 	adc.w	r6, r6, r6
 80006c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006d4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d8:	bf88      	it	hi
 80006da:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006de:	d81e      	bhi.n	800071e <__aeabi_dmul+0xde>
 80006e0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006e4:	bf08      	it	eq
 80006e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006ea:	f150 0000 	adcs.w	r0, r0, #0
 80006ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006f2:	bd70      	pop	{r4, r5, r6, pc}
 80006f4:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f8:	ea46 0101 	orr.w	r1, r6, r1
 80006fc:	ea40 0002 	orr.w	r0, r0, r2
 8000700:	ea81 0103 	eor.w	r1, r1, r3
 8000704:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000708:	bfc2      	ittt	gt
 800070a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800070e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000712:	bd70      	popgt	{r4, r5, r6, pc}
 8000714:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000718:	f04f 0e00 	mov.w	lr, #0
 800071c:	3c01      	subs	r4, #1
 800071e:	f300 80ab 	bgt.w	8000878 <__aeabi_dmul+0x238>
 8000722:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000726:	bfde      	ittt	le
 8000728:	2000      	movle	r0, #0
 800072a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800072e:	bd70      	pople	{r4, r5, r6, pc}
 8000730:	f1c4 0400 	rsb	r4, r4, #0
 8000734:	3c20      	subs	r4, #32
 8000736:	da35      	bge.n	80007a4 <__aeabi_dmul+0x164>
 8000738:	340c      	adds	r4, #12
 800073a:	dc1b      	bgt.n	8000774 <__aeabi_dmul+0x134>
 800073c:	f104 0414 	add.w	r4, r4, #20
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f305 	lsl.w	r3, r0, r5
 8000748:	fa20 f004 	lsr.w	r0, r0, r4
 800074c:	fa01 f205 	lsl.w	r2, r1, r5
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000758:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	fa21 f604 	lsr.w	r6, r1, r4
 8000764:	eb42 0106 	adc.w	r1, r2, r6
 8000768:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800076c:	bf08      	it	eq
 800076e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000772:	bd70      	pop	{r4, r5, r6, pc}
 8000774:	f1c4 040c 	rsb	r4, r4, #12
 8000778:	f1c4 0520 	rsb	r5, r4, #32
 800077c:	fa00 f304 	lsl.w	r3, r0, r4
 8000780:	fa20 f005 	lsr.w	r0, r0, r5
 8000784:	fa01 f204 	lsl.w	r2, r1, r4
 8000788:	ea40 0002 	orr.w	r0, r0, r2
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000794:	f141 0100 	adc.w	r1, r1, #0
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f1c4 0520 	rsb	r5, r4, #32
 80007a8:	fa00 f205 	lsl.w	r2, r0, r5
 80007ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b0:	fa20 f304 	lsr.w	r3, r0, r4
 80007b4:	fa01 f205 	lsl.w	r2, r1, r5
 80007b8:	ea43 0302 	orr.w	r3, r3, r2
 80007bc:	fa21 f004 	lsr.w	r0, r1, r4
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	fa21 f204 	lsr.w	r2, r1, r4
 80007c8:	ea20 0002 	bic.w	r0, r0, r2
 80007cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007d4:	bf08      	it	eq
 80007d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007da:	bd70      	pop	{r4, r5, r6, pc}
 80007dc:	f094 0f00 	teq	r4, #0
 80007e0:	d10f      	bne.n	8000802 <__aeabi_dmul+0x1c2>
 80007e2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007e6:	0040      	lsls	r0, r0, #1
 80007e8:	eb41 0101 	adc.w	r1, r1, r1
 80007ec:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f0:	bf08      	it	eq
 80007f2:	3c01      	subeq	r4, #1
 80007f4:	d0f7      	beq.n	80007e6 <__aeabi_dmul+0x1a6>
 80007f6:	ea41 0106 	orr.w	r1, r1, r6
 80007fa:	f095 0f00 	teq	r5, #0
 80007fe:	bf18      	it	ne
 8000800:	4770      	bxne	lr
 8000802:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000806:	0052      	lsls	r2, r2, #1
 8000808:	eb43 0303 	adc.w	r3, r3, r3
 800080c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000810:	bf08      	it	eq
 8000812:	3d01      	subeq	r5, #1
 8000814:	d0f7      	beq.n	8000806 <__aeabi_dmul+0x1c6>
 8000816:	ea43 0306 	orr.w	r3, r3, r6
 800081a:	4770      	bx	lr
 800081c:	ea94 0f0c 	teq	r4, ip
 8000820:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000824:	bf18      	it	ne
 8000826:	ea95 0f0c 	teqne	r5, ip
 800082a:	d00c      	beq.n	8000846 <__aeabi_dmul+0x206>
 800082c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000830:	bf18      	it	ne
 8000832:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000836:	d1d1      	bne.n	80007dc <__aeabi_dmul+0x19c>
 8000838:	ea81 0103 	eor.w	r1, r1, r3
 800083c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000840:	f04f 0000 	mov.w	r0, #0
 8000844:	bd70      	pop	{r4, r5, r6, pc}
 8000846:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800084a:	bf06      	itte	eq
 800084c:	4610      	moveq	r0, r2
 800084e:	4619      	moveq	r1, r3
 8000850:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000854:	d019      	beq.n	800088a <__aeabi_dmul+0x24a>
 8000856:	ea94 0f0c 	teq	r4, ip
 800085a:	d102      	bne.n	8000862 <__aeabi_dmul+0x222>
 800085c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000860:	d113      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000862:	ea95 0f0c 	teq	r5, ip
 8000866:	d105      	bne.n	8000874 <__aeabi_dmul+0x234>
 8000868:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800086c:	bf1c      	itt	ne
 800086e:	4610      	movne	r0, r2
 8000870:	4619      	movne	r1, r3
 8000872:	d10a      	bne.n	800088a <__aeabi_dmul+0x24a>
 8000874:	ea81 0103 	eor.w	r1, r1, r3
 8000878:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800087c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000880:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	bd70      	pop	{r4, r5, r6, pc}
 800088a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800088e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 8000892:	bd70      	pop	{r4, r5, r6, pc}

08000894 <__aeabi_ddiv>:
 8000894:	b570      	push	{r4, r5, r6, lr}
 8000896:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800089a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800089e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008a2:	bf1d      	ittte	ne
 80008a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a8:	ea94 0f0c 	teqne	r4, ip
 80008ac:	ea95 0f0c 	teqne	r5, ip
 80008b0:	f000 f8a7 	bleq	8000a02 <__aeabi_ddiv+0x16e>
 80008b4:	eba4 0405 	sub.w	r4, r4, r5
 80008b8:	ea81 0e03 	eor.w	lr, r1, r3
 80008bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008c4:	f000 8088 	beq.w	80009d8 <__aeabi_ddiv+0x144>
 80008c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008cc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008ec:	429d      	cmp	r5, r3
 80008ee:	bf08      	it	eq
 80008f0:	4296      	cmpeq	r6, r2
 80008f2:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008f6:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008fa:	d202      	bcs.n	8000902 <__aeabi_ddiv+0x6e>
 80008fc:	085b      	lsrs	r3, r3, #1
 80008fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000902:	1ab6      	subs	r6, r6, r2
 8000904:	eb65 0503 	sbc.w	r5, r5, r3
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000912:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 000c 	orrcs.w	r0, r0, ip
 8000928:	085b      	lsrs	r3, r3, #1
 800092a:	ea4f 0232 	mov.w	r2, r2, rrx
 800092e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000932:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000936:	bf22      	ittt	cs
 8000938:	1ab6      	subcs	r6, r6, r2
 800093a:	4675      	movcs	r5, lr
 800093c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000940:	085b      	lsrs	r3, r3, #1
 8000942:	ea4f 0232 	mov.w	r2, r2, rrx
 8000946:	ebb6 0e02 	subs.w	lr, r6, r2
 800094a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800094e:	bf22      	ittt	cs
 8000950:	1ab6      	subcs	r6, r6, r2
 8000952:	4675      	movcs	r5, lr
 8000954:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000958:	085b      	lsrs	r3, r3, #1
 800095a:	ea4f 0232 	mov.w	r2, r2, rrx
 800095e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000962:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000966:	bf22      	ittt	cs
 8000968:	1ab6      	subcs	r6, r6, r2
 800096a:	4675      	movcs	r5, lr
 800096c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000970:	ea55 0e06 	orrs.w	lr, r5, r6
 8000974:	d018      	beq.n	80009a8 <__aeabi_ddiv+0x114>
 8000976:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800097a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800097e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000982:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000986:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800098a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800098e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000992:	d1c0      	bne.n	8000916 <__aeabi_ddiv+0x82>
 8000994:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000998:	d10b      	bne.n	80009b2 <__aeabi_ddiv+0x11e>
 800099a:	ea41 0100 	orr.w	r1, r1, r0
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009a6:	e7b6      	b.n	8000916 <__aeabi_ddiv+0x82>
 80009a8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009ac:	bf04      	itt	eq
 80009ae:	4301      	orreq	r1, r0
 80009b0:	2000      	moveq	r0, #0
 80009b2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009b6:	bf88      	it	hi
 80009b8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009bc:	f63f aeaf 	bhi.w	800071e <__aeabi_dmul+0xde>
 80009c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80009c4:	bf04      	itt	eq
 80009c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009ce:	f150 0000 	adcs.w	r0, r0, #0
 80009d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009d6:	bd70      	pop	{r4, r5, r6, pc}
 80009d8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009e4:	bfc2      	ittt	gt
 80009e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ee:	bd70      	popgt	{r4, r5, r6, pc}
 80009f0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009f4:	f04f 0e00 	mov.w	lr, #0
 80009f8:	3c01      	subs	r4, #1
 80009fa:	e690      	b.n	800071e <__aeabi_dmul+0xde>
 80009fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000a00:	e68d      	b.n	800071e <__aeabi_dmul+0xde>
 8000a02:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a06:	ea94 0f0c 	teq	r4, ip
 8000a0a:	bf08      	it	eq
 8000a0c:	ea95 0f0c 	teqeq	r5, ip
 8000a10:	f43f af3b 	beq.w	800088a <__aeabi_dmul+0x24a>
 8000a14:	ea94 0f0c 	teq	r4, ip
 8000a18:	d10a      	bne.n	8000a30 <__aeabi_ddiv+0x19c>
 8000a1a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a1e:	f47f af34 	bne.w	800088a <__aeabi_dmul+0x24a>
 8000a22:	ea95 0f0c 	teq	r5, ip
 8000a26:	f47f af25 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a2a:	4610      	mov	r0, r2
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	e72c      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a30:	ea95 0f0c 	teq	r5, ip
 8000a34:	d106      	bne.n	8000a44 <__aeabi_ddiv+0x1b0>
 8000a36:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a3a:	f43f aefd 	beq.w	8000838 <__aeabi_dmul+0x1f8>
 8000a3e:	4610      	mov	r0, r2
 8000a40:	4619      	mov	r1, r3
 8000a42:	e722      	b.n	800088a <__aeabi_dmul+0x24a>
 8000a44:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a4e:	f47f aec5 	bne.w	80007dc <__aeabi_dmul+0x19c>
 8000a52:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a56:	f47f af0d 	bne.w	8000874 <__aeabi_dmul+0x234>
 8000a5a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a5e:	f47f aeeb 	bne.w	8000838 <__aeabi_dmul+0x1f8>
 8000a62:	e712      	b.n	800088a <__aeabi_dmul+0x24a>

08000a64 <__gedf2>:
 8000a64:	f04f 3cff 	mov.w	ip, #4294967295
 8000a68:	e006      	b.n	8000a78 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__ledf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	e002      	b.n	8000a78 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__cmpdf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a88:	bf18      	it	ne
 8000a8a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a8e:	d01b      	beq.n	8000ac8 <__cmpdf2+0x54>
 8000a90:	b001      	add	sp, #4
 8000a92:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a96:	bf0c      	ite	eq
 8000a98:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a9c:	ea91 0f03 	teqne	r1, r3
 8000aa0:	bf02      	ittt	eq
 8000aa2:	ea90 0f02 	teqeq	r0, r2
 8000aa6:	2000      	moveq	r0, #0
 8000aa8:	4770      	bxeq	lr
 8000aaa:	f110 0f00 	cmn.w	r0, #0
 8000aae:	ea91 0f03 	teq	r1, r3
 8000ab2:	bf58      	it	pl
 8000ab4:	4299      	cmppl	r1, r3
 8000ab6:	bf08      	it	eq
 8000ab8:	4290      	cmpeq	r0, r2
 8000aba:	bf2c      	ite	cs
 8000abc:	17d8      	asrcs	r0, r3, #31
 8000abe:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ac2:	f040 0001 	orr.w	r0, r0, #1
 8000ac6:	4770      	bx	lr
 8000ac8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000acc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad0:	d102      	bne.n	8000ad8 <__cmpdf2+0x64>
 8000ad2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ad6:	d107      	bne.n	8000ae8 <__cmpdf2+0x74>
 8000ad8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000adc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae0:	d1d6      	bne.n	8000a90 <__cmpdf2+0x1c>
 8000ae2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ae6:	d0d3      	beq.n	8000a90 <__cmpdf2+0x1c>
 8000ae8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aec:	4770      	bx	lr
 8000aee:	bf00      	nop

08000af0 <__aeabi_cdrcmple>:
 8000af0:	4684      	mov	ip, r0
 8000af2:	4610      	mov	r0, r2
 8000af4:	4662      	mov	r2, ip
 8000af6:	468c      	mov	ip, r1
 8000af8:	4619      	mov	r1, r3
 8000afa:	4663      	mov	r3, ip
 8000afc:	e000      	b.n	8000b00 <__aeabi_cdcmpeq>
 8000afe:	bf00      	nop

08000b00 <__aeabi_cdcmpeq>:
 8000b00:	b501      	push	{r0, lr}
 8000b02:	f7ff ffb7 	bl	8000a74 <__cmpdf2>
 8000b06:	2800      	cmp	r0, #0
 8000b08:	bf48      	it	mi
 8000b0a:	f110 0f00 	cmnmi.w	r0, #0
 8000b0e:	bd01      	pop	{r0, pc}

08000b10 <__aeabi_dcmpeq>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff fff4 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b18:	bf0c      	ite	eq
 8000b1a:	2001      	moveq	r0, #1
 8000b1c:	2000      	movne	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmplt>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffea 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b2c:	bf34      	ite	cc
 8000b2e:	2001      	movcc	r0, #1
 8000b30:	2000      	movcs	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmple>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffe0 	bl	8000b00 <__aeabi_cdcmpeq>
 8000b40:	bf94      	ite	ls
 8000b42:	2001      	movls	r0, #1
 8000b44:	2000      	movhi	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpge>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffce 	bl	8000af0 <__aeabi_cdrcmple>
 8000b54:	bf94      	ite	ls
 8000b56:	2001      	movls	r0, #1
 8000b58:	2000      	movhi	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmpgt>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffc4 	bl	8000af0 <__aeabi_cdrcmple>
 8000b68:	bf34      	ite	cc
 8000b6a:	2001      	movcc	r0, #1
 8000b6c:	2000      	movcs	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpun>:
 8000b74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b7c:	d102      	bne.n	8000b84 <__aeabi_dcmpun+0x10>
 8000b7e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b82:	d10a      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b84:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b8c:	d102      	bne.n	8000b94 <__aeabi_dcmpun+0x20>
 8000b8e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b92:	d102      	bne.n	8000b9a <__aeabi_dcmpun+0x26>
 8000b94:	f04f 0000 	mov.w	r0, #0
 8000b98:	4770      	bx	lr
 8000b9a:	f04f 0001 	mov.w	r0, #1
 8000b9e:	4770      	bx	lr

08000ba0 <__aeabi_d2iz>:
 8000ba0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ba4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba8:	d215      	bcs.n	8000bd6 <__aeabi_d2iz+0x36>
 8000baa:	d511      	bpl.n	8000bd0 <__aeabi_d2iz+0x30>
 8000bac:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bb4:	d912      	bls.n	8000bdc <__aeabi_d2iz+0x3c>
 8000bb6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bbe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bc2:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bc6:	fa23 f002 	lsr.w	r0, r3, r2
 8000bca:	bf18      	it	ne
 8000bcc:	4240      	negne	r0, r0
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d105      	bne.n	8000be8 <__aeabi_d2iz+0x48>
 8000bdc:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be0:	bf08      	it	eq
 8000be2:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000be6:	4770      	bx	lr
 8000be8:	f04f 0000 	mov.w	r0, #0
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop

08000bf0 <__aeabi_d2uiz>:
 8000bf0:	004a      	lsls	r2, r1, #1
 8000bf2:	d211      	bcs.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bf4:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf8:	d211      	bcs.n	8000c1e <__aeabi_d2uiz+0x2e>
 8000bfa:	d50d      	bpl.n	8000c18 <__aeabi_d2uiz+0x28>
 8000bfc:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c00:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c04:	d40e      	bmi.n	8000c24 <__aeabi_d2uiz+0x34>
 8000c06:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c0e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c12:	fa23 f002 	lsr.w	r0, r3, r2
 8000c16:	4770      	bx	lr
 8000c18:	f04f 0000 	mov.w	r0, #0
 8000c1c:	4770      	bx	lr
 8000c1e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c22:	d102      	bne.n	8000c2a <__aeabi_d2uiz+0x3a>
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	4770      	bx	lr
 8000c2a:	f04f 0000 	mov.w	r0, #0
 8000c2e:	4770      	bx	lr

08000c30 <__aeabi_d2f>:
 8000c30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c38:	bf24      	itt	cs
 8000c3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c42:	d90d      	bls.n	8000c60 <__aeabi_d2f+0x30>
 8000c44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c58:	bf08      	it	eq
 8000c5a:	f020 0001 	biceq.w	r0, r0, #1
 8000c5e:	4770      	bx	lr
 8000c60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c64:	d121      	bne.n	8000caa <__aeabi_d2f+0x7a>
 8000c66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c6a:	bfbc      	itt	lt
 8000c6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c70:	4770      	bxlt	lr
 8000c72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c7a:	f1c2 0218 	rsb	r2, r2, #24
 8000c7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000c82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c86:	fa20 f002 	lsr.w	r0, r0, r2
 8000c8a:	bf18      	it	ne
 8000c8c:	f040 0001 	orrne.w	r0, r0, #1
 8000c90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c9c:	ea40 000c 	orr.w	r0, r0, ip
 8000ca0:	fa23 f302 	lsr.w	r3, r3, r2
 8000ca4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca8:	e7cc      	b.n	8000c44 <__aeabi_d2f+0x14>
 8000caa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cae:	d107      	bne.n	8000cc0 <__aeabi_d2f+0x90>
 8000cb0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cb4:	bf1e      	ittt	ne
 8000cb6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cbe:	4770      	bxne	lr
 8000cc0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cc4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop

08000cd0 <__aeabi_frsub>:
 8000cd0:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000cd4:	e002      	b.n	8000cdc <__addsf3>
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_fsub>:
 8000cd8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000cdc <__addsf3>:
 8000cdc:	0042      	lsls	r2, r0, #1
 8000cde:	bf1f      	itttt	ne
 8000ce0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ce4:	ea92 0f03 	teqne	r2, r3
 8000ce8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000cec:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cf0:	d06a      	beq.n	8000dc8 <__addsf3+0xec>
 8000cf2:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000cf6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000cfa:	bfc1      	itttt	gt
 8000cfc:	18d2      	addgt	r2, r2, r3
 8000cfe:	4041      	eorgt	r1, r0
 8000d00:	4048      	eorgt	r0, r1
 8000d02:	4041      	eorgt	r1, r0
 8000d04:	bfb8      	it	lt
 8000d06:	425b      	neglt	r3, r3
 8000d08:	2b19      	cmp	r3, #25
 8000d0a:	bf88      	it	hi
 8000d0c:	4770      	bxhi	lr
 8000d0e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000d12:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d16:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000d1a:	bf18      	it	ne
 8000d1c:	4240      	negne	r0, r0
 8000d1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000d22:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000d26:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000d2a:	bf18      	it	ne
 8000d2c:	4249      	negne	r1, r1
 8000d2e:	ea92 0f03 	teq	r2, r3
 8000d32:	d03f      	beq.n	8000db4 <__addsf3+0xd8>
 8000d34:	f1a2 0201 	sub.w	r2, r2, #1
 8000d38:	fa41 fc03 	asr.w	ip, r1, r3
 8000d3c:	eb10 000c 	adds.w	r0, r0, ip
 8000d40:	f1c3 0320 	rsb	r3, r3, #32
 8000d44:	fa01 f103 	lsl.w	r1, r1, r3
 8000d48:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000d4c:	d502      	bpl.n	8000d54 <__addsf3+0x78>
 8000d4e:	4249      	negs	r1, r1
 8000d50:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000d54:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000d58:	d313      	bcc.n	8000d82 <__addsf3+0xa6>
 8000d5a:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000d5e:	d306      	bcc.n	8000d6e <__addsf3+0x92>
 8000d60:	0840      	lsrs	r0, r0, #1
 8000d62:	ea4f 0131 	mov.w	r1, r1, rrx
 8000d66:	f102 0201 	add.w	r2, r2, #1
 8000d6a:	2afe      	cmp	r2, #254	@ 0xfe
 8000d6c:	d251      	bcs.n	8000e12 <__addsf3+0x136>
 8000d6e:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000d72:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d76:	bf08      	it	eq
 8000d78:	f020 0001 	biceq.w	r0, r0, #1
 8000d7c:	ea40 0003 	orr.w	r0, r0, r3
 8000d80:	4770      	bx	lr
 8000d82:	0049      	lsls	r1, r1, #1
 8000d84:	eb40 0000 	adc.w	r0, r0, r0
 8000d88:	3a01      	subs	r2, #1
 8000d8a:	bf28      	it	cs
 8000d8c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000d90:	d2ed      	bcs.n	8000d6e <__addsf3+0x92>
 8000d92:	fab0 fc80 	clz	ip, r0
 8000d96:	f1ac 0c08 	sub.w	ip, ip, #8
 8000d9a:	ebb2 020c 	subs.w	r2, r2, ip
 8000d9e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000da2:	bfaa      	itet	ge
 8000da4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000da8:	4252      	neglt	r2, r2
 8000daa:	4318      	orrge	r0, r3
 8000dac:	bfbc      	itt	lt
 8000dae:	40d0      	lsrlt	r0, r2
 8000db0:	4318      	orrlt	r0, r3
 8000db2:	4770      	bx	lr
 8000db4:	f092 0f00 	teq	r2, #0
 8000db8:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000dbc:	bf06      	itte	eq
 8000dbe:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000dc2:	3201      	addeq	r2, #1
 8000dc4:	3b01      	subne	r3, #1
 8000dc6:	e7b5      	b.n	8000d34 <__addsf3+0x58>
 8000dc8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000dcc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dd0:	bf18      	it	ne
 8000dd2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000dd6:	d021      	beq.n	8000e1c <__addsf3+0x140>
 8000dd8:	ea92 0f03 	teq	r2, r3
 8000ddc:	d004      	beq.n	8000de8 <__addsf3+0x10c>
 8000dde:	f092 0f00 	teq	r2, #0
 8000de2:	bf08      	it	eq
 8000de4:	4608      	moveq	r0, r1
 8000de6:	4770      	bx	lr
 8000de8:	ea90 0f01 	teq	r0, r1
 8000dec:	bf1c      	itt	ne
 8000dee:	2000      	movne	r0, #0
 8000df0:	4770      	bxne	lr
 8000df2:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000df6:	d104      	bne.n	8000e02 <__addsf3+0x126>
 8000df8:	0040      	lsls	r0, r0, #1
 8000dfa:	bf28      	it	cs
 8000dfc:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000e06:	bf3c      	itt	cc
 8000e08:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000e0c:	4770      	bxcc	lr
 8000e0e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000e12:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000e16:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e1a:	4770      	bx	lr
 8000e1c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000e20:	bf16      	itet	ne
 8000e22:	4608      	movne	r0, r1
 8000e24:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000e28:	4601      	movne	r1, r0
 8000e2a:	0242      	lsls	r2, r0, #9
 8000e2c:	bf06      	itte	eq
 8000e2e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000e32:	ea90 0f01 	teqeq	r0, r1
 8000e36:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000e3a:	4770      	bx	lr

08000e3c <__aeabi_ui2f>:
 8000e3c:	f04f 0300 	mov.w	r3, #0
 8000e40:	e004      	b.n	8000e4c <__aeabi_i2f+0x8>
 8000e42:	bf00      	nop

08000e44 <__aeabi_i2f>:
 8000e44:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000e48:	bf48      	it	mi
 8000e4a:	4240      	negmi	r0, r0
 8000e4c:	ea5f 0c00 	movs.w	ip, r0
 8000e50:	bf08      	it	eq
 8000e52:	4770      	bxeq	lr
 8000e54:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000e58:	4601      	mov	r1, r0
 8000e5a:	f04f 0000 	mov.w	r0, #0
 8000e5e:	e01c      	b.n	8000e9a <__aeabi_l2f+0x2a>

08000e60 <__aeabi_ul2f>:
 8000e60:	ea50 0201 	orrs.w	r2, r0, r1
 8000e64:	bf08      	it	eq
 8000e66:	4770      	bxeq	lr
 8000e68:	f04f 0300 	mov.w	r3, #0
 8000e6c:	e00a      	b.n	8000e84 <__aeabi_l2f+0x14>
 8000e6e:	bf00      	nop

08000e70 <__aeabi_l2f>:
 8000e70:	ea50 0201 	orrs.w	r2, r0, r1
 8000e74:	bf08      	it	eq
 8000e76:	4770      	bxeq	lr
 8000e78:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000e7c:	d502      	bpl.n	8000e84 <__aeabi_l2f+0x14>
 8000e7e:	4240      	negs	r0, r0
 8000e80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e84:	ea5f 0c01 	movs.w	ip, r1
 8000e88:	bf02      	ittt	eq
 8000e8a:	4684      	moveq	ip, r0
 8000e8c:	4601      	moveq	r1, r0
 8000e8e:	2000      	moveq	r0, #0
 8000e90:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000e94:	bf08      	it	eq
 8000e96:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000e9a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000e9e:	fabc f28c 	clz	r2, ip
 8000ea2:	3a08      	subs	r2, #8
 8000ea4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ea8:	db10      	blt.n	8000ecc <__aeabi_l2f+0x5c>
 8000eaa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000eae:	4463      	add	r3, ip
 8000eb0:	fa00 fc02 	lsl.w	ip, r0, r2
 8000eb4:	f1c2 0220 	rsb	r2, r2, #32
 8000eb8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000ebc:	fa20 f202 	lsr.w	r2, r0, r2
 8000ec0:	eb43 0002 	adc.w	r0, r3, r2
 8000ec4:	bf08      	it	eq
 8000ec6:	f020 0001 	biceq.w	r0, r0, #1
 8000eca:	4770      	bx	lr
 8000ecc:	f102 0220 	add.w	r2, r2, #32
 8000ed0:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ed4:	f1c2 0220 	rsb	r2, r2, #32
 8000ed8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000edc:	fa21 f202 	lsr.w	r2, r1, r2
 8000ee0:	eb43 0002 	adc.w	r0, r3, r2
 8000ee4:	bf08      	it	eq
 8000ee6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eea:	4770      	bx	lr

08000eec <__aeabi_f2iz>:
 8000eec:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ef0:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000ef4:	d30f      	bcc.n	8000f16 <__aeabi_f2iz+0x2a>
 8000ef6:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000efa:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000efe:	d90d      	bls.n	8000f1c <__aeabi_f2iz+0x30>
 8000f00:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f04:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f08:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f0c:	fa23 f002 	lsr.w	r0, r3, r2
 8000f10:	bf18      	it	ne
 8000f12:	4240      	negne	r0, r0
 8000f14:	4770      	bx	lr
 8000f16:	f04f 0000 	mov.w	r0, #0
 8000f1a:	4770      	bx	lr
 8000f1c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f20:	d101      	bne.n	8000f26 <__aeabi_f2iz+0x3a>
 8000f22:	0242      	lsls	r2, r0, #9
 8000f24:	d105      	bne.n	8000f32 <__aeabi_f2iz+0x46>
 8000f26:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f2a:	bf08      	it	eq
 8000f2c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000f30:	4770      	bx	lr
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	4770      	bx	lr

08000f38 <__aeabi_d2lz>:
 8000f38:	b538      	push	{r3, r4, r5, lr}
 8000f3a:	2200      	movs	r2, #0
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	4604      	mov	r4, r0
 8000f40:	460d      	mov	r5, r1
 8000f42:	f7ff fdef 	bl	8000b24 <__aeabi_dcmplt>
 8000f46:	b928      	cbnz	r0, 8000f54 <__aeabi_d2lz+0x1c>
 8000f48:	4620      	mov	r0, r4
 8000f4a:	4629      	mov	r1, r5
 8000f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000f50:	f000 b80a 	b.w	8000f68 <__aeabi_d2ulz>
 8000f54:	4620      	mov	r0, r4
 8000f56:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000f5a:	f000 f805 	bl	8000f68 <__aeabi_d2ulz>
 8000f5e:	4240      	negs	r0, r0
 8000f60:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000f64:	bd38      	pop	{r3, r4, r5, pc}
 8000f66:	bf00      	nop

08000f68 <__aeabi_d2ulz>:
 8000f68:	b5d0      	push	{r4, r6, r7, lr}
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	4b0b      	ldr	r3, [pc, #44]	@ (8000f9c <__aeabi_d2ulz+0x34>)
 8000f6e:	4606      	mov	r6, r0
 8000f70:	460f      	mov	r7, r1
 8000f72:	f7ff fb65 	bl	8000640 <__aeabi_dmul>
 8000f76:	f7ff fe3b 	bl	8000bf0 <__aeabi_d2uiz>
 8000f7a:	4604      	mov	r4, r0
 8000f7c:	f7ff fae6 	bl	800054c <__aeabi_ui2d>
 8000f80:	2200      	movs	r2, #0
 8000f82:	4b07      	ldr	r3, [pc, #28]	@ (8000fa0 <__aeabi_d2ulz+0x38>)
 8000f84:	f7ff fb5c 	bl	8000640 <__aeabi_dmul>
 8000f88:	4602      	mov	r2, r0
 8000f8a:	460b      	mov	r3, r1
 8000f8c:	4630      	mov	r0, r6
 8000f8e:	4639      	mov	r1, r7
 8000f90:	f7ff f99e 	bl	80002d0 <__aeabi_dsub>
 8000f94:	f7ff fe2c 	bl	8000bf0 <__aeabi_d2uiz>
 8000f98:	4621      	mov	r1, r4
 8000f9a:	bdd0      	pop	{r4, r6, r7, pc}
 8000f9c:	3df00000 	.word	0x3df00000
 8000fa0:	41f00000 	.word	0x41f00000

08000fa4 <AHT10_Init>:
#include "stm32f1xx_hal.h"

extern UART_HandleTypeDef huart1;


void AHT10_Init(AHT10_HandleTypeDef *dev) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af02      	add	r7, sp, #8
 8000faa:	6078      	str	r0, [r7, #4]
    uint8_t cmd[3] = {0xE1, 0x08, 0x00};
 8000fac:	4a0e      	ldr	r2, [pc, #56]	@ (8000fe8 <AHT10_Init+0x44>)
 8000fae:	f107 030c 	add.w	r3, r7, #12
 8000fb2:	6812      	ldr	r2, [r2, #0]
 8000fb4:	4611      	mov	r1, r2
 8000fb6:	8019      	strh	r1, [r3, #0]
 8000fb8:	3302      	adds	r3, #2
 8000fba:	0c12      	lsrs	r2, r2, #16
 8000fbc:	701a      	strb	r2, [r3, #0]
    HAL_I2C_Master_Transmit(dev->hi2c, dev->address, cmd, 3, HAL_MAX_DELAY);
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6818      	ldr	r0, [r3, #0]
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	791b      	ldrb	r3, [r3, #4]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	f107 020c 	add.w	r2, r7, #12
 8000fcc:	f04f 33ff 	mov.w	r3, #4294967295
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	2303      	movs	r3, #3
 8000fd4:	f001 fede 	bl	8002d94 <HAL_I2C_Master_Transmit>
    HAL_Delay(20);
 8000fd8:	2014      	movs	r0, #20
 8000fda:	f001 f9fd 	bl	80023d8 <HAL_Delay>
}
 8000fde:	bf00      	nop
 8000fe0:	3710      	adds	r7, #16
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	0800a620 	.word	0x0800a620

08000fec <AHT10_ReadRaw>:

uint8_t AHT10_ReadRaw(AHT10_HandleTypeDef *dev, uint32_t *humidity_raw, uint32_t *temperature_raw) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b08a      	sub	sp, #40	@ 0x28
 8000ff0:	af02      	add	r7, sp, #8
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
	uint8_t data[6];
	uint8_t cmd[3] = {0xAC, 0x33, 0x00}; // chun AHT10 command
 8000ff8:	4a25      	ldr	r2, [pc, #148]	@ (8001090 <AHT10_ReadRaw+0xa4>)
 8000ffa:	f107 0314 	add.w	r3, r7, #20
 8000ffe:	6812      	ldr	r2, [r2, #0]
 8001000:	4611      	mov	r1, r2
 8001002:	8019      	strh	r1, [r3, #0]
 8001004:	3302      	adds	r3, #2
 8001006:	0c12      	lsrs	r2, r2, #16
 8001008:	701a      	strb	r2, [r3, #0]
	HAL_I2C_Master_Transmit(dev->hi2c, dev->address, cmd, 3, HAL_MAX_DELAY);
 800100a:	68fb      	ldr	r3, [r7, #12]
 800100c:	6818      	ldr	r0, [r3, #0]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	791b      	ldrb	r3, [r3, #4]
 8001012:	4619      	mov	r1, r3
 8001014:	f107 0214 	add.w	r2, r7, #20
 8001018:	f04f 33ff 	mov.w	r3, #4294967295
 800101c:	9300      	str	r3, [sp, #0]
 800101e:	2303      	movs	r3, #3
 8001020:	f001 feb8 	bl	8002d94 <HAL_I2C_Master_Transmit>
	HAL_Delay(80);
 8001024:	2050      	movs	r0, #80	@ 0x50
 8001026:	f001 f9d7 	bl	80023d8 <HAL_Delay>

	if (HAL_I2C_Master_Receive(dev->hi2c, dev->address, data, 6, HAL_MAX_DELAY) != HAL_OK)
 800102a:	68fb      	ldr	r3, [r7, #12]
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	791b      	ldrb	r3, [r3, #4]
 8001032:	4619      	mov	r1, r3
 8001034:	f107 0218 	add.w	r2, r7, #24
 8001038:	f04f 33ff 	mov.w	r3, #4294967295
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2306      	movs	r3, #6
 8001040:	f001 ffa6 	bl	8002f90 <HAL_I2C_Master_Receive>
 8001044:	4603      	mov	r3, r0
 8001046:	2b00      	cmp	r3, #0
 8001048:	d001      	beq.n	800104e <AHT10_ReadRaw+0x62>
	    return 0;
 800104a:	2300      	movs	r3, #0
 800104c:	e01c      	b.n	8001088 <AHT10_ReadRaw+0x9c>
//	char buf[64];
//	sprintf(buf, "Raw bytes: %02X %02X %02X %02X %02X %02X\r\n",
//	        data[0], data[1], data[2], data[3], data[4], data[5]);
//	HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);

	if (data[0] & 0x80)
 800104e:	7e3b      	ldrb	r3, [r7, #24]
 8001050:	b25b      	sxtb	r3, r3
 8001052:	2b00      	cmp	r3, #0
 8001054:	da01      	bge.n	800105a <AHT10_ReadRaw+0x6e>
	    return 0;  // still busy, khng c c
 8001056:	2300      	movs	r3, #0
 8001058:	e016      	b.n	8001088 <AHT10_ReadRaw+0x9c>

	*humidity_raw = ((uint32_t)(data[1]) << 12) | ((uint32_t)(data[2]) << 4) | (data[3] >> 4);
 800105a:	7e7b      	ldrb	r3, [r7, #25]
 800105c:	031a      	lsls	r2, r3, #12
 800105e:	7ebb      	ldrb	r3, [r7, #26]
 8001060:	011b      	lsls	r3, r3, #4
 8001062:	4313      	orrs	r3, r2
 8001064:	7efa      	ldrb	r2, [r7, #27]
 8001066:	0912      	lsrs	r2, r2, #4
 8001068:	b2d2      	uxtb	r2, r2
 800106a:	431a      	orrs	r2, r3
 800106c:	68bb      	ldr	r3, [r7, #8]
 800106e:	601a      	str	r2, [r3, #0]
	*temperature_raw = (((uint32_t)(data[3] & 0x0F)) << 16) | ((uint32_t)(data[4]) << 8) | (data[5]);
 8001070:	7efb      	ldrb	r3, [r7, #27]
 8001072:	041b      	lsls	r3, r3, #16
 8001074:	f403 2270 	and.w	r2, r3, #983040	@ 0xf0000
 8001078:	7f3b      	ldrb	r3, [r7, #28]
 800107a:	021b      	lsls	r3, r3, #8
 800107c:	4313      	orrs	r3, r2
 800107e:	7f7a      	ldrb	r2, [r7, #29]
 8001080:	431a      	orrs	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	601a      	str	r2, [r3, #0]
	return 1;
 8001086:	2301      	movs	r3, #1
}
 8001088:	4618      	mov	r0, r3
 800108a:	3720      	adds	r7, #32
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	0800a624 	.word	0x0800a624

08001094 <AHT10_ReadTemperature>:


float AHT10_ReadTemperature(uint32_t temp_raw) {
 8001094:	b580      	push	{r7, lr}
 8001096:	b082      	sub	sp, #8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
    return ((float)temp_raw / 1048576.0) * 200.0 - 50.0;
 800109c:	6878      	ldr	r0, [r7, #4]
 800109e:	f7ff fecd 	bl	8000e3c <__aeabi_ui2f>
 80010a2:	4603      	mov	r3, r0
 80010a4:	4618      	mov	r0, r3
 80010a6:	f7ff fa73 	bl	8000590 <__aeabi_f2d>
 80010aa:	f04f 0200 	mov.w	r2, #0
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <AHT10_ReadTemperature+0x5c>)
 80010b0:	f7ff fbf0 	bl	8000894 <__aeabi_ddiv>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	4610      	mov	r0, r2
 80010ba:	4619      	mov	r1, r3
 80010bc:	f04f 0200 	mov.w	r2, #0
 80010c0:	4b0c      	ldr	r3, [pc, #48]	@ (80010f4 <AHT10_ReadTemperature+0x60>)
 80010c2:	f7ff fabd 	bl	8000640 <__aeabi_dmul>
 80010c6:	4602      	mov	r2, r0
 80010c8:	460b      	mov	r3, r1
 80010ca:	4610      	mov	r0, r2
 80010cc:	4619      	mov	r1, r3
 80010ce:	f04f 0200 	mov.w	r2, #0
 80010d2:	4b09      	ldr	r3, [pc, #36]	@ (80010f8 <AHT10_ReadTemperature+0x64>)
 80010d4:	f7ff f8fc 	bl	80002d0 <__aeabi_dsub>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4610      	mov	r0, r2
 80010de:	4619      	mov	r1, r3
 80010e0:	f7ff fda6 	bl	8000c30 <__aeabi_d2f>
 80010e4:	4603      	mov	r3, r0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	41300000 	.word	0x41300000
 80010f4:	40690000 	.word	0x40690000
 80010f8:	40490000 	.word	0x40490000

080010fc <AHT10_ReadHumidity>:

float AHT10_ReadHumidity(uint32_t hum_raw) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b082      	sub	sp, #8
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
    return ((float)hum_raw / 1048576.0) * 100.0;
 8001104:	6878      	ldr	r0, [r7, #4]
 8001106:	f7ff fe99 	bl	8000e3c <__aeabi_ui2f>
 800110a:	4603      	mov	r3, r0
 800110c:	4618      	mov	r0, r3
 800110e:	f7ff fa3f 	bl	8000590 <__aeabi_f2d>
 8001112:	f04f 0200 	mov.w	r2, #0
 8001116:	4b0b      	ldr	r3, [pc, #44]	@ (8001144 <AHT10_ReadHumidity+0x48>)
 8001118:	f7ff fbbc 	bl	8000894 <__aeabi_ddiv>
 800111c:	4602      	mov	r2, r0
 800111e:	460b      	mov	r3, r1
 8001120:	4610      	mov	r0, r2
 8001122:	4619      	mov	r1, r3
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	4b07      	ldr	r3, [pc, #28]	@ (8001148 <AHT10_ReadHumidity+0x4c>)
 800112a:	f7ff fa89 	bl	8000640 <__aeabi_dmul>
 800112e:	4602      	mov	r2, r0
 8001130:	460b      	mov	r3, r1
 8001132:	4610      	mov	r0, r2
 8001134:	4619      	mov	r1, r3
 8001136:	f7ff fd7b 	bl	8000c30 <__aeabi_d2f>
 800113a:	4603      	mov	r3, r0
}
 800113c:	4618      	mov	r0, r3
 800113e:	3708      	adds	r7, #8
 8001140:	46bd      	mov	sp, r7
 8001142:	bd80      	pop	{r7, pc}
 8001144:	41300000 	.word	0x41300000
 8001148:	40590000 	.word	0x40590000

0800114c <lcd_send_cmd>:
 * @param  lcd: Pointer to the LCD handle
 * @param  cmd: Command byte to send
 * @retval None
 */
void lcd_send_cmd(I2C_LCD_HandleTypeDef *lcd, char cmd)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b086      	sub	sp, #24
 8001150:	af02      	add	r7, sp, #8
 8001152:	6078      	str	r0, [r7, #4]
 8001154:	460b      	mov	r3, r1
 8001156:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (cmd & 0xF0);            // Extract upper nibble
 8001158:	78fb      	ldrb	r3, [r7, #3]
 800115a:	f023 030f 	bic.w	r3, r3, #15
 800115e:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((cmd << 4) & 0xF0);     // Extract lower nibble
 8001160:	78fb      	ldrb	r3, [r7, #3]
 8001162:	011b      	lsls	r3, r3, #4
 8001164:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0C;  // en=1, rs=0
 8001166:	7bfb      	ldrb	r3, [r7, #15]
 8001168:	f043 030c 	orr.w	r3, r3, #12
 800116c:	b2db      	uxtb	r3, r3
 800116e:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x08;  // en=0, rs=0
 8001170:	7bfb      	ldrb	r3, [r7, #15]
 8001172:	f043 0308 	orr.w	r3, r3, #8
 8001176:	b2db      	uxtb	r3, r3
 8001178:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0C;  // en=1, rs=0
 800117a:	7bbb      	ldrb	r3, [r7, #14]
 800117c:	f043 030c 	orr.w	r3, r3, #12
 8001180:	b2db      	uxtb	r3, r3
 8001182:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x08;  // en=0, rs=0
 8001184:	7bbb      	ldrb	r3, [r7, #14]
 8001186:	f043 0308 	orr.w	r3, r3, #8
 800118a:	b2db      	uxtb	r3, r3
 800118c:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	6818      	ldr	r0, [r3, #0]
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	791b      	ldrb	r3, [r3, #4]
 8001196:	4619      	mov	r1, r3
 8001198:	f107 0208 	add.w	r2, r7, #8
 800119c:	2364      	movs	r3, #100	@ 0x64
 800119e:	9300      	str	r3, [sp, #0]
 80011a0:	2304      	movs	r3, #4
 80011a2:	f001 fdf7 	bl	8002d94 <HAL_I2C_Master_Transmit>
}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}

080011ae <lcd_send_data>:
 * @param  lcd: Pointer to the LCD handle
 * @param  data: Data byte to send
 * @retval None
 */
void lcd_send_data(I2C_LCD_HandleTypeDef *lcd, char data)
{
 80011ae:	b580      	push	{r7, lr}
 80011b0:	b086      	sub	sp, #24
 80011b2:	af02      	add	r7, sp, #8
 80011b4:	6078      	str	r0, [r7, #4]
 80011b6:	460b      	mov	r3, r1
 80011b8:	70fb      	strb	r3, [r7, #3]
    char upper_nibble, lower_nibble;
    uint8_t data_t[4];

    upper_nibble = (data & 0xF0);            // Extract upper nibble
 80011ba:	78fb      	ldrb	r3, [r7, #3]
 80011bc:	f023 030f 	bic.w	r3, r3, #15
 80011c0:	73fb      	strb	r3, [r7, #15]
    lower_nibble = ((data << 4) & 0xF0);     // Extract lower nibble
 80011c2:	78fb      	ldrb	r3, [r7, #3]
 80011c4:	011b      	lsls	r3, r3, #4
 80011c6:	73bb      	strb	r3, [r7, #14]
    
    data_t[0] = upper_nibble | 0x0D;  // en=1, rs=1
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	f043 030d 	orr.w	r3, r3, #13
 80011ce:	b2db      	uxtb	r3, r3
 80011d0:	723b      	strb	r3, [r7, #8]
    data_t[1] = upper_nibble | 0x09;  // en=0, rs=1
 80011d2:	7bfb      	ldrb	r3, [r7, #15]
 80011d4:	f043 0309 	orr.w	r3, r3, #9
 80011d8:	b2db      	uxtb	r3, r3
 80011da:	727b      	strb	r3, [r7, #9]
    data_t[2] = lower_nibble | 0x0D;  // en=1, rs=1
 80011dc:	7bbb      	ldrb	r3, [r7, #14]
 80011de:	f043 030d 	orr.w	r3, r3, #13
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	72bb      	strb	r3, [r7, #10]
    data_t[3] = lower_nibble | 0x09;  // en=0, rs=1
 80011e6:	7bbb      	ldrb	r3, [r7, #14]
 80011e8:	f043 0309 	orr.w	r3, r3, #9
 80011ec:	b2db      	uxtb	r3, r3
 80011ee:	72fb      	strb	r3, [r7, #11]

    HAL_I2C_Master_Transmit(lcd->hi2c, lcd->address, data_t, 4, 100);
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	6818      	ldr	r0, [r3, #0]
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	791b      	ldrb	r3, [r3, #4]
 80011f8:	4619      	mov	r1, r3
 80011fa:	f107 0208 	add.w	r2, r7, #8
 80011fe:	2364      	movs	r3, #100	@ 0x64
 8001200:	9300      	str	r3, [sp, #0]
 8001202:	2304      	movs	r3, #4
 8001204:	f001 fdc6 	bl	8002d94 <HAL_I2C_Master_Transmit>
}
 8001208:	bf00      	nop
 800120a:	3710      	adds	r7, #16
 800120c:	46bd      	mov	sp, r7
 800120e:	bd80      	pop	{r7, pc}

08001210 <lcd_clear>:
 * @brief  Clears the LCD display.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_clear(I2C_LCD_HandleTypeDef *lcd)
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b084      	sub	sp, #16
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    lcd_send_cmd(lcd, 0x80);  // Move cursor to the home position
 8001218:	2180      	movs	r1, #128	@ 0x80
 800121a:	6878      	ldr	r0, [r7, #4]
 800121c:	f7ff ff96 	bl	800114c <lcd_send_cmd>
    // Clear all characters
    // 16x4 = 64 characters
    // 20x4 = 80 characters
    // So 80 character clearing is enough for both 16x2, 16x4, 20x2 and 20x5 displays
    for (int i = 0; i < 80; i++)
 8001220:	2300      	movs	r3, #0
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	e006      	b.n	8001234 <lcd_clear+0x24>
    {
        lcd_send_data(lcd, ' ');  // Write a space on each position
 8001226:	2120      	movs	r1, #32
 8001228:	6878      	ldr	r0, [r7, #4]
 800122a:	f7ff ffc0 	bl	80011ae <lcd_send_data>
    for (int i = 0; i < 80; i++)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	3301      	adds	r3, #1
 8001232:	60fb      	str	r3, [r7, #12]
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	2b4f      	cmp	r3, #79	@ 0x4f
 8001238:	ddf5      	ble.n	8001226 <lcd_clear+0x16>
    }
}
 800123a:	bf00      	nop
 800123c:	bf00      	nop
 800123e:	3710      	adds	r7, #16
 8001240:	46bd      	mov	sp, r7
 8001242:	bd80      	pop	{r7, pc}

08001244 <lcd_gotoxy>:
 * @param  col: Column number (0-15)
 * @param  row: Row number (0 or 1)
 * @retval None
 */
void lcd_gotoxy(I2C_LCD_HandleTypeDef *lcd, int col, int row)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b086      	sub	sp, #24
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
    uint8_t address;

    switch (row)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b03      	cmp	r3, #3
 8001254:	d824      	bhi.n	80012a0 <lcd_gotoxy+0x5c>
 8001256:	a201      	add	r2, pc, #4	@ (adr r2, 800125c <lcd_gotoxy+0x18>)
 8001258:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800125c:	0800126d 	.word	0x0800126d
 8001260:	08001277 	.word	0x08001277
 8001264:	08001281 	.word	0x08001281
 8001268:	0800128b 	.word	0x0800128b
    {
        case 0: address = 0x80 + col; break;  // First row
 800126c:	68bb      	ldr	r3, [r7, #8]
 800126e:	b2db      	uxtb	r3, r3
 8001270:	3b80      	subs	r3, #128	@ 0x80
 8001272:	75fb      	strb	r3, [r7, #23]
 8001274:	e00e      	b.n	8001294 <lcd_gotoxy+0x50>
        case 1: address = 0xC0 + col; break;  // Second row
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	b2db      	uxtb	r3, r3
 800127a:	3b40      	subs	r3, #64	@ 0x40
 800127c:	75fb      	strb	r3, [r7, #23]
 800127e:	e009      	b.n	8001294 <lcd_gotoxy+0x50>
        case 2: address = 0x94 + col; break;  // Third row
 8001280:	68bb      	ldr	r3, [r7, #8]
 8001282:	b2db      	uxtb	r3, r3
 8001284:	3b6c      	subs	r3, #108	@ 0x6c
 8001286:	75fb      	strb	r3, [r7, #23]
 8001288:	e004      	b.n	8001294 <lcd_gotoxy+0x50>
        case 3: address = 0xD4 + col; break;  // Fourth row
 800128a:	68bb      	ldr	r3, [r7, #8]
 800128c:	b2db      	uxtb	r3, r3
 800128e:	3b2c      	subs	r3, #44	@ 0x2c
 8001290:	75fb      	strb	r3, [r7, #23]
 8001292:	bf00      	nop
        default: return;  // Ignore invalid row numbers
    }

    lcd_send_cmd(lcd, address);  // Send command to move the cursor
 8001294:	7dfb      	ldrb	r3, [r7, #23]
 8001296:	4619      	mov	r1, r3
 8001298:	68f8      	ldr	r0, [r7, #12]
 800129a:	f7ff ff57 	bl	800114c <lcd_send_cmd>
 800129e:	e000      	b.n	80012a2 <lcd_gotoxy+0x5e>
        default: return;  // Ignore invalid row numbers
 80012a0:	bf00      	nop
}
 80012a2:	3718      	adds	r7, #24
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}

080012a8 <lcd_init>:
 * @brief  Initializes the LCD in 4-bit mode.
 * @param  lcd: Pointer to the LCD handle
 * @retval None
 */
void lcd_init(I2C_LCD_HandleTypeDef *lcd)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0
 80012ae:	6078      	str	r0, [r7, #4]
    HAL_Delay(50);  // Wait for LCD power-up
 80012b0:	2032      	movs	r0, #50	@ 0x32
 80012b2:	f001 f891 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80012b6:	2130      	movs	r1, #48	@ 0x30
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f7ff ff47 	bl	800114c <lcd_send_cmd>
    HAL_Delay(5);
 80012be:	2005      	movs	r0, #5
 80012c0:	f001 f88a 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80012c4:	2130      	movs	r1, #48	@ 0x30
 80012c6:	6878      	ldr	r0, [r7, #4]
 80012c8:	f7ff ff40 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 80012cc:	2001      	movs	r0, #1
 80012ce:	f001 f883 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x30);  // Wake up command
 80012d2:	2130      	movs	r1, #48	@ 0x30
 80012d4:	6878      	ldr	r0, [r7, #4]
 80012d6:	f7ff ff39 	bl	800114c <lcd_send_cmd>
    HAL_Delay(10);
 80012da:	200a      	movs	r0, #10
 80012dc:	f001 f87c 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x20);  // Set to 4-bit mode
 80012e0:	2120      	movs	r1, #32
 80012e2:	6878      	ldr	r0, [r7, #4]
 80012e4:	f7ff ff32 	bl	800114c <lcd_send_cmd>
    HAL_Delay(10);
 80012e8:	200a      	movs	r0, #10
 80012ea:	f001 f875 	bl	80023d8 <HAL_Delay>

    // LCD configuration commands
    lcd_send_cmd(lcd, 0x28);  // 4-bit mode, 2 lines, 5x8 font
 80012ee:	2128      	movs	r1, #40	@ 0x28
 80012f0:	6878      	ldr	r0, [r7, #4]
 80012f2:	f7ff ff2b 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 80012f6:	2001      	movs	r0, #1
 80012f8:	f001 f86e 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x08);  // Display off, cursor off, blink off
 80012fc:	2108      	movs	r1, #8
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f7ff ff24 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 8001304:	2001      	movs	r0, #1
 8001306:	f001 f867 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x01);  // Clear display
 800130a:	2101      	movs	r1, #1
 800130c:	6878      	ldr	r0, [r7, #4]
 800130e:	f7ff ff1d 	bl	800114c <lcd_send_cmd>
    HAL_Delay(2);
 8001312:	2002      	movs	r0, #2
 8001314:	f001 f860 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x06);  // Entry mode: cursor moves right
 8001318:	2106      	movs	r1, #6
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff ff16 	bl	800114c <lcd_send_cmd>
    HAL_Delay(1);
 8001320:	2001      	movs	r0, #1
 8001322:	f001 f859 	bl	80023d8 <HAL_Delay>
    lcd_send_cmd(lcd, 0x0C);  // Display on, cursor off, blink off
 8001326:	210c      	movs	r1, #12
 8001328:	6878      	ldr	r0, [r7, #4]
 800132a:	f7ff ff0f 	bl	800114c <lcd_send_cmd>
}
 800132e:	bf00      	nop
 8001330:	3708      	adds	r7, #8
 8001332:	46bd      	mov	sp, r7
 8001334:	bd80      	pop	{r7, pc}

08001336 <lcd_puts>:
 * @param  lcd: Pointer to the LCD handle
 * @param  str: Null-terminated string to display
 * @retval None
 */
void lcd_puts(I2C_LCD_HandleTypeDef *lcd, char *str)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
 800133e:	6039      	str	r1, [r7, #0]
    while (*str) lcd_send_data(lcd, *str++);  // Send each character in the string
 8001340:	e007      	b.n	8001352 <lcd_puts+0x1c>
 8001342:	683b      	ldr	r3, [r7, #0]
 8001344:	1c5a      	adds	r2, r3, #1
 8001346:	603a      	str	r2, [r7, #0]
 8001348:	781b      	ldrb	r3, [r3, #0]
 800134a:	4619      	mov	r1, r3
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f7ff ff2e 	bl	80011ae <lcd_send_data>
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	781b      	ldrb	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d1f3      	bne.n	8001342 <lcd_puts+0xc>
}
 800135a:	bf00      	nop
 800135c:	bf00      	nop
 800135e:	3708      	adds	r7, #8
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <parse_command>:
static void MX_TIM2_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_TIM1_Init(void);
/* USER CODE BEGIN PFP */
//X l lnh UART
void parse_command(char *cmd) {
 8001364:	b590      	push	{r4, r7, lr}
 8001366:	b097      	sub	sp, #92	@ 0x5c
 8001368:	af02      	add	r7, sp, #8
 800136a:	6078      	str	r0, [r7, #4]
	if (strncmp(cmd, "!motor ", 7) == 0) {
 800136c:	2207      	movs	r2, #7
 800136e:	495e      	ldr	r1, [pc, #376]	@ (80014e8 <parse_command+0x184>)
 8001370:	6878      	ldr	r0, [r7, #4]
 8001372:	f005 fde8 	bl	8006f46 <strncmp>
 8001376:	4603      	mov	r3, r0
 8001378:	2b00      	cmp	r3, #0
 800137a:	d115      	bne.n	80013a8 <parse_command+0x44>
		if (strstr(cmd, "on"))
 800137c:	495b      	ldr	r1, [pc, #364]	@ (80014ec <parse_command+0x188>)
 800137e:	6878      	ldr	r0, [r7, #4]
 8001380:	f005 fdf3 	bl	8006f6a <strstr>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d003      	beq.n	8001392 <parse_command+0x2e>
			motor_power = ON;
 800138a:	4b59      	ldr	r3, [pc, #356]	@ (80014f0 <parse_command+0x18c>)
 800138c:	2201      	movs	r2, #1
 800138e:	701a      	strb	r2, [r3, #0]
 8001390:	e069      	b.n	8001466 <parse_command+0x102>
		else if (strstr(cmd, "off"))
 8001392:	4958      	ldr	r1, [pc, #352]	@ (80014f4 <parse_command+0x190>)
 8001394:	6878      	ldr	r0, [r7, #4]
 8001396:	f005 fde8 	bl	8006f6a <strstr>
 800139a:	4603      	mov	r3, r0
 800139c:	2b00      	cmp	r3, #0
 800139e:	d062      	beq.n	8001466 <parse_command+0x102>
			motor_power = OFF;
 80013a0:	4b53      	ldr	r3, [pc, #332]	@ (80014f0 <parse_command+0x18c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
 80013a6:	e05e      	b.n	8001466 <parse_command+0x102>
	} else if (strncmp(cmd, "!rotate ", 8) == 0) {
 80013a8:	2208      	movs	r2, #8
 80013aa:	4953      	ldr	r1, [pc, #332]	@ (80014f8 <parse_command+0x194>)
 80013ac:	6878      	ldr	r0, [r7, #4]
 80013ae:	f005 fdca 	bl	8006f46 <strncmp>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d115      	bne.n	80013e4 <parse_command+0x80>
		if (strstr(cmd, "ccw"))
 80013b8:	4950      	ldr	r1, [pc, #320]	@ (80014fc <parse_command+0x198>)
 80013ba:	6878      	ldr	r0, [r7, #4]
 80013bc:	f005 fdd5 	bl	8006f6a <strstr>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d003      	beq.n	80013ce <parse_command+0x6a>
			motor_dir = CCW;
 80013c6:	4b4e      	ldr	r3, [pc, #312]	@ (8001500 <parse_command+0x19c>)
 80013c8:	2201      	movs	r2, #1
 80013ca:	701a      	strb	r2, [r3, #0]
 80013cc:	e04b      	b.n	8001466 <parse_command+0x102>
		else if (strstr(cmd, "cw"))
 80013ce:	494d      	ldr	r1, [pc, #308]	@ (8001504 <parse_command+0x1a0>)
 80013d0:	6878      	ldr	r0, [r7, #4]
 80013d2:	f005 fdca 	bl	8006f6a <strstr>
 80013d6:	4603      	mov	r3, r0
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d044      	beq.n	8001466 <parse_command+0x102>
			motor_dir = CW;
 80013dc:	4b48      	ldr	r3, [pc, #288]	@ (8001500 <parse_command+0x19c>)
 80013de:	2200      	movs	r2, #0
 80013e0:	701a      	strb	r2, [r3, #0]
 80013e2:	e040      	b.n	8001466 <parse_command+0x102>
	} else if (strncmp(cmd, "!speed ", 7) == 0) {
 80013e4:	2207      	movs	r2, #7
 80013e6:	4948      	ldr	r1, [pc, #288]	@ (8001508 <parse_command+0x1a4>)
 80013e8:	6878      	ldr	r0, [r7, #4]
 80013ea:	f005 fdac 	bl	8006f46 <strncmp>
 80013ee:	4603      	mov	r3, r0
 80013f0:	2b00      	cmp	r3, #0
 80013f2:	d110      	bne.n	8001416 <parse_command+0xb2>
		int val = atoi(&cmd[7]);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	3307      	adds	r3, #7
 80013f8:	4618      	mov	r0, r3
 80013fa:	f004 fd87 	bl	8005f0c <atoi>
 80013fe:	64f8      	str	r0, [r7, #76]	@ 0x4c
		if (val >= 0 && val <= 100)
 8001400:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001402:	2b00      	cmp	r3, #0
 8001404:	db2f      	blt.n	8001466 <parse_command+0x102>
 8001406:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001408:	2b64      	cmp	r3, #100	@ 0x64
 800140a:	dc2c      	bgt.n	8001466 <parse_command+0x102>
			motor_speed = val;
 800140c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800140e:	b2da      	uxtb	r2, r3
 8001410:	4b3e      	ldr	r3, [pc, #248]	@ (800150c <parse_command+0x1a8>)
 8001412:	701a      	strb	r2, [r3, #0]
 8001414:	e027      	b.n	8001466 <parse_command+0x102>
	} else if (strncmp(command_buffer, "!display ", 9) == 0) {
 8001416:	2209      	movs	r2, #9
 8001418:	493d      	ldr	r1, [pc, #244]	@ (8001510 <parse_command+0x1ac>)
 800141a:	483e      	ldr	r0, [pc, #248]	@ (8001514 <parse_command+0x1b0>)
 800141c:	f005 fd93 	bl	8006f46 <strncmp>
 8001420:	4603      	mov	r3, r0
 8001422:	2b00      	cmp	r3, #0
 8001424:	d11f      	bne.n	8001466 <parse_command+0x102>
		if (strstr(command_buffer, "all"))
 8001426:	493c      	ldr	r1, [pc, #240]	@ (8001518 <parse_command+0x1b4>)
 8001428:	483a      	ldr	r0, [pc, #232]	@ (8001514 <parse_command+0x1b0>)
 800142a:	f005 fd9e 	bl	8006f6a <strstr>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d003      	beq.n	800143c <parse_command+0xd8>
			display_mode = DISPLAY_ALL;
 8001434:	4b39      	ldr	r3, [pc, #228]	@ (800151c <parse_command+0x1b8>)
 8001436:	2200      	movs	r2, #0
 8001438:	701a      	strb	r2, [r3, #0]
 800143a:	e014      	b.n	8001466 <parse_command+0x102>
		else if (strstr(command_buffer, "temp"))
 800143c:	4938      	ldr	r1, [pc, #224]	@ (8001520 <parse_command+0x1bc>)
 800143e:	4835      	ldr	r0, [pc, #212]	@ (8001514 <parse_command+0x1b0>)
 8001440:	f005 fd93 	bl	8006f6a <strstr>
 8001444:	4603      	mov	r3, r0
 8001446:	2b00      	cmp	r3, #0
 8001448:	d003      	beq.n	8001452 <parse_command+0xee>
			display_mode = DISPLAY_TEMP;
 800144a:	4b34      	ldr	r3, [pc, #208]	@ (800151c <parse_command+0x1b8>)
 800144c:	2201      	movs	r2, #1
 800144e:	701a      	strb	r2, [r3, #0]
 8001450:	e009      	b.n	8001466 <parse_command+0x102>
		else if (strstr(command_buffer, "humid"))
 8001452:	4934      	ldr	r1, [pc, #208]	@ (8001524 <parse_command+0x1c0>)
 8001454:	482f      	ldr	r0, [pc, #188]	@ (8001514 <parse_command+0x1b0>)
 8001456:	f005 fd88 	bl	8006f6a <strstr>
 800145a:	4603      	mov	r3, r0
 800145c:	2b00      	cmp	r3, #0
 800145e:	d002      	beq.n	8001466 <parse_command+0x102>
			display_mode = DISPLAY_HUMID;
 8001460:	4b2e      	ldr	r3, [pc, #184]	@ (800151c <parse_command+0x1b8>)
 8001462:	2202      	movs	r2, #2
 8001464:	701a      	strb	r2, [r3, #0]
	}

	// Phn hi trng thi
	char msg[64];
	sprintf(msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
			(motor_power == ON) ? "ON" : "OFF",
 8001466:	4b22      	ldr	r3, [pc, #136]	@ (80014f0 <parse_command+0x18c>)
 8001468:	781b      	ldrb	r3, [r3, #0]
 800146a:	b2db      	uxtb	r3, r3
	sprintf(msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 800146c:	2b01      	cmp	r3, #1
 800146e:	d101      	bne.n	8001474 <parse_command+0x110>
 8001470:	4a2d      	ldr	r2, [pc, #180]	@ (8001528 <parse_command+0x1c4>)
 8001472:	e000      	b.n	8001476 <parse_command+0x112>
 8001474:	4a2d      	ldr	r2, [pc, #180]	@ (800152c <parse_command+0x1c8>)
			(motor_dir == CW) ? "CW" : "CCW", motor_speed,
 8001476:	4b22      	ldr	r3, [pc, #136]	@ (8001500 <parse_command+0x19c>)
 8001478:	781b      	ldrb	r3, [r3, #0]
 800147a:	b2db      	uxtb	r3, r3
	sprintf(msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 800147c:	2b00      	cmp	r3, #0
 800147e:	d101      	bne.n	8001484 <parse_command+0x120>
 8001480:	492b      	ldr	r1, [pc, #172]	@ (8001530 <parse_command+0x1cc>)
 8001482:	e000      	b.n	8001486 <parse_command+0x122>
 8001484:	492b      	ldr	r1, [pc, #172]	@ (8001534 <parse_command+0x1d0>)
 8001486:	4b21      	ldr	r3, [pc, #132]	@ (800150c <parse_command+0x1a8>)
 8001488:	781b      	ldrb	r3, [r3, #0]
 800148a:	b2db      	uxtb	r3, r3
 800148c:	461c      	mov	r4, r3
			(display_mode == DISPLAY_ALL) ? "ALL" :
 800148e:	4b23      	ldr	r3, [pc, #140]	@ (800151c <parse_command+0x1b8>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	b2db      	uxtb	r3, r3
	sprintf(msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 8001494:	2b00      	cmp	r3, #0
 8001496:	d008      	beq.n	80014aa <parse_command+0x146>
			(display_mode == DISPLAY_TEMP) ? "TEMP" : "HUMID");
 8001498:	4b20      	ldr	r3, [pc, #128]	@ (800151c <parse_command+0x1b8>)
 800149a:	781b      	ldrb	r3, [r3, #0]
 800149c:	b2db      	uxtb	r3, r3
 800149e:	2b01      	cmp	r3, #1
 80014a0:	d101      	bne.n	80014a6 <parse_command+0x142>
 80014a2:	4b25      	ldr	r3, [pc, #148]	@ (8001538 <parse_command+0x1d4>)
 80014a4:	e002      	b.n	80014ac <parse_command+0x148>
 80014a6:	4b25      	ldr	r3, [pc, #148]	@ (800153c <parse_command+0x1d8>)
 80014a8:	e000      	b.n	80014ac <parse_command+0x148>
	sprintf(msg, "Motor: %s, Dir: %s, Speed: %d, Display: %s\r\n",
 80014aa:	4b25      	ldr	r3, [pc, #148]	@ (8001540 <parse_command+0x1dc>)
 80014ac:	f107 000c 	add.w	r0, r7, #12
 80014b0:	9301      	str	r3, [sp, #4]
 80014b2:	9400      	str	r4, [sp, #0]
 80014b4:	460b      	mov	r3, r1
 80014b6:	4923      	ldr	r1, [pc, #140]	@ (8001544 <parse_command+0x1e0>)
 80014b8:	f005 fcd8 	bl	8006e6c <siprintf>

	HAL_UART_Transmit(&huart1, (uint8_t*) msg, strlen(msg), 100);
 80014bc:	f107 030c 	add.w	r3, r7, #12
 80014c0:	4618      	mov	r0, r3
 80014c2:	f7fe fe45 	bl	8000150 <strlen>
 80014c6:	4603      	mov	r3, r0
 80014c8:	b29a      	uxth	r2, r3
 80014ca:	f107 010c 	add.w	r1, r7, #12
 80014ce:	2364      	movs	r3, #100	@ 0x64
 80014d0:	481d      	ldr	r0, [pc, #116]	@ (8001548 <parse_command+0x1e4>)
 80014d2:	f003 ff01 	bl	80052d8 <HAL_UART_Transmit>

	memset(command_buffer, 0, sizeof(command_buffer));
 80014d6:	2240      	movs	r2, #64	@ 0x40
 80014d8:	2100      	movs	r1, #0
 80014da:	480e      	ldr	r0, [pc, #56]	@ (8001514 <parse_command+0x1b0>)
 80014dc:	f005 fd2b 	bl	8006f36 <memset>
}
 80014e0:	bf00      	nop
 80014e2:	3754      	adds	r7, #84	@ 0x54
 80014e4:	46bd      	mov	sp, r7
 80014e6:	bd90      	pop	{r4, r7, pc}
 80014e8:	0800a628 	.word	0x0800a628
 80014ec:	0800a630 	.word	0x0800a630
 80014f0:	200003c1 	.word	0x200003c1
 80014f4:	0800a634 	.word	0x0800a634
 80014f8:	0800a638 	.word	0x0800a638
 80014fc:	0800a644 	.word	0x0800a644
 8001500:	200003c2 	.word	0x200003c2
 8001504:	0800a648 	.word	0x0800a648
 8001508:	0800a64c 	.word	0x0800a64c
 800150c:	200003c3 	.word	0x200003c3
 8001510:	0800a654 	.word	0x0800a654
 8001514:	20000380 	.word	0x20000380
 8001518:	0800a660 	.word	0x0800a660
 800151c:	200003c4 	.word	0x200003c4
 8001520:	0800a664 	.word	0x0800a664
 8001524:	0800a66c 	.word	0x0800a66c
 8001528:	0800a674 	.word	0x0800a674
 800152c:	0800a678 	.word	0x0800a678
 8001530:	0800a67c 	.word	0x0800a67c
 8001534:	0800a680 	.word	0x0800a680
 8001538:	0800a684 	.word	0x0800a684
 800153c:	0800a68c 	.word	0x0800a68c
 8001540:	0800a694 	.word	0x0800a694
 8001544:	0800a698 	.word	0x0800a698
 8001548:	20000328 	.word	0x20000328

0800154c <task_sensor>:


//Task 1: c cm bin AHT10
void task_sensor(void) {
 800154c:	b580      	push	{r7, lr}
 800154e:	b082      	sub	sp, #8
 8001550:	af00      	add	r7, sp, #0
    uint32_t hum_raw = 0, temp_raw = 0;
 8001552:	2300      	movs	r3, #0
 8001554:	607b      	str	r3, [r7, #4]
 8001556:	2300      	movs	r3, #0
 8001558:	603b      	str	r3, [r7, #0]
    if (AHT10_ReadRaw(&aht10, &hum_raw, &temp_raw)) {
 800155a:	463a      	mov	r2, r7
 800155c:	1d3b      	adds	r3, r7, #4
 800155e:	4619      	mov	r1, r3
 8001560:	480b      	ldr	r0, [pc, #44]	@ (8001590 <task_sensor+0x44>)
 8001562:	f7ff fd43 	bl	8000fec <AHT10_ReadRaw>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d00d      	beq.n	8001588 <task_sensor+0x3c>
        temperature = AHT10_ReadTemperature(temp_raw);
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fd90 	bl	8001094 <AHT10_ReadTemperature>
 8001574:	4603      	mov	r3, r0
 8001576:	4a07      	ldr	r2, [pc, #28]	@ (8001594 <task_sensor+0x48>)
 8001578:	6013      	str	r3, [r2, #0]
        humidity = AHT10_ReadHumidity(hum_raw);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fdbd 	bl	80010fc <AHT10_ReadHumidity>
 8001582:	4603      	mov	r3, r0
 8001584:	4a04      	ldr	r2, [pc, #16]	@ (8001598 <task_sensor+0x4c>)
 8001586:	6013      	str	r3, [r2, #0]
    }
}
 8001588:	bf00      	nop
 800158a:	3708      	adds	r7, #8
 800158c:	46bd      	mov	sp, r7
 800158e:	bd80      	pop	{r7, pc}
 8001590:	20000370 	.word	0x20000370
 8001594:	200003c8 	.word	0x200003c8
 8001598:	200003cc 	.word	0x200003cc

0800159c <task_lcd>:

//Task 2: hin th LCD
void task_lcd(void) {
 800159c:	b590      	push	{r4, r7, lr}
 800159e:	b08d      	sub	sp, #52	@ 0x34
 80015a0:	af00      	add	r7, sp, #0
	char lcd_buf[32];
	int ti = (int)temperature;
 80015a2:	4b4e      	ldr	r3, [pc, #312]	@ (80016dc <task_lcd+0x140>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4618      	mov	r0, r3
 80015a8:	f7ff fca0 	bl	8000eec <__aeabi_f2iz>
 80015ac:	4603      	mov	r3, r0
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
	int tf = (int)((temperature - ti) * 10);
 80015b0:	4b4a      	ldr	r3, [pc, #296]	@ (80016dc <task_lcd+0x140>)
 80015b2:	681c      	ldr	r4, [r3, #0]
 80015b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80015b6:	f7ff fc45 	bl	8000e44 <__aeabi_i2f>
 80015ba:	4603      	mov	r3, r0
 80015bc:	4619      	mov	r1, r3
 80015be:	4620      	mov	r0, r4
 80015c0:	f7ff fb8a 	bl	8000cd8 <__aeabi_fsub>
 80015c4:	4603      	mov	r3, r0
 80015c6:	4946      	ldr	r1, [pc, #280]	@ (80016e0 <task_lcd+0x144>)
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7fe fdc9 	bl	8000160 <__aeabi_fmul>
 80015ce:	4603      	mov	r3, r0
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff fc8b 	bl	8000eec <__aeabi_f2iz>
 80015d6:	4603      	mov	r3, r0
 80015d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	int hi = (int)humidity;
 80015da:	4b42      	ldr	r3, [pc, #264]	@ (80016e4 <task_lcd+0x148>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	4618      	mov	r0, r3
 80015e0:	f7ff fc84 	bl	8000eec <__aeabi_f2iz>
 80015e4:	4603      	mov	r3, r0
 80015e6:	627b      	str	r3, [r7, #36]	@ 0x24
	int hf = (int)((humidity - hi) * 10);
 80015e8:	4b3e      	ldr	r3, [pc, #248]	@ (80016e4 <task_lcd+0x148>)
 80015ea:	681c      	ldr	r4, [r3, #0]
 80015ec:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80015ee:	f7ff fc29 	bl	8000e44 <__aeabi_i2f>
 80015f2:	4603      	mov	r3, r0
 80015f4:	4619      	mov	r1, r3
 80015f6:	4620      	mov	r0, r4
 80015f8:	f7ff fb6e 	bl	8000cd8 <__aeabi_fsub>
 80015fc:	4603      	mov	r3, r0
 80015fe:	4938      	ldr	r1, [pc, #224]	@ (80016e0 <task_lcd+0x144>)
 8001600:	4618      	mov	r0, r3
 8001602:	f7fe fdad 	bl	8000160 <__aeabi_fmul>
 8001606:	4603      	mov	r3, r0
 8001608:	4618      	mov	r0, r3
 800160a:	f7ff fc6f 	bl	8000eec <__aeabi_f2iz>
 800160e:	4603      	mov	r3, r0
 8001610:	623b      	str	r3, [r7, #32]

	switch (display_mode) {
 8001612:	4b35      	ldr	r3, [pc, #212]	@ (80016e8 <task_lcd+0x14c>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b2db      	uxtb	r3, r3
 8001618:	2b02      	cmp	r3, #2
 800161a:	d041      	beq.n	80016a0 <task_lcd+0x104>
 800161c:	2b02      	cmp	r3, #2
 800161e:	dc59      	bgt.n	80016d4 <task_lcd+0x138>
 8001620:	2b00      	cmp	r3, #0
 8001622:	d002      	beq.n	800162a <task_lcd+0x8e>
 8001624:	2b01      	cmp	r3, #1
 8001626:	d021      	beq.n	800166c <task_lcd+0xd0>

		lcd_gotoxy(&lcd, 0, 1);
		lcd_puts(&lcd, "                "); // Clear dng 2
		break;
	}
}
 8001628:	e054      	b.n	80016d4 <task_lcd+0x138>
		sprintf(lcd_buf, "Temp: %d.%d C", ti, tf);
 800162a:	4638      	mov	r0, r7
 800162c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800162e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001630:	492e      	ldr	r1, [pc, #184]	@ (80016ec <task_lcd+0x150>)
 8001632:	f005 fc1b 	bl	8006e6c <siprintf>
		lcd_gotoxy(&lcd, 0, 0);
 8001636:	2200      	movs	r2, #0
 8001638:	2100      	movs	r1, #0
 800163a:	482d      	ldr	r0, [pc, #180]	@ (80016f0 <task_lcd+0x154>)
 800163c:	f7ff fe02 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, lcd_buf);
 8001640:	463b      	mov	r3, r7
 8001642:	4619      	mov	r1, r3
 8001644:	482a      	ldr	r0, [pc, #168]	@ (80016f0 <task_lcd+0x154>)
 8001646:	f7ff fe76 	bl	8001336 <lcd_puts>
		sprintf(lcd_buf, "Hum:  %d.%d %%", hi, hf);
 800164a:	4638      	mov	r0, r7
 800164c:	6a3b      	ldr	r3, [r7, #32]
 800164e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001650:	4928      	ldr	r1, [pc, #160]	@ (80016f4 <task_lcd+0x158>)
 8001652:	f005 fc0b 	bl	8006e6c <siprintf>
		lcd_gotoxy(&lcd, 0, 1);
 8001656:	2201      	movs	r2, #1
 8001658:	2100      	movs	r1, #0
 800165a:	4825      	ldr	r0, [pc, #148]	@ (80016f0 <task_lcd+0x154>)
 800165c:	f7ff fdf2 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, lcd_buf);
 8001660:	463b      	mov	r3, r7
 8001662:	4619      	mov	r1, r3
 8001664:	4822      	ldr	r0, [pc, #136]	@ (80016f0 <task_lcd+0x154>)
 8001666:	f7ff fe66 	bl	8001336 <lcd_puts>
		break;
 800166a:	e033      	b.n	80016d4 <task_lcd+0x138>
		sprintf(lcd_buf, "Temp: %d.%d C", ti, tf);
 800166c:	4638      	mov	r0, r7
 800166e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001670:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001672:	491e      	ldr	r1, [pc, #120]	@ (80016ec <task_lcd+0x150>)
 8001674:	f005 fbfa 	bl	8006e6c <siprintf>
		lcd_gotoxy(&lcd, 0, 0);
 8001678:	2200      	movs	r2, #0
 800167a:	2100      	movs	r1, #0
 800167c:	481c      	ldr	r0, [pc, #112]	@ (80016f0 <task_lcd+0x154>)
 800167e:	f7ff fde1 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, lcd_buf);
 8001682:	463b      	mov	r3, r7
 8001684:	4619      	mov	r1, r3
 8001686:	481a      	ldr	r0, [pc, #104]	@ (80016f0 <task_lcd+0x154>)
 8001688:	f7ff fe55 	bl	8001336 <lcd_puts>
		lcd_gotoxy(&lcd, 0, 1);
 800168c:	2201      	movs	r2, #1
 800168e:	2100      	movs	r1, #0
 8001690:	4817      	ldr	r0, [pc, #92]	@ (80016f0 <task_lcd+0x154>)
 8001692:	f7ff fdd7 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, "                "); // Clear dng 2
 8001696:	4918      	ldr	r1, [pc, #96]	@ (80016f8 <task_lcd+0x15c>)
 8001698:	4815      	ldr	r0, [pc, #84]	@ (80016f0 <task_lcd+0x154>)
 800169a:	f7ff fe4c 	bl	8001336 <lcd_puts>
		break;
 800169e:	e019      	b.n	80016d4 <task_lcd+0x138>
		sprintf(lcd_buf, "Hum:  %d.%d %%", hi, hf);
 80016a0:	4638      	mov	r0, r7
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80016a6:	4913      	ldr	r1, [pc, #76]	@ (80016f4 <task_lcd+0x158>)
 80016a8:	f005 fbe0 	bl	8006e6c <siprintf>
		lcd_gotoxy(&lcd, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	480f      	ldr	r0, [pc, #60]	@ (80016f0 <task_lcd+0x154>)
 80016b2:	f7ff fdc7 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, lcd_buf);
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	480d      	ldr	r0, [pc, #52]	@ (80016f0 <task_lcd+0x154>)
 80016bc:	f7ff fe3b 	bl	8001336 <lcd_puts>
		lcd_gotoxy(&lcd, 0, 1);
 80016c0:	2201      	movs	r2, #1
 80016c2:	2100      	movs	r1, #0
 80016c4:	480a      	ldr	r0, [pc, #40]	@ (80016f0 <task_lcd+0x154>)
 80016c6:	f7ff fdbd 	bl	8001244 <lcd_gotoxy>
		lcd_puts(&lcd, "                "); // Clear dng 2
 80016ca:	490b      	ldr	r1, [pc, #44]	@ (80016f8 <task_lcd+0x15c>)
 80016cc:	4808      	ldr	r0, [pc, #32]	@ (80016f0 <task_lcd+0x154>)
 80016ce:	f7ff fe32 	bl	8001336 <lcd_puts>
		break;
 80016d2:	bf00      	nop
}
 80016d4:	bf00      	nop
 80016d6:	3734      	adds	r7, #52	@ 0x34
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd90      	pop	{r4, r7, pc}
 80016dc:	200003c8 	.word	0x200003c8
 80016e0:	41200000 	.word	0x41200000
 80016e4:	200003cc 	.word	0x200003cc
 80016e8:	200003c4 	.word	0x200003c4
 80016ec:	0800a6c8 	.word	0x0800a6c8
 80016f0:	20000378 	.word	0x20000378
 80016f4:	0800a6d8 	.word	0x0800a6d8
 80016f8:	0800a6e8 	.word	0x0800a6e8

080016fc <task_uart_tx>:

//Task 3: gi UART
void task_uart_tx(void) {
 80016fc:	b5b0      	push	{r4, r5, r7, lr}
 80016fe:	b092      	sub	sp, #72	@ 0x48
 8001700:	af02      	add	r7, sp, #8
    char buf[64];
    sprintf(buf, "temperature: %.1f C, humidity: %.1f %%\r\n", temperature, humidity);
 8001702:	4b12      	ldr	r3, [pc, #72]	@ (800174c <task_uart_tx+0x50>)
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	4618      	mov	r0, r3
 8001708:	f7fe ff42 	bl	8000590 <__aeabi_f2d>
 800170c:	4604      	mov	r4, r0
 800170e:	460d      	mov	r5, r1
 8001710:	4b0f      	ldr	r3, [pc, #60]	@ (8001750 <task_uart_tx+0x54>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff3b 	bl	8000590 <__aeabi_f2d>
 800171a:	4602      	mov	r2, r0
 800171c:	460b      	mov	r3, r1
 800171e:	4638      	mov	r0, r7
 8001720:	e9cd 2300 	strd	r2, r3, [sp]
 8001724:	4622      	mov	r2, r4
 8001726:	462b      	mov	r3, r5
 8001728:	490a      	ldr	r1, [pc, #40]	@ (8001754 <task_uart_tx+0x58>)
 800172a:	f005 fb9f 	bl	8006e6c <siprintf>
    HAL_UART_Transmit(&huart1, (uint8_t*)buf, strlen(buf), 100);
 800172e:	463b      	mov	r3, r7
 8001730:	4618      	mov	r0, r3
 8001732:	f7fe fd0d 	bl	8000150 <strlen>
 8001736:	4603      	mov	r3, r0
 8001738:	b29a      	uxth	r2, r3
 800173a:	4639      	mov	r1, r7
 800173c:	2364      	movs	r3, #100	@ 0x64
 800173e:	4806      	ldr	r0, [pc, #24]	@ (8001758 <task_uart_tx+0x5c>)
 8001740:	f003 fdca 	bl	80052d8 <HAL_UART_Transmit>
}
 8001744:	bf00      	nop
 8001746:	3740      	adds	r7, #64	@ 0x40
 8001748:	46bd      	mov	sp, r7
 800174a:	bdb0      	pop	{r4, r5, r7, pc}
 800174c:	200003c8 	.word	0x200003c8
 8001750:	200003cc 	.word	0x200003cc
 8001754:	0800a6fc 	.word	0x0800a6fc
 8001758:	20000328 	.word	0x20000328

0800175c <task_motor>:

//Task 4: iu khin ng c
void task_motor(void) {
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
    if (motor_power == ON) {
 8001760:	4b17      	ldr	r3, [pc, #92]	@ (80017c0 <task_motor+0x64>)
 8001762:	781b      	ldrb	r3, [r3, #0]
 8001764:	b2db      	uxtb	r3, r3
 8001766:	2b01      	cmp	r3, #1
 8001768:	d124      	bne.n	80017b4 <task_motor+0x58>
        // iu chnh chiu quay
        if (motor_dir == CW) {
 800176a:	4b16      	ldr	r3, [pc, #88]	@ (80017c4 <task_motor+0x68>)
 800176c:	781b      	ldrb	r3, [r3, #0]
 800176e:	b2db      	uxtb	r3, r3
 8001770:	2b00      	cmp	r3, #0
 8001772:	d10a      	bne.n	800178a <task_motor+0x2e>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   // IN1
 8001774:	2201      	movs	r2, #1
 8001776:	2101      	movs	r1, #1
 8001778:	4813      	ldr	r0, [pc, #76]	@ (80017c8 <task_motor+0x6c>)
 800177a:	f001 f995 	bl	8002aa8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // IN2
 800177e:	2200      	movs	r2, #0
 8001780:	2102      	movs	r1, #2
 8001782:	4811      	ldr	r0, [pc, #68]	@ (80017c8 <task_motor+0x6c>)
 8001784:	f001 f990 	bl	8002aa8 <HAL_GPIO_WritePin>
 8001788:	e009      	b.n	800179e <task_motor+0x42>
        } else {
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 800178a:	2200      	movs	r2, #0
 800178c:	2101      	movs	r1, #1
 800178e:	480e      	ldr	r0, [pc, #56]	@ (80017c8 <task_motor+0x6c>)
 8001790:	f001 f98a 	bl	8002aa8 <HAL_GPIO_WritePin>
            HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8001794:	2201      	movs	r2, #1
 8001796:	2102      	movs	r1, #2
 8001798:	480b      	ldr	r0, [pc, #44]	@ (80017c8 <task_motor+0x6c>)
 800179a:	f001 f985 	bl	8002aa8 <HAL_GPIO_WritePin>
        }

        HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800179e:	2108      	movs	r1, #8
 80017a0:	480a      	ldr	r0, [pc, #40]	@ (80017cc <task_motor+0x70>)
 80017a2:	f002 fee9 	bl	8004578 <HAL_TIM_PWM_Start>
        // Tc : t 0 n 100
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, motor_speed);
 80017a6:	4b0a      	ldr	r3, [pc, #40]	@ (80017d0 <task_motor+0x74>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	b2da      	uxtb	r2, r3
 80017ac:	4b07      	ldr	r3, [pc, #28]	@ (80017cc <task_motor+0x70>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	63da      	str	r2, [r3, #60]	@ 0x3c
    } else {
        // Dng ng c
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
    }
}
 80017b2:	e003      	b.n	80017bc <task_motor+0x60>
        __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 0);
 80017b4:	4b05      	ldr	r3, [pc, #20]	@ (80017cc <task_motor+0x70>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2200      	movs	r2, #0
 80017ba:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80017bc:	bf00      	nop
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	200003c1 	.word	0x200003c1
 80017c4:	200003c2 	.word	0x200003c2
 80017c8:	40010800 	.word	0x40010800
 80017cc:	200002e0 	.word	0x200002e0
 80017d0:	200003c3 	.word	0x200003c3

080017d4 <HAL_TIM_PeriodElapsedCallback>:

// Hm systick
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM1)
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001890 <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d150      	bne.n	8001888 <HAL_TIM_PeriodElapsedCallback+0xb4>
    {
    	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 80017e6:	2108      	movs	r1, #8
 80017e8:	482a      	ldr	r0, [pc, #168]	@ (8001894 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80017ea:	f001 f975 	bl	8002ad8 <HAL_GPIO_TogglePin>
        ms_ticks ++;
 80017ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	3301      	adds	r3, #1
 80017f4:	4a28      	ldr	r2, [pc, #160]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80017f6:	6013      	str	r3, [r2, #0]

        if (ms_ticks % 2000 == 0) sensor_event = 1;
 80017f8:	4b27      	ldr	r3, [pc, #156]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	4b27      	ldr	r3, [pc, #156]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 80017fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001802:	09db      	lsrs	r3, r3, #7
 8001804:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8001808:	fb01 f303 	mul.w	r3, r1, r3
 800180c:	1ad3      	subs	r3, r2, r3
 800180e:	2b00      	cmp	r3, #0
 8001810:	d102      	bne.n	8001818 <HAL_TIM_PeriodElapsedCallback+0x44>
 8001812:	4b23      	ldr	r3, [pc, #140]	@ (80018a0 <HAL_TIM_PeriodElapsedCallback+0xcc>)
 8001814:	2201      	movs	r2, #1
 8001816:	701a      	strb	r2, [r3, #0]
        if (ms_ticks % 500 == 0)  lcd_event = 1;
 8001818:	4b1f      	ldr	r3, [pc, #124]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	4b1f      	ldr	r3, [pc, #124]	@ (800189c <HAL_TIM_PeriodElapsedCallback+0xc8>)
 800181e:	fba3 1302 	umull	r1, r3, r3, r2
 8001822:	095b      	lsrs	r3, r3, #5
 8001824:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 8001828:	fb01 f303 	mul.w	r3, r1, r3
 800182c:	1ad3      	subs	r3, r2, r3
 800182e:	2b00      	cmp	r3, #0
 8001830:	d102      	bne.n	8001838 <HAL_TIM_PeriodElapsedCallback+0x64>
 8001832:	4b1c      	ldr	r3, [pc, #112]	@ (80018a4 <HAL_TIM_PeriodElapsedCallback+0xd0>)
 8001834:	2201      	movs	r2, #1
 8001836:	701a      	strb	r2, [r3, #0]
        if (ms_ticks % 5000 == 0) uart_tx_event = 1;
 8001838:	4b17      	ldr	r3, [pc, #92]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800183a:	681a      	ldr	r2, [r3, #0]
 800183c:	4b1a      	ldr	r3, [pc, #104]	@ (80018a8 <HAL_TIM_PeriodElapsedCallback+0xd4>)
 800183e:	fba3 1302 	umull	r1, r3, r3, r2
 8001842:	0b1b      	lsrs	r3, r3, #12
 8001844:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001848:	fb01 f303 	mul.w	r3, r1, r3
 800184c:	1ad3      	subs	r3, r2, r3
 800184e:	2b00      	cmp	r3, #0
 8001850:	d102      	bne.n	8001858 <HAL_TIM_PeriodElapsedCallback+0x84>
 8001852:	4b16      	ldr	r3, [pc, #88]	@ (80018ac <HAL_TIM_PeriodElapsedCallback+0xd8>)
 8001854:	2201      	movs	r2, #1
 8001856:	701a      	strb	r2, [r3, #0]
        if (ms_ticks % 100 == 0)  motor_event = 1;
 8001858:	4b0f      	ldr	r3, [pc, #60]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 800185a:	681a      	ldr	r2, [r3, #0]
 800185c:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <HAL_TIM_PeriodElapsedCallback+0xdc>)
 800185e:	fba3 1302 	umull	r1, r3, r3, r2
 8001862:	095b      	lsrs	r3, r3, #5
 8001864:	2164      	movs	r1, #100	@ 0x64
 8001866:	fb01 f303 	mul.w	r3, r1, r3
 800186a:	1ad3      	subs	r3, r2, r3
 800186c:	2b00      	cmp	r3, #0
 800186e:	d102      	bne.n	8001876 <HAL_TIM_PeriodElapsedCallback+0xa2>
 8001870:	4b10      	ldr	r3, [pc, #64]	@ (80018b4 <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001872:	2201      	movs	r2, #1
 8001874:	701a      	strb	r2, [r3, #0]

        if (ms_ticks >= 10000) ms_ticks = 0;  // Reset sau mi 10s  trnh trn s
 8001876:	4b08      	ldr	r3, [pc, #32]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f242 720f 	movw	r2, #9999	@ 0x270f
 800187e:	4293      	cmp	r3, r2
 8001880:	d902      	bls.n	8001888 <HAL_TIM_PeriodElapsedCallback+0xb4>
 8001882:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <HAL_TIM_PeriodElapsedCallback+0xc4>)
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
    }
}
 8001888:	bf00      	nop
 800188a:	3708      	adds	r7, #8
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40012c00 	.word	0x40012c00
 8001894:	40010c00 	.word	0x40010c00
 8001898:	200003d8 	.word	0x200003d8
 800189c:	10624dd3 	.word	0x10624dd3
 80018a0:	200003d1 	.word	0x200003d1
 80018a4:	200003d2 	.word	0x200003d2
 80018a8:	d1b71759 	.word	0xd1b71759
 80018ac:	200003d3 	.word	0x200003d3
 80018b0:	51eb851f 	.word	0x51eb851f
 80018b4:	200003d4 	.word	0x200003d4

080018b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018bc:	f000 fd2a 	bl	8002314 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018c0:	f000 f880 	bl	80019c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80018c4:	f000 f9f2 	bl	8001cac <MX_GPIO_Init>
  MX_I2C1_Init();
 80018c8:	f000 f8c2 	bl	8001a50 <MX_I2C1_Init>
  MX_I2C2_Init();
 80018cc:	f000 f8ee 	bl	8001aac <MX_I2C2_Init>
  MX_TIM2_Init();
 80018d0:	f000 f96a 	bl	8001ba8 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80018d4:	f000 f9c0 	bl	8001c58 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80018d8:	f000 f916 	bl	8001b08 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  //Khi to uart nhn 1 byte
  	HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 80018dc:	2201      	movs	r2, #1
 80018de:	492b      	ldr	r1, [pc, #172]	@ (800198c <main+0xd4>)
 80018e0:	482b      	ldr	r0, [pc, #172]	@ (8001990 <main+0xd8>)
 80018e2:	f003 fd84 	bl	80053ee <HAL_UART_Receive_IT>

  	//Khi to timmer2 CH3
  	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80018e6:	2108      	movs	r1, #8
 80018e8:	482a      	ldr	r0, [pc, #168]	@ (8001994 <main+0xdc>)
 80018ea:	f002 fe45 	bl	8004578 <HAL_TIM_PWM_Start>

  	HAL_TIM_Base_Start_IT(&htim1);  // Bt u timer vi ngt
 80018ee:	482a      	ldr	r0, [pc, #168]	@ (8001998 <main+0xe0>)
 80018f0:	f002 fda0 	bl	8004434 <HAL_TIM_Base_Start_IT>

  	//Init LCD
  	lcd.hi2c = &hi2c1;
 80018f4:	4b29      	ldr	r3, [pc, #164]	@ (800199c <main+0xe4>)
 80018f6:	4a2a      	ldr	r2, [pc, #168]	@ (80019a0 <main+0xe8>)
 80018f8:	601a      	str	r2, [r3, #0]
  	lcd.address = 0x4E;
 80018fa:	4b28      	ldr	r3, [pc, #160]	@ (800199c <main+0xe4>)
 80018fc:	224e      	movs	r2, #78	@ 0x4e
 80018fe:	711a      	strb	r2, [r3, #4]
  	lcd_init(&lcd);
 8001900:	4826      	ldr	r0, [pc, #152]	@ (800199c <main+0xe4>)
 8001902:	f7ff fcd1 	bl	80012a8 <lcd_init>
  	lcd_clear(&lcd);
 8001906:	4825      	ldr	r0, [pc, #148]	@ (800199c <main+0xe4>)
 8001908:	f7ff fc82 	bl	8001210 <lcd_clear>

  	//Init AHT10
  	aht10.hi2c = &hi2c2;
 800190c:	4b25      	ldr	r3, [pc, #148]	@ (80019a4 <main+0xec>)
 800190e:	4a26      	ldr	r2, [pc, #152]	@ (80019a8 <main+0xf0>)
 8001910:	601a      	str	r2, [r3, #0]
  	aht10.address = 0x38 << 1; //AHT10 default address << 1 = 0x38 << 1 = 0x70
 8001912:	4b24      	ldr	r3, [pc, #144]	@ (80019a4 <main+0xec>)
 8001914:	2270      	movs	r2, #112	@ 0x70
 8001916:	711a      	strb	r2, [r3, #4]
  	AHT10_Init(&aht10);
 8001918:	4822      	ldr	r0, [pc, #136]	@ (80019a4 <main+0xec>)
 800191a:	f7ff fb43 	bl	8000fa4 <AHT10_Init>
  	HAL_Delay(50);
 800191e:	2032      	movs	r0, #50	@ 0x32
 8001920:	f000 fd5a 	bl	80023d8 <HAL_Delay>

//	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);   // IN1
//	              HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
//	              __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, 100);

		if (uart_event) {
 8001924:	4b21      	ldr	r3, [pc, #132]	@ (80019ac <main+0xf4>)
 8001926:	781b      	ldrb	r3, [r3, #0]
 8001928:	b2db      	uxtb	r3, r3
 800192a:	2b00      	cmp	r3, #0
 800192c:	d005      	beq.n	800193a <main+0x82>
			parse_command(command_buffer);
 800192e:	4820      	ldr	r0, [pc, #128]	@ (80019b0 <main+0xf8>)
 8001930:	f7ff fd18 	bl	8001364 <parse_command>
			uart_event = 0;
 8001934:	4b1d      	ldr	r3, [pc, #116]	@ (80019ac <main+0xf4>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
		}
		if (sensor_event) {
 800193a:	4b1e      	ldr	r3, [pc, #120]	@ (80019b4 <main+0xfc>)
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	b2db      	uxtb	r3, r3
 8001940:	2b00      	cmp	r3, #0
 8001942:	d004      	beq.n	800194e <main+0x96>
			task_sensor();
 8001944:	f7ff fe02 	bl	800154c <task_sensor>
			sensor_event = 0;
 8001948:	4b1a      	ldr	r3, [pc, #104]	@ (80019b4 <main+0xfc>)
 800194a:	2200      	movs	r2, #0
 800194c:	701a      	strb	r2, [r3, #0]
		}
		if (lcd_event) {
 800194e:	4b1a      	ldr	r3, [pc, #104]	@ (80019b8 <main+0x100>)
 8001950:	781b      	ldrb	r3, [r3, #0]
 8001952:	b2db      	uxtb	r3, r3
 8001954:	2b00      	cmp	r3, #0
 8001956:	d004      	beq.n	8001962 <main+0xaa>
			task_lcd();
 8001958:	f7ff fe20 	bl	800159c <task_lcd>
			lcd_event = 0;
 800195c:	4b16      	ldr	r3, [pc, #88]	@ (80019b8 <main+0x100>)
 800195e:	2200      	movs	r2, #0
 8001960:	701a      	strb	r2, [r3, #0]
		}
		if (uart_tx_event) {
 8001962:	4b16      	ldr	r3, [pc, #88]	@ (80019bc <main+0x104>)
 8001964:	781b      	ldrb	r3, [r3, #0]
 8001966:	b2db      	uxtb	r3, r3
 8001968:	2b00      	cmp	r3, #0
 800196a:	d004      	beq.n	8001976 <main+0xbe>
			task_uart_tx();
 800196c:	f7ff fec6 	bl	80016fc <task_uart_tx>
			uart_tx_event = 0;
 8001970:	4b12      	ldr	r3, [pc, #72]	@ (80019bc <main+0x104>)
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
		}
		if (motor_event) {
 8001976:	4b12      	ldr	r3, [pc, #72]	@ (80019c0 <main+0x108>)
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	b2db      	uxtb	r3, r3
 800197c:	2b00      	cmp	r3, #0
 800197e:	d0d1      	beq.n	8001924 <main+0x6c>
			task_motor();
 8001980:	f7ff feec 	bl	800175c <task_motor>
			motor_event = 0;
 8001984:	4b0e      	ldr	r3, [pc, #56]	@ (80019c0 <main+0x108>)
 8001986:	2200      	movs	r2, #0
 8001988:	701a      	strb	r2, [r3, #0]
		if (uart_event) {
 800198a:	e7cb      	b.n	8001924 <main+0x6c>
 800198c:	200003c0 	.word	0x200003c0
 8001990:	20000328 	.word	0x20000328
 8001994:	200002e0 	.word	0x200002e0
 8001998:	20000298 	.word	0x20000298
 800199c:	20000378 	.word	0x20000378
 80019a0:	200001f0 	.word	0x200001f0
 80019a4:	20000370 	.word	0x20000370
 80019a8:	20000244 	.word	0x20000244
 80019ac:	200003d0 	.word	0x200003d0
 80019b0:	20000380 	.word	0x20000380
 80019b4:	200003d1 	.word	0x200003d1
 80019b8:	200003d2 	.word	0x200003d2
 80019bc:	200003d3 	.word	0x200003d3
 80019c0:	200003d4 	.word	0x200003d4

080019c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	b090      	sub	sp, #64	@ 0x40
 80019c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019ca:	f107 0318 	add.w	r3, r7, #24
 80019ce:	2228      	movs	r2, #40	@ 0x28
 80019d0:	2100      	movs	r1, #0
 80019d2:	4618      	mov	r0, r3
 80019d4:	f005 faaf 	bl	8006f36 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019d8:	1d3b      	adds	r3, r7, #4
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	605a      	str	r2, [r3, #4]
 80019e0:	609a      	str	r2, [r3, #8]
 80019e2:	60da      	str	r2, [r3, #12]
 80019e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019e6:	2301      	movs	r3, #1
 80019e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019f0:	2300      	movs	r3, #0
 80019f2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019f4:	2301      	movs	r3, #1
 80019f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019f8:	2302      	movs	r3, #2
 80019fa:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019fc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001a00:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a02:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8001a06:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a08:	f107 0318 	add.w	r3, r7, #24
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	f002 f8b1 	bl	8003b74 <HAL_RCC_OscConfig>
 8001a12:	4603      	mov	r3, r0
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d001      	beq.n	8001a1c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8001a18:	f000 f9e4 	bl	8001de4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a1c:	230f      	movs	r3, #15
 8001a1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a20:	2302      	movs	r3, #2
 8001a22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a28:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a2c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a32:	1d3b      	adds	r3, r7, #4
 8001a34:	2102      	movs	r1, #2
 8001a36:	4618      	mov	r0, r3
 8001a38:	f002 fb1e 	bl	8004078 <HAL_RCC_ClockConfig>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d001      	beq.n	8001a46 <SystemClock_Config+0x82>
  {
    Error_Handler();
 8001a42:	f000 f9cf 	bl	8001de4 <Error_Handler>
  }
}
 8001a46:	bf00      	nop
 8001a48:	3740      	adds	r7, #64	@ 0x40
 8001a4a:	46bd      	mov	sp, r7
 8001a4c:	bd80      	pop	{r7, pc}
	...

08001a50 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a54:	4b12      	ldr	r3, [pc, #72]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a56:	4a13      	ldr	r2, [pc, #76]	@ (8001aa4 <MX_I2C1_Init+0x54>)
 8001a58:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001a5a:	4b11      	ldr	r3, [pc, #68]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a5c:	4a12      	ldr	r2, [pc, #72]	@ (8001aa8 <MX_I2C1_Init+0x58>)
 8001a5e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a60:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a62:	2200      	movs	r2, #0
 8001a64:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a66:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a68:	2200      	movs	r2, #0
 8001a6a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a6e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a72:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a74:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a80:	4b07      	ldr	r3, [pc, #28]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a82:	2200      	movs	r2, #0
 8001a84:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a86:	4b06      	ldr	r3, [pc, #24]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a8c:	4804      	ldr	r0, [pc, #16]	@ (8001aa0 <MX_I2C1_Init+0x50>)
 8001a8e:	f001 f83d 	bl	8002b0c <HAL_I2C_Init>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a98:	f000 f9a4 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a9c:	bf00      	nop
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	200001f0 	.word	0x200001f0
 8001aa4:	40005400 	.word	0x40005400
 8001aa8:	000186a0 	.word	0x000186a0

08001aac <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001ab0:	4b12      	ldr	r3, [pc, #72]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001ab2:	4a13      	ldr	r2, [pc, #76]	@ (8001b00 <MX_I2C2_Init+0x54>)
 8001ab4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8001ab6:	4b11      	ldr	r3, [pc, #68]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001ab8:	4a12      	ldr	r2, [pc, #72]	@ (8001b04 <MX_I2C2_Init+0x58>)
 8001aba:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001abc:	4b0f      	ldr	r3, [pc, #60]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001aca:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001ace:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001ad0:	4b0a      	ldr	r3, [pc, #40]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001ad6:	4b09      	ldr	r3, [pc, #36]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001ad8:	2200      	movs	r2, #0
 8001ada:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001adc:	4b07      	ldr	r3, [pc, #28]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001ade:	2200      	movs	r2, #0
 8001ae0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001ae2:	4b06      	ldr	r3, [pc, #24]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001ae8:	4804      	ldr	r0, [pc, #16]	@ (8001afc <MX_I2C2_Init+0x50>)
 8001aea:	f001 f80f 	bl	8002b0c <HAL_I2C_Init>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d001      	beq.n	8001af8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001af4:	f000 f976 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	20000244 	.word	0x20000244
 8001b00:	40005800 	.word	0x40005800
 8001b04:	00061a80 	.word	0x00061a80

08001b08 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001b08:	b580      	push	{r7, lr}
 8001b0a:	b086      	sub	sp, #24
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b0e:	f107 0308 	add.w	r3, r7, #8
 8001b12:	2200      	movs	r2, #0
 8001b14:	601a      	str	r2, [r3, #0]
 8001b16:	605a      	str	r2, [r3, #4]
 8001b18:	609a      	str	r2, [r3, #8]
 8001b1a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b1c:	463b      	mov	r3, r7
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001b24:	4b1e      	ldr	r3, [pc, #120]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b26:	4a1f      	ldr	r2, [pc, #124]	@ (8001ba4 <MX_TIM1_Init+0x9c>)
 8001b28:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8001b2a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b2c:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001b30:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b32:	4b1b      	ldr	r3, [pc, #108]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b34:	2200      	movs	r2, #0
 8001b36:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8001b38:	4b19      	ldr	r3, [pc, #100]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b3a:	2209      	movs	r2, #9
 8001b3c:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b3e:	4b18      	ldr	r3, [pc, #96]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001b44:	4b16      	ldr	r3, [pc, #88]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4a:	4b15      	ldr	r3, [pc, #84]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001b50:	4813      	ldr	r0, [pc, #76]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b52:	f002 fc1f 	bl	8004394 <HAL_TIM_Base_Init>
 8001b56:	4603      	mov	r3, r0
 8001b58:	2b00      	cmp	r3, #0
 8001b5a:	d001      	beq.n	8001b60 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001b5c:	f000 f942 	bl	8001de4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b60:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b64:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001b66:	f107 0308 	add.w	r3, r7, #8
 8001b6a:	4619      	mov	r1, r3
 8001b6c:	480c      	ldr	r0, [pc, #48]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b6e:	f002 ff57 	bl	8004a20 <HAL_TIM_ConfigClockSource>
 8001b72:	4603      	mov	r3, r0
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d001      	beq.n	8001b7c <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001b78:	f000 f934 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b80:	2300      	movs	r3, #0
 8001b82:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001b84:	463b      	mov	r3, r7
 8001b86:	4619      	mov	r1, r3
 8001b88:	4805      	ldr	r0, [pc, #20]	@ (8001ba0 <MX_TIM1_Init+0x98>)
 8001b8a:	f003 fae5 	bl	8005158 <HAL_TIMEx_MasterConfigSynchronization>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001b94:	f000 f926 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001b98:	bf00      	nop
 8001b9a:	3718      	adds	r7, #24
 8001b9c:	46bd      	mov	sp, r7
 8001b9e:	bd80      	pop	{r7, pc}
 8001ba0:	20000298 	.word	0x20000298
 8001ba4:	40012c00 	.word	0x40012c00

08001ba8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b08a      	sub	sp, #40	@ 0x28
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bae:	f107 0320 	add.w	r3, r7, #32
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	601a      	str	r2, [r3, #0]
 8001bb6:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bb8:	1d3b      	adds	r3, r7, #4
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
 8001bc2:	60da      	str	r2, [r3, #12]
 8001bc4:	611a      	str	r2, [r3, #16]
 8001bc6:	615a      	str	r2, [r3, #20]
 8001bc8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001bca:	4b22      	ldr	r3, [pc, #136]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001bcc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bd0:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001bd2:	4b20      	ldr	r3, [pc, #128]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001bd4:	2247      	movs	r2, #71	@ 0x47
 8001bd6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bd8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 8001bde:	4b1d      	ldr	r3, [pc, #116]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001be0:	2264      	movs	r2, #100	@ 0x64
 8001be2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bea:	4b1a      	ldr	r3, [pc, #104]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001bf0:	4818      	ldr	r0, [pc, #96]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001bf2:	f002 fc71 	bl	80044d8 <HAL_TIM_PWM_Init>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001bfc:	f000 f8f2 	bl	8001de4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c00:	2300      	movs	r3, #0
 8001c02:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c04:	2300      	movs	r3, #0
 8001c06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001c08:	f107 0320 	add.w	r3, r7, #32
 8001c0c:	4619      	mov	r1, r3
 8001c0e:	4811      	ldr	r0, [pc, #68]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001c10:	f003 faa2 	bl	8005158 <HAL_TIMEx_MasterConfigSynchronization>
 8001c14:	4603      	mov	r3, r0
 8001c16:	2b00      	cmp	r3, #0
 8001c18:	d001      	beq.n	8001c1e <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001c1a:	f000 f8e3 	bl	8001de4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c1e:	2360      	movs	r3, #96	@ 0x60
 8001c20:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c22:	2300      	movs	r3, #0
 8001c24:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c26:	2300      	movs	r3, #0
 8001c28:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001c2e:	1d3b      	adds	r3, r7, #4
 8001c30:	2208      	movs	r2, #8
 8001c32:	4619      	mov	r1, r3
 8001c34:	4807      	ldr	r0, [pc, #28]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001c36:	f002 fe31 	bl	800489c <HAL_TIM_PWM_ConfigChannel>
 8001c3a:	4603      	mov	r3, r0
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d001      	beq.n	8001c44 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001c40:	f000 f8d0 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001c44:	4803      	ldr	r0, [pc, #12]	@ (8001c54 <MX_TIM2_Init+0xac>)
 8001c46:	f000 f9b3 	bl	8001fb0 <HAL_TIM_MspPostInit>

}
 8001c4a:	bf00      	nop
 8001c4c:	3728      	adds	r7, #40	@ 0x28
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bd80      	pop	{r7, pc}
 8001c52:	bf00      	nop
 8001c54:	200002e0 	.word	0x200002e0

08001c58 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c5c:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c5e:	4a12      	ldr	r2, [pc, #72]	@ (8001ca8 <MX_USART1_UART_Init+0x50>)
 8001c60:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c62:	4b10      	ldr	r3, [pc, #64]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c64:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c68:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c76:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c7e:	220c      	movs	r2, #12
 8001c80:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c82:	4b08      	ldr	r3, [pc, #32]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c88:	4b06      	ldr	r3, [pc, #24]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c8e:	4805      	ldr	r0, [pc, #20]	@ (8001ca4 <MX_USART1_UART_Init+0x4c>)
 8001c90:	f003 fad2 	bl	8005238 <HAL_UART_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c9a:	f000 f8a3 	bl	8001de4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000328 	.word	0x20000328
 8001ca8:	40013800 	.word	0x40013800

08001cac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b088      	sub	sp, #32
 8001cb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cb2:	f107 0310 	add.w	r3, r7, #16
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	601a      	str	r2, [r3, #0]
 8001cba:	605a      	str	r2, [r3, #4]
 8001cbc:	609a      	str	r2, [r3, #8]
 8001cbe:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cc0:	4b26      	ldr	r3, [pc, #152]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cc2:	699b      	ldr	r3, [r3, #24]
 8001cc4:	4a25      	ldr	r2, [pc, #148]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cc6:	f043 0320 	orr.w	r3, r3, #32
 8001cca:	6193      	str	r3, [r2, #24]
 8001ccc:	4b23      	ldr	r3, [pc, #140]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cce:	699b      	ldr	r3, [r3, #24]
 8001cd0:	f003 0320 	and.w	r3, r3, #32
 8001cd4:	60fb      	str	r3, [r7, #12]
 8001cd6:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cd8:	4b20      	ldr	r3, [pc, #128]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cda:	699b      	ldr	r3, [r3, #24]
 8001cdc:	4a1f      	ldr	r2, [pc, #124]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cde:	f043 0304 	orr.w	r3, r3, #4
 8001ce2:	6193      	str	r3, [r2, #24]
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001ce6:	699b      	ldr	r3, [r3, #24]
 8001ce8:	f003 0304 	and.w	r3, r3, #4
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	4a19      	ldr	r2, [pc, #100]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cf6:	f043 0308 	orr.w	r3, r3, #8
 8001cfa:	6193      	str	r3, [r2, #24]
 8001cfc:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <MX_GPIO_Init+0xb0>)
 8001cfe:	699b      	ldr	r3, [r3, #24]
 8001d00:	f003 0308 	and.w	r3, r3, #8
 8001d04:	607b      	str	r3, [r7, #4]
 8001d06:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2103      	movs	r1, #3
 8001d0c:	4814      	ldr	r0, [pc, #80]	@ (8001d60 <MX_GPIO_Init+0xb4>)
 8001d0e:	f000 fecb 	bl	8002aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_3, GPIO_PIN_RESET);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2108      	movs	r1, #8
 8001d16:	4813      	ldr	r0, [pc, #76]	@ (8001d64 <MX_GPIO_Init+0xb8>)
 8001d18:	f000 fec6 	bl	8002aa8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d20:	2301      	movs	r3, #1
 8001d22:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d24:	2300      	movs	r3, #0
 8001d26:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d2c:	f107 0310 	add.w	r3, r7, #16
 8001d30:	4619      	mov	r1, r3
 8001d32:	480b      	ldr	r0, [pc, #44]	@ (8001d60 <MX_GPIO_Init+0xb4>)
 8001d34:	f000 fd34 	bl	80027a0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001d38:	2308      	movs	r3, #8
 8001d3a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d3c:	2301      	movs	r3, #1
 8001d3e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d40:	2301      	movs	r3, #1
 8001d42:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d44:	2302      	movs	r3, #2
 8001d46:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d48:	f107 0310 	add.w	r3, r7, #16
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4805      	ldr	r0, [pc, #20]	@ (8001d64 <MX_GPIO_Init+0xb8>)
 8001d50:	f000 fd26 	bl	80027a0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001d54:	bf00      	nop
 8001d56:	3720      	adds	r7, #32
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	40021000 	.word	0x40021000
 8001d60:	40010800 	.word	0x40010800
 8001d64:	40010c00 	.word	0x40010c00

08001d68 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	b082      	sub	sp, #8
 8001d6c:	af00      	add	r7, sp, #0
 8001d6e:	6078      	str	r0, [r7, #4]
	static uint8_t idx = 0;
	if (huart->Instance == USART1) {
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	4a15      	ldr	r2, [pc, #84]	@ (8001dcc <HAL_UART_RxCpltCallback+0x64>)
 8001d76:	4293      	cmp	r3, r2
 8001d78:	d124      	bne.n	8001dc4 <HAL_UART_RxCpltCallback+0x5c>
		if (rx_byte != '\n' && idx < sizeof(command_buffer) - 1) {
 8001d7a:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <HAL_UART_RxCpltCallback+0x68>)
 8001d7c:	781b      	ldrb	r3, [r3, #0]
 8001d7e:	2b0a      	cmp	r3, #10
 8001d80:	d00f      	beq.n	8001da2 <HAL_UART_RxCpltCallback+0x3a>
 8001d82:	4b14      	ldr	r3, [pc, #80]	@ (8001dd4 <HAL_UART_RxCpltCallback+0x6c>)
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b3e      	cmp	r3, #62	@ 0x3e
 8001d88:	d80b      	bhi.n	8001da2 <HAL_UART_RxCpltCallback+0x3a>
			command_buffer[idx++] = rx_byte;
 8001d8a:	4b12      	ldr	r3, [pc, #72]	@ (8001dd4 <HAL_UART_RxCpltCallback+0x6c>)
 8001d8c:	781b      	ldrb	r3, [r3, #0]
 8001d8e:	1c5a      	adds	r2, r3, #1
 8001d90:	b2d1      	uxtb	r1, r2
 8001d92:	4a10      	ldr	r2, [pc, #64]	@ (8001dd4 <HAL_UART_RxCpltCallback+0x6c>)
 8001d94:	7011      	strb	r1, [r2, #0]
 8001d96:	461a      	mov	r2, r3
 8001d98:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd0 <HAL_UART_RxCpltCallback+0x68>)
 8001d9a:	7819      	ldrb	r1, [r3, #0]
 8001d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd8 <HAL_UART_RxCpltCallback+0x70>)
 8001d9e:	5499      	strb	r1, [r3, r2]
 8001da0:	e00b      	b.n	8001dba <HAL_UART_RxCpltCallback+0x52>
		} else {
			command_buffer[idx] = '\0';
 8001da2:	4b0c      	ldr	r3, [pc, #48]	@ (8001dd4 <HAL_UART_RxCpltCallback+0x6c>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	461a      	mov	r2, r3
 8001da8:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd8 <HAL_UART_RxCpltCallback+0x70>)
 8001daa:	2100      	movs	r1, #0
 8001dac:	5499      	strb	r1, [r3, r2]
			idx = 0;
 8001dae:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <HAL_UART_RxCpltCallback+0x6c>)
 8001db0:	2200      	movs	r2, #0
 8001db2:	701a      	strb	r2, [r3, #0]
			uart_event = 1;
 8001db4:	4b09      	ldr	r3, [pc, #36]	@ (8001ddc <HAL_UART_RxCpltCallback+0x74>)
 8001db6:	2201      	movs	r2, #1
 8001db8:	701a      	strb	r2, [r3, #0]
		}
		HAL_UART_Receive_IT(&huart1, &rx_byte, 1);
 8001dba:	2201      	movs	r2, #1
 8001dbc:	4904      	ldr	r1, [pc, #16]	@ (8001dd0 <HAL_UART_RxCpltCallback+0x68>)
 8001dbe:	4808      	ldr	r0, [pc, #32]	@ (8001de0 <HAL_UART_RxCpltCallback+0x78>)
 8001dc0:	f003 fb15 	bl	80053ee <HAL_UART_Receive_IT>
	}
}
 8001dc4:	bf00      	nop
 8001dc6:	3708      	adds	r7, #8
 8001dc8:	46bd      	mov	sp, r7
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40013800 	.word	0x40013800
 8001dd0:	200003c0 	.word	0x200003c0
 8001dd4:	200003dc 	.word	0x200003dc
 8001dd8:	20000380 	.word	0x20000380
 8001ddc:	200003d0 	.word	0x200003d0
 8001de0:	20000328 	.word	0x20000328

08001de4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001de8:	b672      	cpsid	i
}
 8001dea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001dec:	bf00      	nop
 8001dee:	e7fd      	b.n	8001dec <Error_Handler+0x8>

08001df0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001df6:	4b15      	ldr	r3, [pc, #84]	@ (8001e4c <HAL_MspInit+0x5c>)
 8001df8:	699b      	ldr	r3, [r3, #24]
 8001dfa:	4a14      	ldr	r2, [pc, #80]	@ (8001e4c <HAL_MspInit+0x5c>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6193      	str	r3, [r2, #24]
 8001e02:	4b12      	ldr	r3, [pc, #72]	@ (8001e4c <HAL_MspInit+0x5c>)
 8001e04:	699b      	ldr	r3, [r3, #24]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001e4c <HAL_MspInit+0x5c>)
 8001e10:	69db      	ldr	r3, [r3, #28]
 8001e12:	4a0e      	ldr	r2, [pc, #56]	@ (8001e4c <HAL_MspInit+0x5c>)
 8001e14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e18:	61d3      	str	r3, [r2, #28]
 8001e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8001e4c <HAL_MspInit+0x5c>)
 8001e1c:	69db      	ldr	r3, [r3, #28]
 8001e1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001e26:	4b0a      	ldr	r3, [pc, #40]	@ (8001e50 <HAL_MspInit+0x60>)
 8001e28:	685b      	ldr	r3, [r3, #4]
 8001e2a:	60fb      	str	r3, [r7, #12]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001e32:	60fb      	str	r3, [r7, #12]
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001e3a:	60fb      	str	r3, [r7, #12]
 8001e3c:	4a04      	ldr	r2, [pc, #16]	@ (8001e50 <HAL_MspInit+0x60>)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e42:	bf00      	nop
 8001e44:	3714      	adds	r7, #20
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bc80      	pop	{r7}
 8001e4a:	4770      	bx	lr
 8001e4c:	40021000 	.word	0x40021000
 8001e50:	40010000 	.word	0x40010000

08001e54 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b08a      	sub	sp, #40	@ 0x28
 8001e58:	af00      	add	r7, sp, #0
 8001e5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5c:	f107 0318 	add.w	r3, r7, #24
 8001e60:	2200      	movs	r2, #0
 8001e62:	601a      	str	r2, [r3, #0]
 8001e64:	605a      	str	r2, [r3, #4]
 8001e66:	609a      	str	r2, [r3, #8]
 8001e68:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	4a2b      	ldr	r2, [pc, #172]	@ (8001f1c <HAL_I2C_MspInit+0xc8>)
 8001e70:	4293      	cmp	r3, r2
 8001e72:	d124      	bne.n	8001ebe <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e74:	4b2a      	ldr	r3, [pc, #168]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001e76:	699b      	ldr	r3, [r3, #24]
 8001e78:	4a29      	ldr	r2, [pc, #164]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001e7a:	f043 0308 	orr.w	r3, r3, #8
 8001e7e:	6193      	str	r3, [r2, #24]
 8001e80:	4b27      	ldr	r3, [pc, #156]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001e82:	699b      	ldr	r3, [r3, #24]
 8001e84:	f003 0308 	and.w	r3, r3, #8
 8001e88:	617b      	str	r3, [r7, #20]
 8001e8a:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e8c:	23c0      	movs	r3, #192	@ 0xc0
 8001e8e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e90:	2312      	movs	r3, #18
 8001e92:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e94:	2303      	movs	r3, #3
 8001e96:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e98:	f107 0318 	add.w	r3, r7, #24
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	4821      	ldr	r0, [pc, #132]	@ (8001f24 <HAL_I2C_MspInit+0xd0>)
 8001ea0:	f000 fc7e 	bl	80027a0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ea4:	4b1e      	ldr	r3, [pc, #120]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001ea6:	69db      	ldr	r3, [r3, #28]
 8001ea8:	4a1d      	ldr	r2, [pc, #116]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001eaa:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001eae:	61d3      	str	r3, [r2, #28]
 8001eb0:	4b1b      	ldr	r3, [pc, #108]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001eb2:	69db      	ldr	r3, [r3, #28]
 8001eb4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001eb8:	613b      	str	r3, [r7, #16]
 8001eba:	693b      	ldr	r3, [r7, #16]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001ebc:	e029      	b.n	8001f12 <HAL_I2C_MspInit+0xbe>
  else if(hi2c->Instance==I2C2)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4a19      	ldr	r2, [pc, #100]	@ (8001f28 <HAL_I2C_MspInit+0xd4>)
 8001ec4:	4293      	cmp	r3, r2
 8001ec6:	d124      	bne.n	8001f12 <HAL_I2C_MspInit+0xbe>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ec8:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001eca:	699b      	ldr	r3, [r3, #24]
 8001ecc:	4a14      	ldr	r2, [pc, #80]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001ece:	f043 0308 	orr.w	r3, r3, #8
 8001ed2:	6193      	str	r3, [r2, #24]
 8001ed4:	4b12      	ldr	r3, [pc, #72]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001ed6:	699b      	ldr	r3, [r3, #24]
 8001ed8:	f003 0308 	and.w	r3, r3, #8
 8001edc:	60fb      	str	r3, [r7, #12]
 8001ede:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001ee0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001ee4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ee6:	2312      	movs	r3, #18
 8001ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001eea:	2303      	movs	r3, #3
 8001eec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eee:	f107 0318 	add.w	r3, r7, #24
 8001ef2:	4619      	mov	r1, r3
 8001ef4:	480b      	ldr	r0, [pc, #44]	@ (8001f24 <HAL_I2C_MspInit+0xd0>)
 8001ef6:	f000 fc53 	bl	80027a0 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001efa:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001efc:	69db      	ldr	r3, [r3, #28]
 8001efe:	4a08      	ldr	r2, [pc, #32]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001f00:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f04:	61d3      	str	r3, [r2, #28]
 8001f06:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_I2C_MspInit+0xcc>)
 8001f08:	69db      	ldr	r3, [r3, #28]
 8001f0a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f0e:	60bb      	str	r3, [r7, #8]
 8001f10:	68bb      	ldr	r3, [r7, #8]
}
 8001f12:	bf00      	nop
 8001f14:	3728      	adds	r7, #40	@ 0x28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40005400 	.word	0x40005400
 8001f20:	40021000 	.word	0x40021000
 8001f24:	40010c00 	.word	0x40010c00
 8001f28:	40005800 	.word	0x40005800

08001f2c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001f2c:	b580      	push	{r7, lr}
 8001f2e:	b084      	sub	sp, #16
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0d      	ldr	r2, [pc, #52]	@ (8001f70 <HAL_TIM_Base_MspInit+0x44>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d113      	bne.n	8001f66 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001f3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001f74 <HAL_TIM_Base_MspInit+0x48>)
 8001f40:	699b      	ldr	r3, [r3, #24]
 8001f42:	4a0c      	ldr	r2, [pc, #48]	@ (8001f74 <HAL_TIM_Base_MspInit+0x48>)
 8001f44:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001f48:	6193      	str	r3, [r2, #24]
 8001f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8001f74 <HAL_TIM_Base_MspInit+0x48>)
 8001f4c:	699b      	ldr	r3, [r3, #24]
 8001f4e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001f56:	2200      	movs	r2, #0
 8001f58:	2100      	movs	r1, #0
 8001f5a:	2019      	movs	r0, #25
 8001f5c:	f000 fb37 	bl	80025ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001f60:	2019      	movs	r0, #25
 8001f62:	f000 fb50 	bl	8002606 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001f66:	bf00      	nop
 8001f68:	3710      	adds	r7, #16
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bd80      	pop	{r7, pc}
 8001f6e:	bf00      	nop
 8001f70:	40012c00 	.word	0x40012c00
 8001f74:	40021000 	.word	0x40021000

08001f78 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b085      	sub	sp, #20
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f88:	d10b      	bne.n	8001fa2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <HAL_TIM_PWM_MspInit+0x34>)
 8001f8c:	69db      	ldr	r3, [r3, #28]
 8001f8e:	4a07      	ldr	r2, [pc, #28]	@ (8001fac <HAL_TIM_PWM_MspInit+0x34>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	61d3      	str	r3, [r2, #28]
 8001f96:	4b05      	ldr	r3, [pc, #20]	@ (8001fac <HAL_TIM_PWM_MspInit+0x34>)
 8001f98:	69db      	ldr	r3, [r3, #28]
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	60fb      	str	r3, [r7, #12]
 8001fa0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001fa2:	bf00      	nop
 8001fa4:	3714      	adds	r7, #20
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr
 8001fac:	40021000 	.word	0x40021000

08001fb0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b088      	sub	sp, #32
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001fb8:	f107 0310 	add.w	r3, r7, #16
 8001fbc:	2200      	movs	r2, #0
 8001fbe:	601a      	str	r2, [r3, #0]
 8001fc0:	605a      	str	r2, [r3, #4]
 8001fc2:	609a      	str	r2, [r3, #8]
 8001fc4:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fce:	d117      	bne.n	8002000 <HAL_TIM_MspPostInit+0x50>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd0:	4b0d      	ldr	r3, [pc, #52]	@ (8002008 <HAL_TIM_MspPostInit+0x58>)
 8001fd2:	699b      	ldr	r3, [r3, #24]
 8001fd4:	4a0c      	ldr	r2, [pc, #48]	@ (8002008 <HAL_TIM_MspPostInit+0x58>)
 8001fd6:	f043 0304 	orr.w	r3, r3, #4
 8001fda:	6193      	str	r3, [r2, #24]
 8001fdc:	4b0a      	ldr	r3, [pc, #40]	@ (8002008 <HAL_TIM_MspPostInit+0x58>)
 8001fde:	699b      	ldr	r3, [r3, #24]
 8001fe0:	f003 0304 	and.w	r3, r3, #4
 8001fe4:	60fb      	str	r3, [r7, #12]
 8001fe6:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001fe8:	2304      	movs	r3, #4
 8001fea:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fec:	2302      	movs	r3, #2
 8001fee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff0:	2302      	movs	r3, #2
 8001ff2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ff4:	f107 0310 	add.w	r3, r7, #16
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4804      	ldr	r0, [pc, #16]	@ (800200c <HAL_TIM_MspPostInit+0x5c>)
 8001ffc:	f000 fbd0 	bl	80027a0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002000:	bf00      	nop
 8002002:	3720      	adds	r7, #32
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}
 8002008:	40021000 	.word	0x40021000
 800200c:	40010800 	.word	0x40010800

08002010 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b088      	sub	sp, #32
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002018:	f107 0310 	add.w	r3, r7, #16
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]
 8002020:	605a      	str	r2, [r3, #4]
 8002022:	609a      	str	r2, [r3, #8]
 8002024:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a20      	ldr	r2, [pc, #128]	@ (80020ac <HAL_UART_MspInit+0x9c>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d139      	bne.n	80020a4 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002030:	4b1f      	ldr	r3, [pc, #124]	@ (80020b0 <HAL_UART_MspInit+0xa0>)
 8002032:	699b      	ldr	r3, [r3, #24]
 8002034:	4a1e      	ldr	r2, [pc, #120]	@ (80020b0 <HAL_UART_MspInit+0xa0>)
 8002036:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800203a:	6193      	str	r3, [r2, #24]
 800203c:	4b1c      	ldr	r3, [pc, #112]	@ (80020b0 <HAL_UART_MspInit+0xa0>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002048:	4b19      	ldr	r3, [pc, #100]	@ (80020b0 <HAL_UART_MspInit+0xa0>)
 800204a:	699b      	ldr	r3, [r3, #24]
 800204c:	4a18      	ldr	r2, [pc, #96]	@ (80020b0 <HAL_UART_MspInit+0xa0>)
 800204e:	f043 0304 	orr.w	r3, r3, #4
 8002052:	6193      	str	r3, [r2, #24]
 8002054:	4b16      	ldr	r3, [pc, #88]	@ (80020b0 <HAL_UART_MspInit+0xa0>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0304 	and.w	r3, r3, #4
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002060:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002064:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002066:	2302      	movs	r3, #2
 8002068:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800206a:	2303      	movs	r3, #3
 800206c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800206e:	f107 0310 	add.w	r3, r7, #16
 8002072:	4619      	mov	r1, r3
 8002074:	480f      	ldr	r0, [pc, #60]	@ (80020b4 <HAL_UART_MspInit+0xa4>)
 8002076:	f000 fb93 	bl	80027a0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800207a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800207e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002080:	2300      	movs	r3, #0
 8002082:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002084:	2300      	movs	r3, #0
 8002086:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002088:	f107 0310 	add.w	r3, r7, #16
 800208c:	4619      	mov	r1, r3
 800208e:	4809      	ldr	r0, [pc, #36]	@ (80020b4 <HAL_UART_MspInit+0xa4>)
 8002090:	f000 fb86 	bl	80027a0 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002094:	2200      	movs	r2, #0
 8002096:	2100      	movs	r1, #0
 8002098:	2025      	movs	r0, #37	@ 0x25
 800209a:	f000 fa98 	bl	80025ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800209e:	2025      	movs	r0, #37	@ 0x25
 80020a0:	f000 fab1 	bl	8002606 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80020a4:	bf00      	nop
 80020a6:	3720      	adds	r7, #32
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	40013800 	.word	0x40013800
 80020b0:	40021000 	.word	0x40021000
 80020b4:	40010800 	.word	0x40010800

080020b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020b8:	b480      	push	{r7}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020bc:	bf00      	nop
 80020be:	e7fd      	b.n	80020bc <NMI_Handler+0x4>

080020c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020c0:	b480      	push	{r7}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020c4:	bf00      	nop
 80020c6:	e7fd      	b.n	80020c4 <HardFault_Handler+0x4>

080020c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020cc:	bf00      	nop
 80020ce:	e7fd      	b.n	80020cc <MemManage_Handler+0x4>

080020d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80020d4:	bf00      	nop
 80020d6:	e7fd      	b.n	80020d4 <BusFault_Handler+0x4>

080020d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80020dc:	bf00      	nop
 80020de:	e7fd      	b.n	80020dc <UsageFault_Handler+0x4>

080020e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80020e0:	b480      	push	{r7}
 80020e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80020e4:	bf00      	nop
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr

080020ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80020ec:	b480      	push	{r7}
 80020ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80020f0:	bf00      	nop
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bc80      	pop	{r7}
 80020f6:	4770      	bx	lr

080020f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	bc80      	pop	{r7}
 8002102:	4770      	bx	lr

08002104 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002108:	f000 f94a 	bl	80023a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800210c:	bf00      	nop
 800210e:	bd80      	pop	{r7, pc}

08002110 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8002114:	4802      	ldr	r0, [pc, #8]	@ (8002120 <TIM1_UP_IRQHandler+0x10>)
 8002116:	f002 fad1 	bl	80046bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800211a:	bf00      	nop
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	20000298 	.word	0x20000298

08002124 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002128:	4802      	ldr	r0, [pc, #8]	@ (8002134 <USART1_IRQHandler+0x10>)
 800212a:	f003 f985 	bl	8005438 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800212e:	bf00      	nop
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	20000328 	.word	0x20000328

08002138 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002138:	b480      	push	{r7}
 800213a:	af00      	add	r7, sp, #0
  return 1;
 800213c:	2301      	movs	r3, #1
}
 800213e:	4618      	mov	r0, r3
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr

08002146 <_kill>:

int _kill(int pid, int sig)
{
 8002146:	b580      	push	{r7, lr}
 8002148:	b082      	sub	sp, #8
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002150:	f004 ff6c 	bl	800702c <__errno>
 8002154:	4603      	mov	r3, r0
 8002156:	2216      	movs	r2, #22
 8002158:	601a      	str	r2, [r3, #0]
  return -1;
 800215a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800215e:	4618      	mov	r0, r3
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}

08002166 <_exit>:

void _exit (int status)
{
 8002166:	b580      	push	{r7, lr}
 8002168:	b082      	sub	sp, #8
 800216a:	af00      	add	r7, sp, #0
 800216c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800216e:	f04f 31ff 	mov.w	r1, #4294967295
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff ffe7 	bl	8002146 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002178:	bf00      	nop
 800217a:	e7fd      	b.n	8002178 <_exit+0x12>

0800217c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0
 8002182:	60f8      	str	r0, [r7, #12]
 8002184:	60b9      	str	r1, [r7, #8]
 8002186:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002188:	2300      	movs	r3, #0
 800218a:	617b      	str	r3, [r7, #20]
 800218c:	e00a      	b.n	80021a4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800218e:	f3af 8000 	nop.w
 8002192:	4601      	mov	r1, r0
 8002194:	68bb      	ldr	r3, [r7, #8]
 8002196:	1c5a      	adds	r2, r3, #1
 8002198:	60ba      	str	r2, [r7, #8]
 800219a:	b2ca      	uxtb	r2, r1
 800219c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800219e:	697b      	ldr	r3, [r7, #20]
 80021a0:	3301      	adds	r3, #1
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	697a      	ldr	r2, [r7, #20]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	dbf0      	blt.n	800218e <_read+0x12>
  }

  return len;
 80021ac:	687b      	ldr	r3, [r7, #4]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b086      	sub	sp, #24
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
 80021c6:	e009      	b.n	80021dc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	1c5a      	adds	r2, r3, #1
 80021cc:	60ba      	str	r2, [r7, #8]
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	4618      	mov	r0, r3
 80021d2:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	3301      	adds	r3, #1
 80021da:	617b      	str	r3, [r7, #20]
 80021dc:	697a      	ldr	r2, [r7, #20]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	429a      	cmp	r2, r3
 80021e2:	dbf1      	blt.n	80021c8 <_write+0x12>
  }
  return len;
 80021e4:	687b      	ldr	r3, [r7, #4]
}
 80021e6:	4618      	mov	r0, r3
 80021e8:	3718      	adds	r7, #24
 80021ea:	46bd      	mov	sp, r7
 80021ec:	bd80      	pop	{r7, pc}

080021ee <_close>:

int _close(int file)
{
 80021ee:	b480      	push	{r7}
 80021f0:	b083      	sub	sp, #12
 80021f2:	af00      	add	r7, sp, #0
 80021f4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80021f6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021fa:	4618      	mov	r0, r3
 80021fc:	370c      	adds	r7, #12
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr

08002204 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
 800220c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002214:	605a      	str	r2, [r3, #4]
  return 0;
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	bc80      	pop	{r7}
 8002220:	4770      	bx	lr

08002222 <_isatty>:

int _isatty(int file)
{
 8002222:	b480      	push	{r7}
 8002224:	b083      	sub	sp, #12
 8002226:	af00      	add	r7, sp, #0
 8002228:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800222a:	2301      	movs	r3, #1
}
 800222c:	4618      	mov	r0, r3
 800222e:	370c      	adds	r7, #12
 8002230:	46bd      	mov	sp, r7
 8002232:	bc80      	pop	{r7}
 8002234:	4770      	bx	lr

08002236 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002236:	b480      	push	{r7}
 8002238:	b085      	sub	sp, #20
 800223a:	af00      	add	r7, sp, #0
 800223c:	60f8      	str	r0, [r7, #12]
 800223e:	60b9      	str	r1, [r7, #8]
 8002240:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002242:	2300      	movs	r3, #0
}
 8002244:	4618      	mov	r0, r3
 8002246:	3714      	adds	r7, #20
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr
	...

08002250 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b086      	sub	sp, #24
 8002254:	af00      	add	r7, sp, #0
 8002256:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002258:	4a14      	ldr	r2, [pc, #80]	@ (80022ac <_sbrk+0x5c>)
 800225a:	4b15      	ldr	r3, [pc, #84]	@ (80022b0 <_sbrk+0x60>)
 800225c:	1ad3      	subs	r3, r2, r3
 800225e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002264:	4b13      	ldr	r3, [pc, #76]	@ (80022b4 <_sbrk+0x64>)
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	2b00      	cmp	r3, #0
 800226a:	d102      	bne.n	8002272 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800226c:	4b11      	ldr	r3, [pc, #68]	@ (80022b4 <_sbrk+0x64>)
 800226e:	4a12      	ldr	r2, [pc, #72]	@ (80022b8 <_sbrk+0x68>)
 8002270:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002272:	4b10      	ldr	r3, [pc, #64]	@ (80022b4 <_sbrk+0x64>)
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	4413      	add	r3, r2
 800227a:	693a      	ldr	r2, [r7, #16]
 800227c:	429a      	cmp	r2, r3
 800227e:	d207      	bcs.n	8002290 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002280:	f004 fed4 	bl	800702c <__errno>
 8002284:	4603      	mov	r3, r0
 8002286:	220c      	movs	r2, #12
 8002288:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800228a:	f04f 33ff 	mov.w	r3, #4294967295
 800228e:	e009      	b.n	80022a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002290:	4b08      	ldr	r3, [pc, #32]	@ (80022b4 <_sbrk+0x64>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002296:	4b07      	ldr	r3, [pc, #28]	@ (80022b4 <_sbrk+0x64>)
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4413      	add	r3, r2
 800229e:	4a05      	ldr	r2, [pc, #20]	@ (80022b4 <_sbrk+0x64>)
 80022a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80022a2:	68fb      	ldr	r3, [r7, #12]
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3718      	adds	r7, #24
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20005000 	.word	0x20005000
 80022b0:	00000400 	.word	0x00000400
 80022b4:	200003e0 	.word	0x200003e0
 80022b8:	20000538 	.word	0x20000538

080022bc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80022bc:	b480      	push	{r7}
 80022be:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80022c8:	f7ff fff8 	bl	80022bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022cc:	480b      	ldr	r0, [pc, #44]	@ (80022fc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80022ce:	490c      	ldr	r1, [pc, #48]	@ (8002300 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80022d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002304 <LoopFillZerobss+0x16>)
  movs r3, #0
 80022d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80022d4:	e002      	b.n	80022dc <LoopCopyDataInit>

080022d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80022d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80022d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80022da:	3304      	adds	r3, #4

080022dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80022dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80022de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80022e0:	d3f9      	bcc.n	80022d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80022e2:	4a09      	ldr	r2, [pc, #36]	@ (8002308 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80022e4:	4c09      	ldr	r4, [pc, #36]	@ (800230c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80022e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80022e8:	e001      	b.n	80022ee <LoopFillZerobss>

080022ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80022ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80022ec:	3204      	adds	r2, #4

080022ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80022ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80022f0:	d3fb      	bcc.n	80022ea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80022f2:	f004 fea1 	bl	8007038 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022f6:	f7ff fadf 	bl	80018b8 <main>
  bx lr
 80022fa:	4770      	bx	lr
  ldr r0, =_sdata
 80022fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002300:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8002304:	0800ab88 	.word	0x0800ab88
  ldr r2, =_sbss
 8002308:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800230c:	20000534 	.word	0x20000534

08002310 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002310:	e7fe      	b.n	8002310 <ADC1_2_IRQHandler>
	...

08002314 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002318:	4b08      	ldr	r3, [pc, #32]	@ (800233c <HAL_Init+0x28>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	4a07      	ldr	r2, [pc, #28]	@ (800233c <HAL_Init+0x28>)
 800231e:	f043 0310 	orr.w	r3, r3, #16
 8002322:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002324:	2003      	movs	r0, #3
 8002326:	f000 f947 	bl	80025b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800232a:	200f      	movs	r0, #15
 800232c:	f000 f808 	bl	8002340 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002330:	f7ff fd5e 	bl	8001df0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	40022000 	.word	0x40022000

08002340 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002340:	b580      	push	{r7, lr}
 8002342:	b082      	sub	sp, #8
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002348:	4b12      	ldr	r3, [pc, #72]	@ (8002394 <HAL_InitTick+0x54>)
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	4b12      	ldr	r3, [pc, #72]	@ (8002398 <HAL_InitTick+0x58>)
 800234e:	781b      	ldrb	r3, [r3, #0]
 8002350:	4619      	mov	r1, r3
 8002352:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002356:	fbb3 f3f1 	udiv	r3, r3, r1
 800235a:	fbb2 f3f3 	udiv	r3, r2, r3
 800235e:	4618      	mov	r0, r3
 8002360:	f000 f95f 	bl	8002622 <HAL_SYSTICK_Config>
 8002364:	4603      	mov	r3, r0
 8002366:	2b00      	cmp	r3, #0
 8002368:	d001      	beq.n	800236e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e00e      	b.n	800238c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b0f      	cmp	r3, #15
 8002372:	d80a      	bhi.n	800238a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002374:	2200      	movs	r2, #0
 8002376:	6879      	ldr	r1, [r7, #4]
 8002378:	f04f 30ff 	mov.w	r0, #4294967295
 800237c:	f000 f927 	bl	80025ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002380:	4a06      	ldr	r2, [pc, #24]	@ (800239c <HAL_InitTick+0x5c>)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002386:	2300      	movs	r3, #0
 8002388:	e000      	b.n	800238c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800238a:	2301      	movs	r3, #1
}
 800238c:	4618      	mov	r0, r3
 800238e:	3708      	adds	r7, #8
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	20000000 	.word	0x20000000
 8002398:	20000008 	.word	0x20000008
 800239c:	20000004 	.word	0x20000004

080023a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80023a4:	4b05      	ldr	r3, [pc, #20]	@ (80023bc <HAL_IncTick+0x1c>)
 80023a6:	781b      	ldrb	r3, [r3, #0]
 80023a8:	461a      	mov	r2, r3
 80023aa:	4b05      	ldr	r3, [pc, #20]	@ (80023c0 <HAL_IncTick+0x20>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	4413      	add	r3, r2
 80023b0:	4a03      	ldr	r2, [pc, #12]	@ (80023c0 <HAL_IncTick+0x20>)
 80023b2:	6013      	str	r3, [r2, #0]
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr
 80023bc:	20000008 	.word	0x20000008
 80023c0:	200003e4 	.word	0x200003e4

080023c4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80023c4:	b480      	push	{r7}
 80023c6:	af00      	add	r7, sp, #0
  return uwTick;
 80023c8:	4b02      	ldr	r3, [pc, #8]	@ (80023d4 <HAL_GetTick+0x10>)
 80023ca:	681b      	ldr	r3, [r3, #0]
}
 80023cc:	4618      	mov	r0, r3
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bc80      	pop	{r7}
 80023d2:	4770      	bx	lr
 80023d4:	200003e4 	.word	0x200003e4

080023d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80023d8:	b580      	push	{r7, lr}
 80023da:	b084      	sub	sp, #16
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80023e0:	f7ff fff0 	bl	80023c4 <HAL_GetTick>
 80023e4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f0:	d005      	beq.n	80023fe <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80023f2:	4b0a      	ldr	r3, [pc, #40]	@ (800241c <HAL_Delay+0x44>)
 80023f4:	781b      	ldrb	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	4413      	add	r3, r2
 80023fc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023fe:	bf00      	nop
 8002400:	f7ff ffe0 	bl	80023c4 <HAL_GetTick>
 8002404:	4602      	mov	r2, r0
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	1ad3      	subs	r3, r2, r3
 800240a:	68fa      	ldr	r2, [r7, #12]
 800240c:	429a      	cmp	r2, r3
 800240e:	d8f7      	bhi.n	8002400 <HAL_Delay+0x28>
  {
  }
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3710      	adds	r7, #16
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
 800241a:	bf00      	nop
 800241c:	20000008 	.word	0x20000008

08002420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	f003 0307 	and.w	r3, r3, #7
 800242e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002430:	4b0c      	ldr	r3, [pc, #48]	@ (8002464 <__NVIC_SetPriorityGrouping+0x44>)
 8002432:	68db      	ldr	r3, [r3, #12]
 8002434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002436:	68ba      	ldr	r2, [r7, #8]
 8002438:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800243c:	4013      	ands	r3, r2
 800243e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002444:	68bb      	ldr	r3, [r7, #8]
 8002446:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002448:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800244c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002452:	4a04      	ldr	r2, [pc, #16]	@ (8002464 <__NVIC_SetPriorityGrouping+0x44>)
 8002454:	68bb      	ldr	r3, [r7, #8]
 8002456:	60d3      	str	r3, [r2, #12]
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	e000ed00 	.word	0xe000ed00

08002468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002468:	b480      	push	{r7}
 800246a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800246c:	4b04      	ldr	r3, [pc, #16]	@ (8002480 <__NVIC_GetPriorityGrouping+0x18>)
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	0a1b      	lsrs	r3, r3, #8
 8002472:	f003 0307 	and.w	r3, r3, #7
}
 8002476:	4618      	mov	r0, r3
 8002478:	46bd      	mov	sp, r7
 800247a:	bc80      	pop	{r7}
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	e000ed00 	.word	0xe000ed00

08002484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	4603      	mov	r3, r0
 800248c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800248e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002492:	2b00      	cmp	r3, #0
 8002494:	db0b      	blt.n	80024ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	f003 021f 	and.w	r2, r3, #31
 800249c:	4906      	ldr	r1, [pc, #24]	@ (80024b8 <__NVIC_EnableIRQ+0x34>)
 800249e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024a2:	095b      	lsrs	r3, r3, #5
 80024a4:	2001      	movs	r0, #1
 80024a6:	fa00 f202 	lsl.w	r2, r0, r2
 80024aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80024ae:	bf00      	nop
 80024b0:	370c      	adds	r7, #12
 80024b2:	46bd      	mov	sp, r7
 80024b4:	bc80      	pop	{r7}
 80024b6:	4770      	bx	lr
 80024b8:	e000e100 	.word	0xe000e100

080024bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024bc:	b480      	push	{r7}
 80024be:	b083      	sub	sp, #12
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	4603      	mov	r3, r0
 80024c4:	6039      	str	r1, [r7, #0]
 80024c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80024c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	db0a      	blt.n	80024e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	b2da      	uxtb	r2, r3
 80024d4:	490c      	ldr	r1, [pc, #48]	@ (8002508 <__NVIC_SetPriority+0x4c>)
 80024d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024da:	0112      	lsls	r2, r2, #4
 80024dc:	b2d2      	uxtb	r2, r2
 80024de:	440b      	add	r3, r1
 80024e0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80024e4:	e00a      	b.n	80024fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	b2da      	uxtb	r2, r3
 80024ea:	4908      	ldr	r1, [pc, #32]	@ (800250c <__NVIC_SetPriority+0x50>)
 80024ec:	79fb      	ldrb	r3, [r7, #7]
 80024ee:	f003 030f 	and.w	r3, r3, #15
 80024f2:	3b04      	subs	r3, #4
 80024f4:	0112      	lsls	r2, r2, #4
 80024f6:	b2d2      	uxtb	r2, r2
 80024f8:	440b      	add	r3, r1
 80024fa:	761a      	strb	r2, [r3, #24]
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	e000e100 	.word	0xe000e100
 800250c:	e000ed00 	.word	0xe000ed00

08002510 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002510:	b480      	push	{r7}
 8002512:	b089      	sub	sp, #36	@ 0x24
 8002514:	af00      	add	r7, sp, #0
 8002516:	60f8      	str	r0, [r7, #12]
 8002518:	60b9      	str	r1, [r7, #8]
 800251a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	f003 0307 	and.w	r3, r3, #7
 8002522:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002524:	69fb      	ldr	r3, [r7, #28]
 8002526:	f1c3 0307 	rsb	r3, r3, #7
 800252a:	2b04      	cmp	r3, #4
 800252c:	bf28      	it	cs
 800252e:	2304      	movcs	r3, #4
 8002530:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002532:	69fb      	ldr	r3, [r7, #28]
 8002534:	3304      	adds	r3, #4
 8002536:	2b06      	cmp	r3, #6
 8002538:	d902      	bls.n	8002540 <NVIC_EncodePriority+0x30>
 800253a:	69fb      	ldr	r3, [r7, #28]
 800253c:	3b03      	subs	r3, #3
 800253e:	e000      	b.n	8002542 <NVIC_EncodePriority+0x32>
 8002540:	2300      	movs	r3, #0
 8002542:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002544:	f04f 32ff 	mov.w	r2, #4294967295
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	fa02 f303 	lsl.w	r3, r2, r3
 800254e:	43da      	mvns	r2, r3
 8002550:	68bb      	ldr	r3, [r7, #8]
 8002552:	401a      	ands	r2, r3
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002558:	f04f 31ff 	mov.w	r1, #4294967295
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	fa01 f303 	lsl.w	r3, r1, r3
 8002562:	43d9      	mvns	r1, r3
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002568:	4313      	orrs	r3, r2
         );
}
 800256a:	4618      	mov	r0, r3
 800256c:	3724      	adds	r7, #36	@ 0x24
 800256e:	46bd      	mov	sp, r7
 8002570:	bc80      	pop	{r7}
 8002572:	4770      	bx	lr

08002574 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002574:	b580      	push	{r7, lr}
 8002576:	b082      	sub	sp, #8
 8002578:	af00      	add	r7, sp, #0
 800257a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002584:	d301      	bcc.n	800258a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002586:	2301      	movs	r3, #1
 8002588:	e00f      	b.n	80025aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800258a:	4a0a      	ldr	r2, [pc, #40]	@ (80025b4 <SysTick_Config+0x40>)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	3b01      	subs	r3, #1
 8002590:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002592:	210f      	movs	r1, #15
 8002594:	f04f 30ff 	mov.w	r0, #4294967295
 8002598:	f7ff ff90 	bl	80024bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800259c:	4b05      	ldr	r3, [pc, #20]	@ (80025b4 <SysTick_Config+0x40>)
 800259e:	2200      	movs	r2, #0
 80025a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80025a2:	4b04      	ldr	r3, [pc, #16]	@ (80025b4 <SysTick_Config+0x40>)
 80025a4:	2207      	movs	r2, #7
 80025a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	3708      	adds	r7, #8
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	e000e010 	.word	0xe000e010

080025b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80025c0:	6878      	ldr	r0, [r7, #4]
 80025c2:	f7ff ff2d 	bl	8002420 <__NVIC_SetPriorityGrouping>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b086      	sub	sp, #24
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	4603      	mov	r3, r0
 80025d6:	60b9      	str	r1, [r7, #8]
 80025d8:	607a      	str	r2, [r7, #4]
 80025da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80025e0:	f7ff ff42 	bl	8002468 <__NVIC_GetPriorityGrouping>
 80025e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	68b9      	ldr	r1, [r7, #8]
 80025ea:	6978      	ldr	r0, [r7, #20]
 80025ec:	f7ff ff90 	bl	8002510 <NVIC_EncodePriority>
 80025f0:	4602      	mov	r2, r0
 80025f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025f6:	4611      	mov	r1, r2
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7ff ff5f 	bl	80024bc <__NVIC_SetPriority>
}
 80025fe:	bf00      	nop
 8002600:	3718      	adds	r7, #24
 8002602:	46bd      	mov	sp, r7
 8002604:	bd80      	pop	{r7, pc}

08002606 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002606:	b580      	push	{r7, lr}
 8002608:	b082      	sub	sp, #8
 800260a:	af00      	add	r7, sp, #0
 800260c:	4603      	mov	r3, r0
 800260e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002610:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002614:	4618      	mov	r0, r3
 8002616:	f7ff ff35 	bl	8002484 <__NVIC_EnableIRQ>
}
 800261a:	bf00      	nop
 800261c:	3708      	adds	r7, #8
 800261e:	46bd      	mov	sp, r7
 8002620:	bd80      	pop	{r7, pc}

08002622 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002622:	b580      	push	{r7, lr}
 8002624:	b082      	sub	sp, #8
 8002626:	af00      	add	r7, sp, #0
 8002628:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800262a:	6878      	ldr	r0, [r7, #4]
 800262c:	f7ff ffa2 	bl	8002574 <SysTick_Config>
 8002630:	4603      	mov	r3, r0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}

0800263a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800263a:	b480      	push	{r7}
 800263c:	b085      	sub	sp, #20
 800263e:	af00      	add	r7, sp, #0
 8002640:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002642:	2300      	movs	r3, #0
 8002644:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800264c:	b2db      	uxtb	r3, r3
 800264e:	2b02      	cmp	r3, #2
 8002650:	d008      	beq.n	8002664 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	2204      	movs	r2, #4
 8002656:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002660:	2301      	movs	r3, #1
 8002662:	e020      	b.n	80026a6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	681a      	ldr	r2, [r3, #0]
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	f022 020e 	bic.w	r2, r2, #14
 8002672:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f022 0201 	bic.w	r2, r2, #1
 8002682:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800268c:	2101      	movs	r1, #1
 800268e:	fa01 f202 	lsl.w	r2, r1, r2
 8002692:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	2201      	movs	r2, #1
 8002698:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	2200      	movs	r2, #0
 80026a0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80026a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3714      	adds	r7, #20
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b084      	sub	sp, #16
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026b8:	2300      	movs	r3, #0
 80026ba:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	2b02      	cmp	r3, #2
 80026c6:	d005      	beq.n	80026d4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	2204      	movs	r2, #4
 80026cc:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	73fb      	strb	r3, [r7, #15]
 80026d2:	e051      	b.n	8002778 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 020e 	bic.w	r2, r2, #14
 80026e2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	681a      	ldr	r2, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	f022 0201 	bic.w	r2, r2, #1
 80026f2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a22      	ldr	r2, [pc, #136]	@ (8002784 <HAL_DMA_Abort_IT+0xd4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d029      	beq.n	8002752 <HAL_DMA_Abort_IT+0xa2>
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a21      	ldr	r2, [pc, #132]	@ (8002788 <HAL_DMA_Abort_IT+0xd8>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d022      	beq.n	800274e <HAL_DMA_Abort_IT+0x9e>
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a1f      	ldr	r2, [pc, #124]	@ (800278c <HAL_DMA_Abort_IT+0xdc>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d01a      	beq.n	8002748 <HAL_DMA_Abort_IT+0x98>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a1e      	ldr	r2, [pc, #120]	@ (8002790 <HAL_DMA_Abort_IT+0xe0>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d012      	beq.n	8002742 <HAL_DMA_Abort_IT+0x92>
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a1c      	ldr	r2, [pc, #112]	@ (8002794 <HAL_DMA_Abort_IT+0xe4>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d00a      	beq.n	800273c <HAL_DMA_Abort_IT+0x8c>
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a1b      	ldr	r2, [pc, #108]	@ (8002798 <HAL_DMA_Abort_IT+0xe8>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d102      	bne.n	8002736 <HAL_DMA_Abort_IT+0x86>
 8002730:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8002734:	e00e      	b.n	8002754 <HAL_DMA_Abort_IT+0xa4>
 8002736:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800273a:	e00b      	b.n	8002754 <HAL_DMA_Abort_IT+0xa4>
 800273c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002740:	e008      	b.n	8002754 <HAL_DMA_Abort_IT+0xa4>
 8002742:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002746:	e005      	b.n	8002754 <HAL_DMA_Abort_IT+0xa4>
 8002748:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800274c:	e002      	b.n	8002754 <HAL_DMA_Abort_IT+0xa4>
 800274e:	2310      	movs	r3, #16
 8002750:	e000      	b.n	8002754 <HAL_DMA_Abort_IT+0xa4>
 8002752:	2301      	movs	r3, #1
 8002754:	4a11      	ldr	r2, [pc, #68]	@ (800279c <HAL_DMA_Abort_IT+0xec>)
 8002756:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2201      	movs	r2, #1
 800275c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276c:	2b00      	cmp	r3, #0
 800276e:	d003      	beq.n	8002778 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	4798      	blx	r3
    } 
  }
  return status;
 8002778:	7bfb      	ldrb	r3, [r7, #15]
}
 800277a:	4618      	mov	r0, r3
 800277c:	3710      	adds	r7, #16
 800277e:	46bd      	mov	sp, r7
 8002780:	bd80      	pop	{r7, pc}
 8002782:	bf00      	nop
 8002784:	40020008 	.word	0x40020008
 8002788:	4002001c 	.word	0x4002001c
 800278c:	40020030 	.word	0x40020030
 8002790:	40020044 	.word	0x40020044
 8002794:	40020058 	.word	0x40020058
 8002798:	4002006c 	.word	0x4002006c
 800279c:	40020000 	.word	0x40020000

080027a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b08b      	sub	sp, #44	@ 0x2c
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
 80027a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80027aa:	2300      	movs	r3, #0
 80027ac:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80027ae:	2300      	movs	r3, #0
 80027b0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80027b2:	e169      	b.n	8002a88 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80027b4:	2201      	movs	r2, #1
 80027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b8:	fa02 f303 	lsl.w	r3, r2, r3
 80027bc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80027be:	683b      	ldr	r3, [r7, #0]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	69fa      	ldr	r2, [r7, #28]
 80027c4:	4013      	ands	r3, r2
 80027c6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	f040 8158 	bne.w	8002a82 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	4a9a      	ldr	r2, [pc, #616]	@ (8002a40 <HAL_GPIO_Init+0x2a0>)
 80027d8:	4293      	cmp	r3, r2
 80027da:	d05e      	beq.n	800289a <HAL_GPIO_Init+0xfa>
 80027dc:	4a98      	ldr	r2, [pc, #608]	@ (8002a40 <HAL_GPIO_Init+0x2a0>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d875      	bhi.n	80028ce <HAL_GPIO_Init+0x12e>
 80027e2:	4a98      	ldr	r2, [pc, #608]	@ (8002a44 <HAL_GPIO_Init+0x2a4>)
 80027e4:	4293      	cmp	r3, r2
 80027e6:	d058      	beq.n	800289a <HAL_GPIO_Init+0xfa>
 80027e8:	4a96      	ldr	r2, [pc, #600]	@ (8002a44 <HAL_GPIO_Init+0x2a4>)
 80027ea:	4293      	cmp	r3, r2
 80027ec:	d86f      	bhi.n	80028ce <HAL_GPIO_Init+0x12e>
 80027ee:	4a96      	ldr	r2, [pc, #600]	@ (8002a48 <HAL_GPIO_Init+0x2a8>)
 80027f0:	4293      	cmp	r3, r2
 80027f2:	d052      	beq.n	800289a <HAL_GPIO_Init+0xfa>
 80027f4:	4a94      	ldr	r2, [pc, #592]	@ (8002a48 <HAL_GPIO_Init+0x2a8>)
 80027f6:	4293      	cmp	r3, r2
 80027f8:	d869      	bhi.n	80028ce <HAL_GPIO_Init+0x12e>
 80027fa:	4a94      	ldr	r2, [pc, #592]	@ (8002a4c <HAL_GPIO_Init+0x2ac>)
 80027fc:	4293      	cmp	r3, r2
 80027fe:	d04c      	beq.n	800289a <HAL_GPIO_Init+0xfa>
 8002800:	4a92      	ldr	r2, [pc, #584]	@ (8002a4c <HAL_GPIO_Init+0x2ac>)
 8002802:	4293      	cmp	r3, r2
 8002804:	d863      	bhi.n	80028ce <HAL_GPIO_Init+0x12e>
 8002806:	4a92      	ldr	r2, [pc, #584]	@ (8002a50 <HAL_GPIO_Init+0x2b0>)
 8002808:	4293      	cmp	r3, r2
 800280a:	d046      	beq.n	800289a <HAL_GPIO_Init+0xfa>
 800280c:	4a90      	ldr	r2, [pc, #576]	@ (8002a50 <HAL_GPIO_Init+0x2b0>)
 800280e:	4293      	cmp	r3, r2
 8002810:	d85d      	bhi.n	80028ce <HAL_GPIO_Init+0x12e>
 8002812:	2b12      	cmp	r3, #18
 8002814:	d82a      	bhi.n	800286c <HAL_GPIO_Init+0xcc>
 8002816:	2b12      	cmp	r3, #18
 8002818:	d859      	bhi.n	80028ce <HAL_GPIO_Init+0x12e>
 800281a:	a201      	add	r2, pc, #4	@ (adr r2, 8002820 <HAL_GPIO_Init+0x80>)
 800281c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002820:	0800289b 	.word	0x0800289b
 8002824:	08002875 	.word	0x08002875
 8002828:	08002887 	.word	0x08002887
 800282c:	080028c9 	.word	0x080028c9
 8002830:	080028cf 	.word	0x080028cf
 8002834:	080028cf 	.word	0x080028cf
 8002838:	080028cf 	.word	0x080028cf
 800283c:	080028cf 	.word	0x080028cf
 8002840:	080028cf 	.word	0x080028cf
 8002844:	080028cf 	.word	0x080028cf
 8002848:	080028cf 	.word	0x080028cf
 800284c:	080028cf 	.word	0x080028cf
 8002850:	080028cf 	.word	0x080028cf
 8002854:	080028cf 	.word	0x080028cf
 8002858:	080028cf 	.word	0x080028cf
 800285c:	080028cf 	.word	0x080028cf
 8002860:	080028cf 	.word	0x080028cf
 8002864:	0800287d 	.word	0x0800287d
 8002868:	08002891 	.word	0x08002891
 800286c:	4a79      	ldr	r2, [pc, #484]	@ (8002a54 <HAL_GPIO_Init+0x2b4>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d013      	beq.n	800289a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002872:	e02c      	b.n	80028ce <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002874:	683b      	ldr	r3, [r7, #0]
 8002876:	68db      	ldr	r3, [r3, #12]
 8002878:	623b      	str	r3, [r7, #32]
          break;
 800287a:	e029      	b.n	80028d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800287c:	683b      	ldr	r3, [r7, #0]
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	3304      	adds	r3, #4
 8002882:	623b      	str	r3, [r7, #32]
          break;
 8002884:	e024      	b.n	80028d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	68db      	ldr	r3, [r3, #12]
 800288a:	3308      	adds	r3, #8
 800288c:	623b      	str	r3, [r7, #32]
          break;
 800288e:	e01f      	b.n	80028d0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002890:	683b      	ldr	r3, [r7, #0]
 8002892:	68db      	ldr	r3, [r3, #12]
 8002894:	330c      	adds	r3, #12
 8002896:	623b      	str	r3, [r7, #32]
          break;
 8002898:	e01a      	b.n	80028d0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	689b      	ldr	r3, [r3, #8]
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d102      	bne.n	80028a8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80028a2:	2304      	movs	r3, #4
 80028a4:	623b      	str	r3, [r7, #32]
          break;
 80028a6:	e013      	b.n	80028d0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	689b      	ldr	r3, [r3, #8]
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	d105      	bne.n	80028bc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028b0:	2308      	movs	r3, #8
 80028b2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	69fa      	ldr	r2, [r7, #28]
 80028b8:	611a      	str	r2, [r3, #16]
          break;
 80028ba:	e009      	b.n	80028d0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80028bc:	2308      	movs	r3, #8
 80028be:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	69fa      	ldr	r2, [r7, #28]
 80028c4:	615a      	str	r2, [r3, #20]
          break;
 80028c6:	e003      	b.n	80028d0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80028c8:	2300      	movs	r3, #0
 80028ca:	623b      	str	r3, [r7, #32]
          break;
 80028cc:	e000      	b.n	80028d0 <HAL_GPIO_Init+0x130>
          break;
 80028ce:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80028d0:	69bb      	ldr	r3, [r7, #24]
 80028d2:	2bff      	cmp	r3, #255	@ 0xff
 80028d4:	d801      	bhi.n	80028da <HAL_GPIO_Init+0x13a>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	e001      	b.n	80028de <HAL_GPIO_Init+0x13e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	3304      	adds	r3, #4
 80028de:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	2bff      	cmp	r3, #255	@ 0xff
 80028e4:	d802      	bhi.n	80028ec <HAL_GPIO_Init+0x14c>
 80028e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028e8:	009b      	lsls	r3, r3, #2
 80028ea:	e002      	b.n	80028f2 <HAL_GPIO_Init+0x152>
 80028ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028ee:	3b08      	subs	r3, #8
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80028f4:	697b      	ldr	r3, [r7, #20]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	210f      	movs	r1, #15
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002900:	43db      	mvns	r3, r3
 8002902:	401a      	ands	r2, r3
 8002904:	6a39      	ldr	r1, [r7, #32]
 8002906:	693b      	ldr	r3, [r7, #16]
 8002908:	fa01 f303 	lsl.w	r3, r1, r3
 800290c:	431a      	orrs	r2, r3
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002912:	683b      	ldr	r3, [r7, #0]
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800291a:	2b00      	cmp	r3, #0
 800291c:	f000 80b1 	beq.w	8002a82 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002920:	4b4d      	ldr	r3, [pc, #308]	@ (8002a58 <HAL_GPIO_Init+0x2b8>)
 8002922:	699b      	ldr	r3, [r3, #24]
 8002924:	4a4c      	ldr	r2, [pc, #304]	@ (8002a58 <HAL_GPIO_Init+0x2b8>)
 8002926:	f043 0301 	orr.w	r3, r3, #1
 800292a:	6193      	str	r3, [r2, #24]
 800292c:	4b4a      	ldr	r3, [pc, #296]	@ (8002a58 <HAL_GPIO_Init+0x2b8>)
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	f003 0301 	and.w	r3, r3, #1
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002938:	4a48      	ldr	r2, [pc, #288]	@ (8002a5c <HAL_GPIO_Init+0x2bc>)
 800293a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800293c:	089b      	lsrs	r3, r3, #2
 800293e:	3302      	adds	r3, #2
 8002940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002944:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	009b      	lsls	r3, r3, #2
 800294e:	220f      	movs	r2, #15
 8002950:	fa02 f303 	lsl.w	r3, r2, r3
 8002954:	43db      	mvns	r3, r3
 8002956:	68fa      	ldr	r2, [r7, #12]
 8002958:	4013      	ands	r3, r2
 800295a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	4a40      	ldr	r2, [pc, #256]	@ (8002a60 <HAL_GPIO_Init+0x2c0>)
 8002960:	4293      	cmp	r3, r2
 8002962:	d013      	beq.n	800298c <HAL_GPIO_Init+0x1ec>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	4a3f      	ldr	r2, [pc, #252]	@ (8002a64 <HAL_GPIO_Init+0x2c4>)
 8002968:	4293      	cmp	r3, r2
 800296a:	d00d      	beq.n	8002988 <HAL_GPIO_Init+0x1e8>
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a3e      	ldr	r2, [pc, #248]	@ (8002a68 <HAL_GPIO_Init+0x2c8>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d007      	beq.n	8002984 <HAL_GPIO_Init+0x1e4>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	4a3d      	ldr	r2, [pc, #244]	@ (8002a6c <HAL_GPIO_Init+0x2cc>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d101      	bne.n	8002980 <HAL_GPIO_Init+0x1e0>
 800297c:	2303      	movs	r3, #3
 800297e:	e006      	b.n	800298e <HAL_GPIO_Init+0x1ee>
 8002980:	2304      	movs	r3, #4
 8002982:	e004      	b.n	800298e <HAL_GPIO_Init+0x1ee>
 8002984:	2302      	movs	r3, #2
 8002986:	e002      	b.n	800298e <HAL_GPIO_Init+0x1ee>
 8002988:	2301      	movs	r3, #1
 800298a:	e000      	b.n	800298e <HAL_GPIO_Init+0x1ee>
 800298c:	2300      	movs	r3, #0
 800298e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002990:	f002 0203 	and.w	r2, r2, #3
 8002994:	0092      	lsls	r2, r2, #2
 8002996:	4093      	lsls	r3, r2
 8002998:	68fa      	ldr	r2, [r7, #12]
 800299a:	4313      	orrs	r3, r2
 800299c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800299e:	492f      	ldr	r1, [pc, #188]	@ (8002a5c <HAL_GPIO_Init+0x2bc>)
 80029a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a2:	089b      	lsrs	r3, r3, #2
 80029a4:	3302      	adds	r3, #2
 80029a6:	68fa      	ldr	r2, [r7, #12]
 80029a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d006      	beq.n	80029c6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80029b8:	4b2d      	ldr	r3, [pc, #180]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029ba:	689a      	ldr	r2, [r3, #8]
 80029bc:	492c      	ldr	r1, [pc, #176]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	608b      	str	r3, [r1, #8]
 80029c4:	e006      	b.n	80029d4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80029c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029c8:	689a      	ldr	r2, [r3, #8]
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	43db      	mvns	r3, r3
 80029ce:	4928      	ldr	r1, [pc, #160]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029d0:	4013      	ands	r3, r2
 80029d2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d006      	beq.n	80029ee <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80029e0:	4b23      	ldr	r3, [pc, #140]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029e2:	68da      	ldr	r2, [r3, #12]
 80029e4:	4922      	ldr	r1, [pc, #136]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029e6:	69bb      	ldr	r3, [r7, #24]
 80029e8:	4313      	orrs	r3, r2
 80029ea:	60cb      	str	r3, [r1, #12]
 80029ec:	e006      	b.n	80029fc <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80029ee:	4b20      	ldr	r3, [pc, #128]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029f0:	68da      	ldr	r2, [r3, #12]
 80029f2:	69bb      	ldr	r3, [r7, #24]
 80029f4:	43db      	mvns	r3, r3
 80029f6:	491e      	ldr	r1, [pc, #120]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 80029f8:	4013      	ands	r3, r2
 80029fa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80029fc:	683b      	ldr	r3, [r7, #0]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d006      	beq.n	8002a16 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002a08:	4b19      	ldr	r3, [pc, #100]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 8002a0a:	685a      	ldr	r2, [r3, #4]
 8002a0c:	4918      	ldr	r1, [pc, #96]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 8002a0e:	69bb      	ldr	r3, [r7, #24]
 8002a10:	4313      	orrs	r3, r2
 8002a12:	604b      	str	r3, [r1, #4]
 8002a14:	e006      	b.n	8002a24 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a16:	4b16      	ldr	r3, [pc, #88]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	69bb      	ldr	r3, [r7, #24]
 8002a1c:	43db      	mvns	r3, r3
 8002a1e:	4914      	ldr	r1, [pc, #80]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 8002a20:	4013      	ands	r3, r2
 8002a22:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a24:	683b      	ldr	r3, [r7, #0]
 8002a26:	685b      	ldr	r3, [r3, #4]
 8002a28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d021      	beq.n	8002a74 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002a30:	4b0f      	ldr	r3, [pc, #60]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 8002a32:	681a      	ldr	r2, [r3, #0]
 8002a34:	490e      	ldr	r1, [pc, #56]	@ (8002a70 <HAL_GPIO_Init+0x2d0>)
 8002a36:	69bb      	ldr	r3, [r7, #24]
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	600b      	str	r3, [r1, #0]
 8002a3c:	e021      	b.n	8002a82 <HAL_GPIO_Init+0x2e2>
 8002a3e:	bf00      	nop
 8002a40:	10320000 	.word	0x10320000
 8002a44:	10310000 	.word	0x10310000
 8002a48:	10220000 	.word	0x10220000
 8002a4c:	10210000 	.word	0x10210000
 8002a50:	10120000 	.word	0x10120000
 8002a54:	10110000 	.word	0x10110000
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40010000 	.word	0x40010000
 8002a60:	40010800 	.word	0x40010800
 8002a64:	40010c00 	.word	0x40010c00
 8002a68:	40011000 	.word	0x40011000
 8002a6c:	40011400 	.word	0x40011400
 8002a70:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a74:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <HAL_GPIO_Init+0x304>)
 8002a76:	681a      	ldr	r2, [r3, #0]
 8002a78:	69bb      	ldr	r3, [r7, #24]
 8002a7a:	43db      	mvns	r3, r3
 8002a7c:	4909      	ldr	r1, [pc, #36]	@ (8002aa4 <HAL_GPIO_Init+0x304>)
 8002a7e:	4013      	ands	r3, r2
 8002a80:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002a82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a84:	3301      	adds	r3, #1
 8002a86:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a8e:	fa22 f303 	lsr.w	r3, r2, r3
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	f47f ae8e 	bne.w	80027b4 <HAL_GPIO_Init+0x14>
  }
}
 8002a98:	bf00      	nop
 8002a9a:	bf00      	nop
 8002a9c:	372c      	adds	r7, #44	@ 0x2c
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr
 8002aa4:	40010400 	.word	0x40010400

08002aa8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	807b      	strh	r3, [r7, #2]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ab8:	787b      	ldrb	r3, [r7, #1]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d003      	beq.n	8002ac6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002abe:	887a      	ldrh	r2, [r7, #2]
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ac4:	e003      	b.n	8002ace <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ac6:	887b      	ldrh	r3, [r7, #2]
 8002ac8:	041a      	lsls	r2, r3, #16
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	611a      	str	r2, [r3, #16]
}
 8002ace:	bf00      	nop
 8002ad0:	370c      	adds	r7, #12
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	68db      	ldr	r3, [r3, #12]
 8002ae8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002aea:	887a      	ldrh	r2, [r7, #2]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	4013      	ands	r3, r2
 8002af0:	041a      	lsls	r2, r3, #16
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	43d9      	mvns	r1, r3
 8002af6:	887b      	ldrh	r3, [r7, #2]
 8002af8:	400b      	ands	r3, r1
 8002afa:	431a      	orrs	r2, r3
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	611a      	str	r2, [r3, #16]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	bc80      	pop	{r7}
 8002b08:	4770      	bx	lr
	...

08002b0c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e12b      	b.n	8002d76 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d106      	bne.n	8002b38 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7ff f98e 	bl	8001e54 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2224      	movs	r2, #36	@ 0x24
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0201 	bic.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	681a      	ldr	r2, [r3, #0]
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002b5e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002b6e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b70:	f001 fbca 	bl	8004308 <HAL_RCC_GetPCLK1Freq>
 8002b74:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	4a81      	ldr	r2, [pc, #516]	@ (8002d80 <HAL_I2C_Init+0x274>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d807      	bhi.n	8002b90 <HAL_I2C_Init+0x84>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	4a80      	ldr	r2, [pc, #512]	@ (8002d84 <HAL_I2C_Init+0x278>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	bf94      	ite	ls
 8002b88:	2301      	movls	r3, #1
 8002b8a:	2300      	movhi	r3, #0
 8002b8c:	b2db      	uxtb	r3, r3
 8002b8e:	e006      	b.n	8002b9e <HAL_I2C_Init+0x92>
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4a7d      	ldr	r2, [pc, #500]	@ (8002d88 <HAL_I2C_Init+0x27c>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	bf94      	ite	ls
 8002b98:	2301      	movls	r3, #1
 8002b9a:	2300      	movhi	r3, #0
 8002b9c:	b2db      	uxtb	r3, r3
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d001      	beq.n	8002ba6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	e0e7      	b.n	8002d76 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	4a78      	ldr	r2, [pc, #480]	@ (8002d8c <HAL_I2C_Init+0x280>)
 8002baa:	fba2 2303 	umull	r2, r3, r2, r3
 8002bae:	0c9b      	lsrs	r3, r3, #18
 8002bb0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	685b      	ldr	r3, [r3, #4]
 8002bb8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	68ba      	ldr	r2, [r7, #8]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6a1b      	ldr	r3, [r3, #32]
 8002bcc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	685b      	ldr	r3, [r3, #4]
 8002bd4:	4a6a      	ldr	r2, [pc, #424]	@ (8002d80 <HAL_I2C_Init+0x274>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d802      	bhi.n	8002be0 <HAL_I2C_Init+0xd4>
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	3301      	adds	r3, #1
 8002bde:	e009      	b.n	8002bf4 <HAL_I2C_Init+0xe8>
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002be6:	fb02 f303 	mul.w	r3, r2, r3
 8002bea:	4a69      	ldr	r2, [pc, #420]	@ (8002d90 <HAL_I2C_Init+0x284>)
 8002bec:	fba2 2303 	umull	r2, r3, r2, r3
 8002bf0:	099b      	lsrs	r3, r3, #6
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	687a      	ldr	r2, [r7, #4]
 8002bf6:	6812      	ldr	r2, [r2, #0]
 8002bf8:	430b      	orrs	r3, r1
 8002bfa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	69db      	ldr	r3, [r3, #28]
 8002c02:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002c06:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	495c      	ldr	r1, [pc, #368]	@ (8002d80 <HAL_I2C_Init+0x274>)
 8002c10:	428b      	cmp	r3, r1
 8002c12:	d819      	bhi.n	8002c48 <HAL_I2C_Init+0x13c>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	1e59      	subs	r1, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c22:	1c59      	adds	r1, r3, #1
 8002c24:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002c28:	400b      	ands	r3, r1
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d00a      	beq.n	8002c44 <HAL_I2C_Init+0x138>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	1e59      	subs	r1, r3, #1
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	685b      	ldr	r3, [r3, #4]
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c42:	e051      	b.n	8002ce8 <HAL_I2C_Init+0x1dc>
 8002c44:	2304      	movs	r3, #4
 8002c46:	e04f      	b.n	8002ce8 <HAL_I2C_Init+0x1dc>
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	689b      	ldr	r3, [r3, #8]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d111      	bne.n	8002c74 <HAL_I2C_Init+0x168>
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	1e58      	subs	r0, r3, #1
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6859      	ldr	r1, [r3, #4]
 8002c58:	460b      	mov	r3, r1
 8002c5a:	005b      	lsls	r3, r3, #1
 8002c5c:	440b      	add	r3, r1
 8002c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c62:	3301      	adds	r3, #1
 8002c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	bf0c      	ite	eq
 8002c6c:	2301      	moveq	r3, #1
 8002c6e:	2300      	movne	r3, #0
 8002c70:	b2db      	uxtb	r3, r3
 8002c72:	e012      	b.n	8002c9a <HAL_I2C_Init+0x18e>
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	1e58      	subs	r0, r3, #1
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6859      	ldr	r1, [r3, #4]
 8002c7c:	460b      	mov	r3, r1
 8002c7e:	009b      	lsls	r3, r3, #2
 8002c80:	440b      	add	r3, r1
 8002c82:	0099      	lsls	r1, r3, #2
 8002c84:	440b      	add	r3, r1
 8002c86:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c8a:	3301      	adds	r3, #1
 8002c8c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	bf0c      	ite	eq
 8002c94:	2301      	moveq	r3, #1
 8002c96:	2300      	movne	r3, #0
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d001      	beq.n	8002ca2 <HAL_I2C_Init+0x196>
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e022      	b.n	8002ce8 <HAL_I2C_Init+0x1dc>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	689b      	ldr	r3, [r3, #8]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d10e      	bne.n	8002cc8 <HAL_I2C_Init+0x1bc>
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	1e58      	subs	r0, r3, #1
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6859      	ldr	r1, [r3, #4]
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	005b      	lsls	r3, r3, #1
 8002cb6:	440b      	add	r3, r1
 8002cb8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cbc:	3301      	adds	r3, #1
 8002cbe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002cc6:	e00f      	b.n	8002ce8 <HAL_I2C_Init+0x1dc>
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	1e58      	subs	r0, r3, #1
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	6859      	ldr	r1, [r3, #4]
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	009b      	lsls	r3, r3, #2
 8002cd4:	440b      	add	r3, r1
 8002cd6:	0099      	lsls	r1, r3, #2
 8002cd8:	440b      	add	r3, r1
 8002cda:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cde:	3301      	adds	r3, #1
 8002ce0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ce4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ce8:	6879      	ldr	r1, [r7, #4]
 8002cea:	6809      	ldr	r1, [r1, #0]
 8002cec:	4313      	orrs	r3, r2
 8002cee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	69da      	ldr	r2, [r3, #28]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	689b      	ldr	r3, [r3, #8]
 8002d12:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002d16:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002d1a:	687a      	ldr	r2, [r7, #4]
 8002d1c:	6911      	ldr	r1, [r2, #16]
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	68d2      	ldr	r2, [r2, #12]
 8002d22:	4311      	orrs	r1, r2
 8002d24:	687a      	ldr	r2, [r7, #4]
 8002d26:	6812      	ldr	r2, [r2, #0]
 8002d28:	430b      	orrs	r3, r1
 8002d2a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	68db      	ldr	r3, [r3, #12]
 8002d32:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	695a      	ldr	r2, [r3, #20]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	699b      	ldr	r3, [r3, #24]
 8002d3e:	431a      	orrs	r2, r3
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	430a      	orrs	r2, r1
 8002d46:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f042 0201 	orr.w	r2, r2, #1
 8002d56:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	2220      	movs	r2, #32
 8002d62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002d74:	2300      	movs	r3, #0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	3710      	adds	r7, #16
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	000186a0 	.word	0x000186a0
 8002d84:	001e847f 	.word	0x001e847f
 8002d88:	003d08ff 	.word	0x003d08ff
 8002d8c:	431bde83 	.word	0x431bde83
 8002d90:	10624dd3 	.word	0x10624dd3

08002d94 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b088      	sub	sp, #32
 8002d98:	af02      	add	r7, sp, #8
 8002d9a:	60f8      	str	r0, [r7, #12]
 8002d9c:	607a      	str	r2, [r7, #4]
 8002d9e:	461a      	mov	r2, r3
 8002da0:	460b      	mov	r3, r1
 8002da2:	817b      	strh	r3, [r7, #10]
 8002da4:	4613      	mov	r3, r2
 8002da6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002da8:	f7ff fb0c 	bl	80023c4 <HAL_GetTick>
 8002dac:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b20      	cmp	r3, #32
 8002db8:	f040 80e0 	bne.w	8002f7c <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	2319      	movs	r3, #25
 8002dc2:	2201      	movs	r2, #1
 8002dc4:	4970      	ldr	r1, [pc, #448]	@ (8002f88 <HAL_I2C_Master_Transmit+0x1f4>)
 8002dc6:	68f8      	ldr	r0, [r7, #12]
 8002dc8:	f000 fc9e 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d001      	beq.n	8002dd6 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002dd2:	2302      	movs	r3, #2
 8002dd4:	e0d3      	b.n	8002f7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ddc:	2b01      	cmp	r3, #1
 8002dde:	d101      	bne.n	8002de4 <HAL_I2C_Master_Transmit+0x50>
 8002de0:	2302      	movs	r3, #2
 8002de2:	e0cc      	b.n	8002f7e <HAL_I2C_Master_Transmit+0x1ea>
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2201      	movs	r2, #1
 8002de8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f003 0301 	and.w	r3, r3, #1
 8002df6:	2b01      	cmp	r3, #1
 8002df8:	d007      	beq.n	8002e0a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	681a      	ldr	r2, [r3, #0]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f042 0201 	orr.w	r2, r2, #1
 8002e08:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	681a      	ldr	r2, [r3, #0]
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002e18:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2221      	movs	r2, #33	@ 0x21
 8002e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2210      	movs	r2, #16
 8002e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	687a      	ldr	r2, [r7, #4]
 8002e34:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	893a      	ldrh	r2, [r7, #8]
 8002e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e40:	b29a      	uxth	r2, r3
 8002e42:	68fb      	ldr	r3, [r7, #12]
 8002e44:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	4a50      	ldr	r2, [pc, #320]	@ (8002f8c <HAL_I2C_Master_Transmit+0x1f8>)
 8002e4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002e4c:	8979      	ldrh	r1, [r7, #10]
 8002e4e:	697b      	ldr	r3, [r7, #20]
 8002e50:	6a3a      	ldr	r2, [r7, #32]
 8002e52:	68f8      	ldr	r0, [r7, #12]
 8002e54:	f000 fb08 	bl	8003468 <I2C_MasterRequestWrite>
 8002e58:	4603      	mov	r3, r0
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d001      	beq.n	8002e62 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002e5e:	2301      	movs	r3, #1
 8002e60:	e08d      	b.n	8002f7e <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002e62:	2300      	movs	r3, #0
 8002e64:	613b      	str	r3, [r7, #16]
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	695b      	ldr	r3, [r3, #20]
 8002e6c:	613b      	str	r3, [r7, #16]
 8002e6e:	68fb      	ldr	r3, [r7, #12]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	699b      	ldr	r3, [r3, #24]
 8002e74:	613b      	str	r3, [r7, #16]
 8002e76:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8002e78:	e066      	b.n	8002f48 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	6a39      	ldr	r1, [r7, #32]
 8002e7e:	68f8      	ldr	r0, [r7, #12]
 8002e80:	f000 fd5c 	bl	800393c <I2C_WaitOnTXEFlagUntilTimeout>
 8002e84:	4603      	mov	r3, r0
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d00d      	beq.n	8002ea6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e8e:	2b04      	cmp	r3, #4
 8002e90:	d107      	bne.n	8002ea2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e92:	68fb      	ldr	r3, [r7, #12]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	681a      	ldr	r2, [r3, #0]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ea0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e06b      	b.n	8002f7e <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eaa:	781a      	ldrb	r2, [r3, #0]
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002eb6:	1c5a      	adds	r2, r3, #1
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002ec0:	b29b      	uxth	r3, r3
 8002ec2:	3b01      	subs	r3, #1
 8002ec4:	b29a      	uxth	r2, r3
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ece:	3b01      	subs	r3, #1
 8002ed0:	b29a      	uxth	r2, r3
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	695b      	ldr	r3, [r3, #20]
 8002edc:	f003 0304 	and.w	r3, r3, #4
 8002ee0:	2b04      	cmp	r3, #4
 8002ee2:	d11b      	bne.n	8002f1c <HAL_I2C_Master_Transmit+0x188>
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d017      	beq.n	8002f1c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ef0:	781a      	ldrb	r2, [r3, #0]
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ef8:	68fb      	ldr	r3, [r7, #12]
 8002efa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002efc:	1c5a      	adds	r2, r3, #1
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	3b01      	subs	r3, #1
 8002f0a:	b29a      	uxth	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29a      	uxth	r2, r3
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f1c:	697a      	ldr	r2, [r7, #20]
 8002f1e:	6a39      	ldr	r1, [r7, #32]
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 fd53 	bl	80039cc <I2C_WaitOnBTFFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d00d      	beq.n	8002f48 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f30:	2b04      	cmp	r3, #4
 8002f32:	d107      	bne.n	8002f44 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	681a      	ldr	r2, [r3, #0]
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f42:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f44:	2301      	movs	r3, #1
 8002f46:	e01a      	b.n	8002f7e <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d194      	bne.n	8002e7a <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	2220      	movs	r2, #32
 8002f64:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	2200      	movs	r2, #0
 8002f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	e000      	b.n	8002f7e <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002f7c:	2302      	movs	r3, #2
  }
}
 8002f7e:	4618      	mov	r0, r3
 8002f80:	3718      	adds	r7, #24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	bd80      	pop	{r7, pc}
 8002f86:	bf00      	nop
 8002f88:	00100002 	.word	0x00100002
 8002f8c:	ffff0000 	.word	0xffff0000

08002f90 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002f90:	b580      	push	{r7, lr}
 8002f92:	b08c      	sub	sp, #48	@ 0x30
 8002f94:	af02      	add	r7, sp, #8
 8002f96:	60f8      	str	r0, [r7, #12]
 8002f98:	607a      	str	r2, [r7, #4]
 8002f9a:	461a      	mov	r2, r3
 8002f9c:	460b      	mov	r3, r1
 8002f9e:	817b      	strh	r3, [r7, #10]
 8002fa0:	4613      	mov	r3, r2
 8002fa2:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002fa8:	f7ff fa0c 	bl	80023c4 <HAL_GetTick>
 8002fac:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b20      	cmp	r3, #32
 8002fb8:	f040 824b 	bne.w	8003452 <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002fbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fbe:	9300      	str	r3, [sp, #0]
 8002fc0:	2319      	movs	r3, #25
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	497f      	ldr	r1, [pc, #508]	@ (80031c4 <HAL_I2C_Master_Receive+0x234>)
 8002fc6:	68f8      	ldr	r0, [r7, #12]
 8002fc8:	f000 fb9e 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 8002fcc:	4603      	mov	r3, r0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d001      	beq.n	8002fd6 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 8002fd2:	2302      	movs	r3, #2
 8002fd4:	e23e      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002fdc:	2b01      	cmp	r3, #1
 8002fde:	d101      	bne.n	8002fe4 <HAL_I2C_Master_Receive+0x54>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e237      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d007      	beq.n	800300a <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	681a      	ldr	r2, [r3, #0]
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f042 0201 	orr.w	r2, r2, #1
 8003008:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003018:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2222      	movs	r2, #34	@ 0x22
 800301e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2210      	movs	r2, #16
 8003026:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	687a      	ldr	r2, [r7, #4]
 8003034:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	893a      	ldrh	r2, [r7, #8]
 800303a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003040:	b29a      	uxth	r2, r3
 8003042:	68fb      	ldr	r3, [r7, #12]
 8003044:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	4a5f      	ldr	r2, [pc, #380]	@ (80031c8 <HAL_I2C_Master_Receive+0x238>)
 800304a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800304c:	8979      	ldrh	r1, [r7, #10]
 800304e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003050:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003052:	68f8      	ldr	r0, [r7, #12]
 8003054:	f000 fa8a 	bl	800356c <I2C_MasterRequestRead>
 8003058:	4603      	mov	r3, r0
 800305a:	2b00      	cmp	r3, #0
 800305c:	d001      	beq.n	8003062 <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e1f8      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003066:	2b00      	cmp	r3, #0
 8003068:	d113      	bne.n	8003092 <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800306a:	2300      	movs	r3, #0
 800306c:	61fb      	str	r3, [r7, #28]
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	61fb      	str	r3, [r7, #28]
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	699b      	ldr	r3, [r3, #24]
 800307c:	61fb      	str	r3, [r7, #28]
 800307e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800308e:	601a      	str	r2, [r3, #0]
 8003090:	e1cc      	b.n	800342c <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003096:	2b01      	cmp	r3, #1
 8003098:	d11e      	bne.n	80030d8 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	681a      	ldr	r2, [r3, #0]
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80030a8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80030aa:	b672      	cpsid	i
}
 80030ac:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030ae:	2300      	movs	r3, #0
 80030b0:	61bb      	str	r3, [r7, #24]
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	695b      	ldr	r3, [r3, #20]
 80030b8:	61bb      	str	r3, [r7, #24]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	699b      	ldr	r3, [r3, #24]
 80030c0:	61bb      	str	r3, [r7, #24]
 80030c2:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	681a      	ldr	r2, [r3, #0]
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80030d2:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80030d4:	b662      	cpsie	i
}
 80030d6:	e035      	b.n	8003144 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030dc:	2b02      	cmp	r3, #2
 80030de:	d11e      	bne.n	800311e <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	681a      	ldr	r2, [r3, #0]
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80030ee:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80030f0:	b672      	cpsid	i
}
 80030f2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80030f4:	2300      	movs	r3, #0
 80030f6:	617b      	str	r3, [r7, #20]
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	695b      	ldr	r3, [r3, #20]
 80030fe:	617b      	str	r3, [r7, #20]
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	699b      	ldr	r3, [r3, #24]
 8003106:	617b      	str	r3, [r7, #20]
 8003108:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	681a      	ldr	r2, [r3, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003118:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800311a:	b662      	cpsie	i
}
 800311c:	e012      	b.n	8003144 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	681a      	ldr	r2, [r3, #0]
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800312c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800312e:	2300      	movs	r3, #0
 8003130:	613b      	str	r3, [r7, #16]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	695b      	ldr	r3, [r3, #20]
 8003138:	613b      	str	r3, [r7, #16]
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	699b      	ldr	r3, [r3, #24]
 8003140:	613b      	str	r3, [r7, #16]
 8003142:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003144:	e172      	b.n	800342c <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800314a:	2b03      	cmp	r3, #3
 800314c:	f200 811f 	bhi.w	800338e <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003154:	2b01      	cmp	r3, #1
 8003156:	d123      	bne.n	80031a0 <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003158:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800315a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800315c:	68f8      	ldr	r0, [r7, #12]
 800315e:	f000 fc7d 	bl	8003a5c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003162:	4603      	mov	r3, r0
 8003164:	2b00      	cmp	r3, #0
 8003166:	d001      	beq.n	800316c <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	e173      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	691a      	ldr	r2, [r3, #16]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003176:	b2d2      	uxtb	r2, r2
 8003178:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800317e:	1c5a      	adds	r2, r3, #1
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003188:	3b01      	subs	r3, #1
 800318a:	b29a      	uxth	r2, r3
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003194:	b29b      	uxth	r3, r3
 8003196:	3b01      	subs	r3, #1
 8003198:	b29a      	uxth	r2, r3
 800319a:	68fb      	ldr	r3, [r7, #12]
 800319c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800319e:	e145      	b.n	800342c <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d152      	bne.n	800324e <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031aa:	9300      	str	r3, [sp, #0]
 80031ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031ae:	2200      	movs	r2, #0
 80031b0:	4906      	ldr	r1, [pc, #24]	@ (80031cc <HAL_I2C_Master_Receive+0x23c>)
 80031b2:	68f8      	ldr	r0, [r7, #12]
 80031b4:	f000 faa8 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80031b8:	4603      	mov	r3, r0
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d008      	beq.n	80031d0 <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 80031be:	2301      	movs	r3, #1
 80031c0:	e148      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
 80031c2:	bf00      	nop
 80031c4:	00100002 	.word	0x00100002
 80031c8:	ffff0000 	.word	0xffff0000
 80031cc:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 80031d0:	b672      	cpsid	i
}
 80031d2:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	681a      	ldr	r2, [r3, #0]
 80031da:	68fb      	ldr	r3, [r7, #12]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80031e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	691a      	ldr	r2, [r3, #16]
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ee:	b2d2      	uxtb	r2, r2
 80031f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031f6:	1c5a      	adds	r2, r3, #1
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003200:	3b01      	subs	r3, #1
 8003202:	b29a      	uxth	r2, r3
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003208:	68fb      	ldr	r3, [r7, #12]
 800320a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800320c:	b29b      	uxth	r3, r3
 800320e:	3b01      	subs	r3, #1
 8003210:	b29a      	uxth	r2, r3
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003216:	b662      	cpsie	i
}
 8003218:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	691a      	ldr	r2, [r3, #16]
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003224:	b2d2      	uxtb	r2, r2
 8003226:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800322c:	1c5a      	adds	r2, r3, #1
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003236:	3b01      	subs	r3, #1
 8003238:	b29a      	uxth	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003242:	b29b      	uxth	r3, r3
 8003244:	3b01      	subs	r3, #1
 8003246:	b29a      	uxth	r2, r3
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800324c:	e0ee      	b.n	800342c <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800324e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003250:	9300      	str	r3, [sp, #0]
 8003252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003254:	2200      	movs	r2, #0
 8003256:	4981      	ldr	r1, [pc, #516]	@ (800345c <HAL_I2C_Master_Receive+0x4cc>)
 8003258:	68f8      	ldr	r0, [r7, #12]
 800325a:	f000 fa55 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 800325e:	4603      	mov	r3, r0
 8003260:	2b00      	cmp	r3, #0
 8003262:	d001      	beq.n	8003268 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 8003264:	2301      	movs	r3, #1
 8003266:	e0f5      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	681a      	ldr	r2, [r3, #0]
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003276:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003278:	b672      	cpsid	i
}
 800327a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	691a      	ldr	r2, [r3, #16]
 8003282:	68fb      	ldr	r3, [r7, #12]
 8003284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003286:	b2d2      	uxtb	r2, r2
 8003288:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800328e:	1c5a      	adds	r2, r3, #1
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003298:	3b01      	subs	r3, #1
 800329a:	b29a      	uxth	r2, r3
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	3b01      	subs	r3, #1
 80032a8:	b29a      	uxth	r2, r3
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 80032ae:	4b6c      	ldr	r3, [pc, #432]	@ (8003460 <HAL_I2C_Master_Receive+0x4d0>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	08db      	lsrs	r3, r3, #3
 80032b4:	4a6b      	ldr	r2, [pc, #428]	@ (8003464 <HAL_I2C_Master_Receive+0x4d4>)
 80032b6:	fba2 2303 	umull	r2, r3, r2, r3
 80032ba:	0a1a      	lsrs	r2, r3, #8
 80032bc:	4613      	mov	r3, r2
 80032be:	009b      	lsls	r3, r3, #2
 80032c0:	4413      	add	r3, r2
 80032c2:	00da      	lsls	r2, r3, #3
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	3b01      	subs	r3, #1
 80032cc:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 80032ce:	6a3b      	ldr	r3, [r7, #32]
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d118      	bne.n	8003306 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2200      	movs	r2, #0
 80032d8:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	2220      	movs	r2, #32
 80032de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	2200      	movs	r2, #0
 80032e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	f043 0220 	orr.w	r2, r3, #32
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80032f6:	b662      	cpsie	i
}
 80032f8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2200      	movs	r2, #0
 80032fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8003302:	2301      	movs	r3, #1
 8003304:	e0a6      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	f003 0304 	and.w	r3, r3, #4
 8003310:	2b04      	cmp	r3, #4
 8003312:	d1d9      	bne.n	80032c8 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681a      	ldr	r2, [r3, #0]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003322:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	691a      	ldr	r2, [r3, #16]
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800332e:	b2d2      	uxtb	r2, r2
 8003330:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003336:	1c5a      	adds	r2, r3, #1
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003340:	3b01      	subs	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800334c:	b29b      	uxth	r3, r3
 800334e:	3b01      	subs	r3, #1
 8003350:	b29a      	uxth	r2, r3
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003356:	b662      	cpsie	i
}
 8003358:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	691a      	ldr	r2, [r3, #16]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003364:	b2d2      	uxtb	r2, r2
 8003366:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336c:	1c5a      	adds	r2, r3, #1
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003376:	3b01      	subs	r3, #1
 8003378:	b29a      	uxth	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003382:	b29b      	uxth	r3, r3
 8003384:	3b01      	subs	r3, #1
 8003386:	b29a      	uxth	r2, r3
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800338c:	e04e      	b.n	800342c <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800338e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003390:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8003392:	68f8      	ldr	r0, [r7, #12]
 8003394:	f000 fb62 	bl	8003a5c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003398:	4603      	mov	r3, r0
 800339a:	2b00      	cmp	r3, #0
 800339c:	d001      	beq.n	80033a2 <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	e058      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	691a      	ldr	r2, [r3, #16]
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ac:	b2d2      	uxtb	r2, r2
 80033ae:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033b4:	1c5a      	adds	r2, r3, #1
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033be:	3b01      	subs	r3, #1
 80033c0:	b29a      	uxth	r2, r3
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ca:	b29b      	uxth	r3, r3
 80033cc:	3b01      	subs	r3, #1
 80033ce:	b29a      	uxth	r2, r3
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	f003 0304 	and.w	r3, r3, #4
 80033de:	2b04      	cmp	r3, #4
 80033e0:	d124      	bne.n	800342c <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033e6:	2b03      	cmp	r3, #3
 80033e8:	d107      	bne.n	80033fa <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	681a      	ldr	r2, [r3, #0]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80033f8:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	691a      	ldr	r2, [r3, #16]
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003404:	b2d2      	uxtb	r2, r2
 8003406:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800340c:	1c5a      	adds	r2, r3, #1
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003422:	b29b      	uxth	r3, r3
 8003424:	3b01      	subs	r3, #1
 8003426:	b29a      	uxth	r2, r3
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003430:	2b00      	cmp	r3, #0
 8003432:	f47f ae88 	bne.w	8003146 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	2220      	movs	r2, #32
 800343a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	2200      	movs	r2, #0
 8003442:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	2200      	movs	r2, #0
 800344a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800344e:	2300      	movs	r3, #0
 8003450:	e000      	b.n	8003454 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 8003452:	2302      	movs	r3, #2
  }
}
 8003454:	4618      	mov	r0, r3
 8003456:	3728      	adds	r7, #40	@ 0x28
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	00010004 	.word	0x00010004
 8003460:	20000000 	.word	0x20000000
 8003464:	14f8b589 	.word	0x14f8b589

08003468 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b088      	sub	sp, #32
 800346c:	af02      	add	r7, sp, #8
 800346e:	60f8      	str	r0, [r7, #12]
 8003470:	607a      	str	r2, [r7, #4]
 8003472:	603b      	str	r3, [r7, #0]
 8003474:	460b      	mov	r3, r1
 8003476:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800347c:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800347e:	697b      	ldr	r3, [r7, #20]
 8003480:	2b08      	cmp	r3, #8
 8003482:	d006      	beq.n	8003492 <I2C_MasterRequestWrite+0x2a>
 8003484:	697b      	ldr	r3, [r7, #20]
 8003486:	2b01      	cmp	r3, #1
 8003488:	d003      	beq.n	8003492 <I2C_MasterRequestWrite+0x2a>
 800348a:	697b      	ldr	r3, [r7, #20]
 800348c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003490:	d108      	bne.n	80034a4 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034a0:	601a      	str	r2, [r3, #0]
 80034a2:	e00b      	b.n	80034bc <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034a8:	2b12      	cmp	r3, #18
 80034aa:	d107      	bne.n	80034bc <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	681a      	ldr	r2, [r3, #0]
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034ba:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034bc:	683b      	ldr	r3, [r7, #0]
 80034be:	9300      	str	r3, [sp, #0]
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2200      	movs	r2, #0
 80034c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034c8:	68f8      	ldr	r0, [r7, #12]
 80034ca:	f000 f91d 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80034ce:	4603      	mov	r3, r0
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d00d      	beq.n	80034f0 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034e2:	d103      	bne.n	80034ec <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e035      	b.n	800355c <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	691b      	ldr	r3, [r3, #16]
 80034f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80034f8:	d108      	bne.n	800350c <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034fa:	897b      	ldrh	r3, [r7, #10]
 80034fc:	b2db      	uxtb	r3, r3
 80034fe:	461a      	mov	r2, r3
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003508:	611a      	str	r2, [r3, #16]
 800350a:	e01b      	b.n	8003544 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800350c:	897b      	ldrh	r3, [r7, #10]
 800350e:	11db      	asrs	r3, r3, #7
 8003510:	b2db      	uxtb	r3, r3
 8003512:	f003 0306 	and.w	r3, r3, #6
 8003516:	b2db      	uxtb	r3, r3
 8003518:	f063 030f 	orn	r3, r3, #15
 800351c:	b2da      	uxtb	r2, r3
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	687a      	ldr	r2, [r7, #4]
 8003528:	490e      	ldr	r1, [pc, #56]	@ (8003564 <I2C_MasterRequestWrite+0xfc>)
 800352a:	68f8      	ldr	r0, [r7, #12]
 800352c:	f000 f966 	bl	80037fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003530:	4603      	mov	r3, r0
 8003532:	2b00      	cmp	r3, #0
 8003534:	d001      	beq.n	800353a <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e010      	b.n	800355c <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800353a:	897b      	ldrh	r3, [r7, #10]
 800353c:	b2da      	uxtb	r2, r3
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	687a      	ldr	r2, [r7, #4]
 8003548:	4907      	ldr	r1, [pc, #28]	@ (8003568 <I2C_MasterRequestWrite+0x100>)
 800354a:	68f8      	ldr	r0, [r7, #12]
 800354c:	f000 f956 	bl	80037fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003550:	4603      	mov	r3, r0
 8003552:	2b00      	cmp	r3, #0
 8003554:	d001      	beq.n	800355a <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003556:	2301      	movs	r3, #1
 8003558:	e000      	b.n	800355c <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800355a:	2300      	movs	r3, #0
}
 800355c:	4618      	mov	r0, r3
 800355e:	3718      	adds	r7, #24
 8003560:	46bd      	mov	sp, r7
 8003562:	bd80      	pop	{r7, pc}
 8003564:	00010008 	.word	0x00010008
 8003568:	00010002 	.word	0x00010002

0800356c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b088      	sub	sp, #32
 8003570:	af02      	add	r7, sp, #8
 8003572:	60f8      	str	r0, [r7, #12]
 8003574:	607a      	str	r2, [r7, #4]
 8003576:	603b      	str	r3, [r7, #0]
 8003578:	460b      	mov	r3, r1
 800357a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003580:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681a      	ldr	r2, [r3, #0]
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8003590:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	2b08      	cmp	r3, #8
 8003596:	d006      	beq.n	80035a6 <I2C_MasterRequestRead+0x3a>
 8003598:	697b      	ldr	r3, [r7, #20]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d003      	beq.n	80035a6 <I2C_MasterRequestRead+0x3a>
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80035a4:	d108      	bne.n	80035b8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035b4:	601a      	str	r2, [r3, #0]
 80035b6:	e00b      	b.n	80035d0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035bc:	2b11      	cmp	r3, #17
 80035be:	d107      	bne.n	80035d0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	681a      	ldr	r2, [r3, #0]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	9300      	str	r3, [sp, #0]
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	2200      	movs	r2, #0
 80035d8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035dc:	68f8      	ldr	r0, [r7, #12]
 80035de:	f000 f893 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80035e2:	4603      	mov	r3, r0
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d00d      	beq.n	8003604 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035f6:	d103      	bne.n	8003600 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035fe:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e079      	b.n	80036f8 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800360c:	d108      	bne.n	8003620 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800360e:	897b      	ldrh	r3, [r7, #10]
 8003610:	b2db      	uxtb	r3, r3
 8003612:	f043 0301 	orr.w	r3, r3, #1
 8003616:	b2da      	uxtb	r2, r3
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	611a      	str	r2, [r3, #16]
 800361e:	e05f      	b.n	80036e0 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003620:	897b      	ldrh	r3, [r7, #10]
 8003622:	11db      	asrs	r3, r3, #7
 8003624:	b2db      	uxtb	r3, r3
 8003626:	f003 0306 	and.w	r3, r3, #6
 800362a:	b2db      	uxtb	r3, r3
 800362c:	f063 030f 	orn	r3, r3, #15
 8003630:	b2da      	uxtb	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	687a      	ldr	r2, [r7, #4]
 800363c:	4930      	ldr	r1, [pc, #192]	@ (8003700 <I2C_MasterRequestRead+0x194>)
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 f8dc 	bl	80037fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003644:	4603      	mov	r3, r0
 8003646:	2b00      	cmp	r3, #0
 8003648:	d001      	beq.n	800364e <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e054      	b.n	80036f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800364e:	897b      	ldrh	r3, [r7, #10]
 8003650:	b2da      	uxtb	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	687a      	ldr	r2, [r7, #4]
 800365c:	4929      	ldr	r1, [pc, #164]	@ (8003704 <I2C_MasterRequestRead+0x198>)
 800365e:	68f8      	ldr	r0, [r7, #12]
 8003660:	f000 f8cc 	bl	80037fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003664:	4603      	mov	r3, r0
 8003666:	2b00      	cmp	r3, #0
 8003668:	d001      	beq.n	800366e <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e044      	b.n	80036f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800366e:	2300      	movs	r3, #0
 8003670:	613b      	str	r3, [r7, #16]
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	695b      	ldr	r3, [r3, #20]
 8003678:	613b      	str	r3, [r7, #16]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	699b      	ldr	r3, [r3, #24]
 8003680:	613b      	str	r3, [r7, #16]
 8003682:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003692:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	9300      	str	r3, [sp, #0]
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	2200      	movs	r2, #0
 800369c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f831 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d00d      	beq.n	80036c8 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036ba:	d103      	bne.n	80036c4 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036c2:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80036c4:	2303      	movs	r3, #3
 80036c6:	e017      	b.n	80036f8 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80036c8:	897b      	ldrh	r3, [r7, #10]
 80036ca:	11db      	asrs	r3, r3, #7
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	f003 0306 	and.w	r3, r3, #6
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	f063 030e 	orn	r3, r3, #14
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	4907      	ldr	r1, [pc, #28]	@ (8003704 <I2C_MasterRequestRead+0x198>)
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f888 	bl	80037fc <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e000      	b.n	80036f8 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	3718      	adds	r7, #24
 80036fc:	46bd      	mov	sp, r7
 80036fe:	bd80      	pop	{r7, pc}
 8003700:	00010008 	.word	0x00010008
 8003704:	00010002 	.word	0x00010002

08003708 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	603b      	str	r3, [r7, #0]
 8003714:	4613      	mov	r3, r2
 8003716:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003718:	e048      	b.n	80037ac <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003720:	d044      	beq.n	80037ac <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003722:	f7fe fe4f 	bl	80023c4 <HAL_GetTick>
 8003726:	4602      	mov	r2, r0
 8003728:	69bb      	ldr	r3, [r7, #24]
 800372a:	1ad3      	subs	r3, r2, r3
 800372c:	683a      	ldr	r2, [r7, #0]
 800372e:	429a      	cmp	r2, r3
 8003730:	d302      	bcc.n	8003738 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d139      	bne.n	80037ac <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	0c1b      	lsrs	r3, r3, #16
 800373c:	b2db      	uxtb	r3, r3
 800373e:	2b01      	cmp	r3, #1
 8003740:	d10d      	bne.n	800375e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	695b      	ldr	r3, [r3, #20]
 8003748:	43da      	mvns	r2, r3
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4013      	ands	r3, r2
 800374e:	b29b      	uxth	r3, r3
 8003750:	2b00      	cmp	r3, #0
 8003752:	bf0c      	ite	eq
 8003754:	2301      	moveq	r3, #1
 8003756:	2300      	movne	r3, #0
 8003758:	b2db      	uxtb	r3, r3
 800375a:	461a      	mov	r2, r3
 800375c:	e00c      	b.n	8003778 <I2C_WaitOnFlagUntilTimeout+0x70>
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	699b      	ldr	r3, [r3, #24]
 8003764:	43da      	mvns	r2, r3
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	4013      	ands	r3, r2
 800376a:	b29b      	uxth	r3, r3
 800376c:	2b00      	cmp	r3, #0
 800376e:	bf0c      	ite	eq
 8003770:	2301      	moveq	r3, #1
 8003772:	2300      	movne	r3, #0
 8003774:	b2db      	uxtb	r3, r3
 8003776:	461a      	mov	r2, r3
 8003778:	79fb      	ldrb	r3, [r7, #7]
 800377a:	429a      	cmp	r2, r3
 800377c:	d116      	bne.n	80037ac <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2220      	movs	r2, #32
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003798:	f043 0220 	orr.w	r2, r3, #32
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e023      	b.n	80037f4 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80037ac:	68bb      	ldr	r3, [r7, #8]
 80037ae:	0c1b      	lsrs	r3, r3, #16
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	2b01      	cmp	r3, #1
 80037b4:	d10d      	bne.n	80037d2 <I2C_WaitOnFlagUntilTimeout+0xca>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	695b      	ldr	r3, [r3, #20]
 80037bc:	43da      	mvns	r2, r3
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	4013      	ands	r3, r2
 80037c2:	b29b      	uxth	r3, r3
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	bf0c      	ite	eq
 80037c8:	2301      	moveq	r3, #1
 80037ca:	2300      	movne	r3, #0
 80037cc:	b2db      	uxtb	r3, r3
 80037ce:	461a      	mov	r2, r3
 80037d0:	e00c      	b.n	80037ec <I2C_WaitOnFlagUntilTimeout+0xe4>
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	699b      	ldr	r3, [r3, #24]
 80037d8:	43da      	mvns	r2, r3
 80037da:	68bb      	ldr	r3, [r7, #8]
 80037dc:	4013      	ands	r3, r2
 80037de:	b29b      	uxth	r3, r3
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	bf0c      	ite	eq
 80037e4:	2301      	moveq	r3, #1
 80037e6:	2300      	movne	r3, #0
 80037e8:	b2db      	uxtb	r3, r3
 80037ea:	461a      	mov	r2, r3
 80037ec:	79fb      	ldrb	r3, [r7, #7]
 80037ee:	429a      	cmp	r2, r3
 80037f0:	d093      	beq.n	800371a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037f2:	2300      	movs	r3, #0
}
 80037f4:	4618      	mov	r0, r3
 80037f6:	3710      	adds	r7, #16
 80037f8:	46bd      	mov	sp, r7
 80037fa:	bd80      	pop	{r7, pc}

080037fc <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b084      	sub	sp, #16
 8003800:	af00      	add	r7, sp, #0
 8003802:	60f8      	str	r0, [r7, #12]
 8003804:	60b9      	str	r1, [r7, #8]
 8003806:	607a      	str	r2, [r7, #4]
 8003808:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800380a:	e071      	b.n	80038f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	695b      	ldr	r3, [r3, #20]
 8003812:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003816:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800381a:	d123      	bne.n	8003864 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800382a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003834:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	2200      	movs	r2, #0
 800383a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	2220      	movs	r2, #32
 8003840:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2200      	movs	r2, #0
 8003848:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003850:	f043 0204 	orr.w	r2, r3, #4
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	2200      	movs	r2, #0
 800385c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003860:	2301      	movs	r3, #1
 8003862:	e067      	b.n	8003934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800386a:	d041      	beq.n	80038f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386c:	f7fe fdaa 	bl	80023c4 <HAL_GetTick>
 8003870:	4602      	mov	r2, r0
 8003872:	683b      	ldr	r3, [r7, #0]
 8003874:	1ad3      	subs	r3, r2, r3
 8003876:	687a      	ldr	r2, [r7, #4]
 8003878:	429a      	cmp	r2, r3
 800387a:	d302      	bcc.n	8003882 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d136      	bne.n	80038f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	0c1b      	lsrs	r3, r3, #16
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b01      	cmp	r3, #1
 800388a:	d10c      	bne.n	80038a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	695b      	ldr	r3, [r3, #20]
 8003892:	43da      	mvns	r2, r3
 8003894:	68bb      	ldr	r3, [r7, #8]
 8003896:	4013      	ands	r3, r2
 8003898:	b29b      	uxth	r3, r3
 800389a:	2b00      	cmp	r3, #0
 800389c:	bf14      	ite	ne
 800389e:	2301      	movne	r3, #1
 80038a0:	2300      	moveq	r3, #0
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	e00b      	b.n	80038be <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	699b      	ldr	r3, [r3, #24]
 80038ac:	43da      	mvns	r2, r3
 80038ae:	68bb      	ldr	r3, [r7, #8]
 80038b0:	4013      	ands	r3, r2
 80038b2:	b29b      	uxth	r3, r3
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	bf14      	ite	ne
 80038b8:	2301      	movne	r3, #1
 80038ba:	2300      	moveq	r3, #0
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d016      	beq.n	80038f0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038c2:	68fb      	ldr	r3, [r7, #12]
 80038c4:	2200      	movs	r2, #0
 80038c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2220      	movs	r2, #32
 80038cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038dc:	f043 0220 	orr.w	r2, r3, #32
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	2200      	movs	r2, #0
 80038e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	e021      	b.n	8003934 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80038f0:	68bb      	ldr	r3, [r7, #8]
 80038f2:	0c1b      	lsrs	r3, r3, #16
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b01      	cmp	r3, #1
 80038f8:	d10c      	bne.n	8003914 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	695b      	ldr	r3, [r3, #20]
 8003900:	43da      	mvns	r2, r3
 8003902:	68bb      	ldr	r3, [r7, #8]
 8003904:	4013      	ands	r3, r2
 8003906:	b29b      	uxth	r3, r3
 8003908:	2b00      	cmp	r3, #0
 800390a:	bf14      	ite	ne
 800390c:	2301      	movne	r3, #1
 800390e:	2300      	moveq	r3, #0
 8003910:	b2db      	uxtb	r3, r3
 8003912:	e00b      	b.n	800392c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	699b      	ldr	r3, [r3, #24]
 800391a:	43da      	mvns	r2, r3
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	4013      	ands	r3, r2
 8003920:	b29b      	uxth	r3, r3
 8003922:	2b00      	cmp	r3, #0
 8003924:	bf14      	ite	ne
 8003926:	2301      	movne	r3, #1
 8003928:	2300      	moveq	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	2b00      	cmp	r3, #0
 800392e:	f47f af6d 	bne.w	800380c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	3710      	adds	r7, #16
 8003938:	46bd      	mov	sp, r7
 800393a:	bd80      	pop	{r7, pc}

0800393c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b084      	sub	sp, #16
 8003940:	af00      	add	r7, sp, #0
 8003942:	60f8      	str	r0, [r7, #12]
 8003944:	60b9      	str	r1, [r7, #8]
 8003946:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003948:	e034      	b.n	80039b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800394a:	68f8      	ldr	r0, [r7, #12]
 800394c:	f000 f8e3 	bl	8003b16 <I2C_IsAcknowledgeFailed>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d001      	beq.n	800395a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003956:	2301      	movs	r3, #1
 8003958:	e034      	b.n	80039c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800395a:	68bb      	ldr	r3, [r7, #8]
 800395c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003960:	d028      	beq.n	80039b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003962:	f7fe fd2f 	bl	80023c4 <HAL_GetTick>
 8003966:	4602      	mov	r2, r0
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	1ad3      	subs	r3, r2, r3
 800396c:	68ba      	ldr	r2, [r7, #8]
 800396e:	429a      	cmp	r2, r3
 8003970:	d302      	bcc.n	8003978 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003972:	68bb      	ldr	r3, [r7, #8]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d11d      	bne.n	80039b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	695b      	ldr	r3, [r3, #20]
 800397e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003982:	2b80      	cmp	r3, #128	@ 0x80
 8003984:	d016      	beq.n	80039b4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	2200      	movs	r2, #0
 800398a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	2220      	movs	r2, #32
 8003990:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a0:	f043 0220 	orr.w	r2, r3, #32
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e007      	b.n	80039c4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039be:	2b80      	cmp	r3, #128	@ 0x80
 80039c0:	d1c3      	bne.n	800394a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80039c2:	2300      	movs	r3, #0
}
 80039c4:	4618      	mov	r0, r3
 80039c6:	3710      	adds	r7, #16
 80039c8:	46bd      	mov	sp, r7
 80039ca:	bd80      	pop	{r7, pc}

080039cc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80039cc:	b580      	push	{r7, lr}
 80039ce:	b084      	sub	sp, #16
 80039d0:	af00      	add	r7, sp, #0
 80039d2:	60f8      	str	r0, [r7, #12]
 80039d4:	60b9      	str	r1, [r7, #8]
 80039d6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80039d8:	e034      	b.n	8003a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80039da:	68f8      	ldr	r0, [r7, #12]
 80039dc:	f000 f89b 	bl	8003b16 <I2C_IsAcknowledgeFailed>
 80039e0:	4603      	mov	r3, r0
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d001      	beq.n	80039ea <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e034      	b.n	8003a54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039f0:	d028      	beq.n	8003a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039f2:	f7fe fce7 	bl	80023c4 <HAL_GetTick>
 80039f6:	4602      	mov	r2, r0
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	1ad3      	subs	r3, r2, r3
 80039fc:	68ba      	ldr	r2, [r7, #8]
 80039fe:	429a      	cmp	r2, r3
 8003a00:	d302      	bcc.n	8003a08 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d11d      	bne.n	8003a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	f003 0304 	and.w	r3, r3, #4
 8003a12:	2b04      	cmp	r3, #4
 8003a14:	d016      	beq.n	8003a44 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2220      	movs	r2, #32
 8003a20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a30:	f043 0220 	orr.w	r2, r3, #32
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2200      	movs	r2, #0
 8003a3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a40:	2301      	movs	r3, #1
 8003a42:	e007      	b.n	8003a54 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	695b      	ldr	r3, [r3, #20]
 8003a4a:	f003 0304 	and.w	r3, r3, #4
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	d1c3      	bne.n	80039da <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3710      	adds	r7, #16
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}

08003a5c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a5c:	b580      	push	{r7, lr}
 8003a5e:	b084      	sub	sp, #16
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	60f8      	str	r0, [r7, #12]
 8003a64:	60b9      	str	r1, [r7, #8]
 8003a66:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a68:	e049      	b.n	8003afe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	695b      	ldr	r3, [r3, #20]
 8003a70:	f003 0310 	and.w	r3, r3, #16
 8003a74:	2b10      	cmp	r3, #16
 8003a76:	d119      	bne.n	8003aac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f06f 0210 	mvn.w	r2, #16
 8003a80:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	2200      	movs	r2, #0
 8003a86:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2220      	movs	r2, #32
 8003a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2200      	movs	r2, #0
 8003aa4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003aa8:	2301      	movs	r3, #1
 8003aaa:	e030      	b.n	8003b0e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aac:	f7fe fc8a 	bl	80023c4 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	68ba      	ldr	r2, [r7, #8]
 8003ab8:	429a      	cmp	r2, r3
 8003aba:	d302      	bcc.n	8003ac2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003abc:	68bb      	ldr	r3, [r7, #8]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d11d      	bne.n	8003afe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	695b      	ldr	r3, [r3, #20]
 8003ac8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003acc:	2b40      	cmp	r3, #64	@ 0x40
 8003ace:	d016      	beq.n	8003afe <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2220      	movs	r2, #32
 8003ada:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aea:	f043 0220 	orr.w	r2, r3, #32
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	2200      	movs	r2, #0
 8003af6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003afa:	2301      	movs	r3, #1
 8003afc:	e007      	b.n	8003b0e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	695b      	ldr	r3, [r3, #20]
 8003b04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b08:	2b40      	cmp	r3, #64	@ 0x40
 8003b0a:	d1ae      	bne.n	8003a6a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003b0c:	2300      	movs	r3, #0
}
 8003b0e:	4618      	mov	r0, r3
 8003b10:	3710      	adds	r7, #16
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}

08003b16 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003b16:	b480      	push	{r7}
 8003b18:	b083      	sub	sp, #12
 8003b1a:	af00      	add	r7, sp, #0
 8003b1c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	695b      	ldr	r3, [r3, #20]
 8003b24:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b2c:	d11b      	bne.n	8003b66 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003b36:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2220      	movs	r2, #32
 8003b42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b52:	f043 0204 	orr.w	r2, r3, #4
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e000      	b.n	8003b68 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003b66:	2300      	movs	r3, #0
}
 8003b68:	4618      	mov	r0, r3
 8003b6a:	370c      	adds	r7, #12
 8003b6c:	46bd      	mov	sp, r7
 8003b6e:	bc80      	pop	{r7}
 8003b70:	4770      	bx	lr
	...

08003b74 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b086      	sub	sp, #24
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d101      	bne.n	8003b86 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e272      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	f000 8087 	beq.w	8003ca2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003b94:	4b92      	ldr	r3, [pc, #584]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003b96:	685b      	ldr	r3, [r3, #4]
 8003b98:	f003 030c 	and.w	r3, r3, #12
 8003b9c:	2b04      	cmp	r3, #4
 8003b9e:	d00c      	beq.n	8003bba <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003ba0:	4b8f      	ldr	r3, [pc, #572]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003ba2:	685b      	ldr	r3, [r3, #4]
 8003ba4:	f003 030c 	and.w	r3, r3, #12
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d112      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x5e>
 8003bac:	4b8c      	ldr	r3, [pc, #560]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003bae:	685b      	ldr	r3, [r3, #4]
 8003bb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bb8:	d10b      	bne.n	8003bd2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bba:	4b89      	ldr	r3, [pc, #548]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d06c      	beq.n	8003ca0 <HAL_RCC_OscConfig+0x12c>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	685b      	ldr	r3, [r3, #4]
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d168      	bne.n	8003ca0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e24c      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bda:	d106      	bne.n	8003bea <HAL_RCC_OscConfig+0x76>
 8003bdc:	4b80      	ldr	r3, [pc, #512]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a7f      	ldr	r2, [pc, #508]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	e02e      	b.n	8003c48 <HAL_RCC_OscConfig+0xd4>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d10c      	bne.n	8003c0c <HAL_RCC_OscConfig+0x98>
 8003bf2:	4b7b      	ldr	r3, [pc, #492]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	4a7a      	ldr	r2, [pc, #488]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003bfc:	6013      	str	r3, [r2, #0]
 8003bfe:	4b78      	ldr	r3, [pc, #480]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4a77      	ldr	r2, [pc, #476]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c04:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c08:	6013      	str	r3, [r2, #0]
 8003c0a:	e01d      	b.n	8003c48 <HAL_RCC_OscConfig+0xd4>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c14:	d10c      	bne.n	8003c30 <HAL_RCC_OscConfig+0xbc>
 8003c16:	4b72      	ldr	r3, [pc, #456]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	4a71      	ldr	r2, [pc, #452]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c1c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c20:	6013      	str	r3, [r2, #0]
 8003c22:	4b6f      	ldr	r3, [pc, #444]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	4a6e      	ldr	r2, [pc, #440]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c28:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c2c:	6013      	str	r3, [r2, #0]
 8003c2e:	e00b      	b.n	8003c48 <HAL_RCC_OscConfig+0xd4>
 8003c30:	4b6b      	ldr	r3, [pc, #428]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a6a      	ldr	r2, [pc, #424]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c36:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c3a:	6013      	str	r3, [r2, #0]
 8003c3c:	4b68      	ldr	r3, [pc, #416]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a67      	ldr	r2, [pc, #412]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c42:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c46:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	685b      	ldr	r3, [r3, #4]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d013      	beq.n	8003c78 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c50:	f7fe fbb8 	bl	80023c4 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c56:	e008      	b.n	8003c6a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c58:	f7fe fbb4 	bl	80023c4 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b64      	cmp	r3, #100	@ 0x64
 8003c64:	d901      	bls.n	8003c6a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e200      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c6a:	4b5d      	ldr	r3, [pc, #372]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d0f0      	beq.n	8003c58 <HAL_RCC_OscConfig+0xe4>
 8003c76:	e014      	b.n	8003ca2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c78:	f7fe fba4 	bl	80023c4 <HAL_GetTick>
 8003c7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c7e:	e008      	b.n	8003c92 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c80:	f7fe fba0 	bl	80023c4 <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	693b      	ldr	r3, [r7, #16]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	2b64      	cmp	r3, #100	@ 0x64
 8003c8c:	d901      	bls.n	8003c92 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003c8e:	2303      	movs	r3, #3
 8003c90:	e1ec      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c92:	4b53      	ldr	r3, [pc, #332]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d1f0      	bne.n	8003c80 <HAL_RCC_OscConfig+0x10c>
 8003c9e:	e000      	b.n	8003ca2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ca0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0302 	and.w	r3, r3, #2
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d063      	beq.n	8003d76 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003cae:	4b4c      	ldr	r3, [pc, #304]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003cb0:	685b      	ldr	r3, [r3, #4]
 8003cb2:	f003 030c 	and.w	r3, r3, #12
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d00b      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003cba:	4b49      	ldr	r3, [pc, #292]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	f003 030c 	and.w	r3, r3, #12
 8003cc2:	2b08      	cmp	r3, #8
 8003cc4:	d11c      	bne.n	8003d00 <HAL_RCC_OscConfig+0x18c>
 8003cc6:	4b46      	ldr	r3, [pc, #280]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d116      	bne.n	8003d00 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cd2:	4b43      	ldr	r3, [pc, #268]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f003 0302 	and.w	r3, r3, #2
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <HAL_RCC_OscConfig+0x176>
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	691b      	ldr	r3, [r3, #16]
 8003ce2:	2b01      	cmp	r3, #1
 8003ce4:	d001      	beq.n	8003cea <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	e1c0      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cea:	4b3d      	ldr	r3, [pc, #244]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	695b      	ldr	r3, [r3, #20]
 8003cf6:	00db      	lsls	r3, r3, #3
 8003cf8:	4939      	ldr	r1, [pc, #228]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cfe:	e03a      	b.n	8003d76 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	691b      	ldr	r3, [r3, #16]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d020      	beq.n	8003d4a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d08:	4b36      	ldr	r3, [pc, #216]	@ (8003de4 <HAL_RCC_OscConfig+0x270>)
 8003d0a:	2201      	movs	r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d0e:	f7fe fb59 	bl	80023c4 <HAL_GetTick>
 8003d12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d14:	e008      	b.n	8003d28 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d16:	f7fe fb55 	bl	80023c4 <HAL_GetTick>
 8003d1a:	4602      	mov	r2, r0
 8003d1c:	693b      	ldr	r3, [r7, #16]
 8003d1e:	1ad3      	subs	r3, r2, r3
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d901      	bls.n	8003d28 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003d24:	2303      	movs	r3, #3
 8003d26:	e1a1      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d28:	4b2d      	ldr	r3, [pc, #180]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f003 0302 	and.w	r3, r3, #2
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d0f0      	beq.n	8003d16 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d34:	4b2a      	ldr	r3, [pc, #168]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	695b      	ldr	r3, [r3, #20]
 8003d40:	00db      	lsls	r3, r3, #3
 8003d42:	4927      	ldr	r1, [pc, #156]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003d44:	4313      	orrs	r3, r2
 8003d46:	600b      	str	r3, [r1, #0]
 8003d48:	e015      	b.n	8003d76 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d4a:	4b26      	ldr	r3, [pc, #152]	@ (8003de4 <HAL_RCC_OscConfig+0x270>)
 8003d4c:	2200      	movs	r2, #0
 8003d4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d50:	f7fe fb38 	bl	80023c4 <HAL_GetTick>
 8003d54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d56:	e008      	b.n	8003d6a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d58:	f7fe fb34 	bl	80023c4 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	693b      	ldr	r3, [r7, #16]
 8003d60:	1ad3      	subs	r3, r2, r3
 8003d62:	2b02      	cmp	r3, #2
 8003d64:	d901      	bls.n	8003d6a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003d66:	2303      	movs	r3, #3
 8003d68:	e180      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0302 	and.w	r3, r3, #2
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d1f0      	bne.n	8003d58 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	f003 0308 	and.w	r3, r3, #8
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d03a      	beq.n	8003df8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	699b      	ldr	r3, [r3, #24]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d019      	beq.n	8003dbe <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d8a:	4b17      	ldr	r3, [pc, #92]	@ (8003de8 <HAL_RCC_OscConfig+0x274>)
 8003d8c:	2201      	movs	r2, #1
 8003d8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d90:	f7fe fb18 	bl	80023c4 <HAL_GetTick>
 8003d94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d96:	e008      	b.n	8003daa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003d98:	f7fe fb14 	bl	80023c4 <HAL_GetTick>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	693b      	ldr	r3, [r7, #16]
 8003da0:	1ad3      	subs	r3, r2, r3
 8003da2:	2b02      	cmp	r3, #2
 8003da4:	d901      	bls.n	8003daa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003da6:	2303      	movs	r3, #3
 8003da8:	e160      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003daa:	4b0d      	ldr	r3, [pc, #52]	@ (8003de0 <HAL_RCC_OscConfig+0x26c>)
 8003dac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dae:	f003 0302 	and.w	r3, r3, #2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d0f0      	beq.n	8003d98 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003db6:	2001      	movs	r0, #1
 8003db8:	f000 face 	bl	8004358 <RCC_Delay>
 8003dbc:	e01c      	b.n	8003df8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dbe:	4b0a      	ldr	r3, [pc, #40]	@ (8003de8 <HAL_RCC_OscConfig+0x274>)
 8003dc0:	2200      	movs	r2, #0
 8003dc2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003dc4:	f7fe fafe 	bl	80023c4 <HAL_GetTick>
 8003dc8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dca:	e00f      	b.n	8003dec <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003dcc:	f7fe fafa 	bl	80023c4 <HAL_GetTick>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	693b      	ldr	r3, [r7, #16]
 8003dd4:	1ad3      	subs	r3, r2, r3
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d908      	bls.n	8003dec <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003dda:	2303      	movs	r3, #3
 8003ddc:	e146      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
 8003dde:	bf00      	nop
 8003de0:	40021000 	.word	0x40021000
 8003de4:	42420000 	.word	0x42420000
 8003de8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003dec:	4b92      	ldr	r3, [pc, #584]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003df0:	f003 0302 	and.w	r3, r3, #2
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d1e9      	bne.n	8003dcc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	f003 0304 	and.w	r3, r3, #4
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	f000 80a6 	beq.w	8003f52 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e06:	2300      	movs	r3, #0
 8003e08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e0a:	4b8b      	ldr	r3, [pc, #556]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d10d      	bne.n	8003e32 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e16:	4b88      	ldr	r3, [pc, #544]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e18:	69db      	ldr	r3, [r3, #28]
 8003e1a:	4a87      	ldr	r2, [pc, #540]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e20:	61d3      	str	r3, [r2, #28]
 8003e22:	4b85      	ldr	r3, [pc, #532]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e2a:	60bb      	str	r3, [r7, #8]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e2e:	2301      	movs	r3, #1
 8003e30:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e32:	4b82      	ldr	r3, [pc, #520]	@ (800403c <HAL_RCC_OscConfig+0x4c8>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d118      	bne.n	8003e70 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e3e:	4b7f      	ldr	r3, [pc, #508]	@ (800403c <HAL_RCC_OscConfig+0x4c8>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	4a7e      	ldr	r2, [pc, #504]	@ (800403c <HAL_RCC_OscConfig+0x4c8>)
 8003e44:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e48:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e4a:	f7fe fabb 	bl	80023c4 <HAL_GetTick>
 8003e4e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e50:	e008      	b.n	8003e64 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e52:	f7fe fab7 	bl	80023c4 <HAL_GetTick>
 8003e56:	4602      	mov	r2, r0
 8003e58:	693b      	ldr	r3, [r7, #16]
 8003e5a:	1ad3      	subs	r3, r2, r3
 8003e5c:	2b64      	cmp	r3, #100	@ 0x64
 8003e5e:	d901      	bls.n	8003e64 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003e60:	2303      	movs	r3, #3
 8003e62:	e103      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e64:	4b75      	ldr	r3, [pc, #468]	@ (800403c <HAL_RCC_OscConfig+0x4c8>)
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d0f0      	beq.n	8003e52 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	68db      	ldr	r3, [r3, #12]
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d106      	bne.n	8003e86 <HAL_RCC_OscConfig+0x312>
 8003e78:	4b6f      	ldr	r3, [pc, #444]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e7a:	6a1b      	ldr	r3, [r3, #32]
 8003e7c:	4a6e      	ldr	r2, [pc, #440]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e7e:	f043 0301 	orr.w	r3, r3, #1
 8003e82:	6213      	str	r3, [r2, #32]
 8003e84:	e02d      	b.n	8003ee2 <HAL_RCC_OscConfig+0x36e>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	68db      	ldr	r3, [r3, #12]
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10c      	bne.n	8003ea8 <HAL_RCC_OscConfig+0x334>
 8003e8e:	4b6a      	ldr	r3, [pc, #424]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e90:	6a1b      	ldr	r3, [r3, #32]
 8003e92:	4a69      	ldr	r2, [pc, #420]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e94:	f023 0301 	bic.w	r3, r3, #1
 8003e98:	6213      	str	r3, [r2, #32]
 8003e9a:	4b67      	ldr	r3, [pc, #412]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003e9c:	6a1b      	ldr	r3, [r3, #32]
 8003e9e:	4a66      	ldr	r2, [pc, #408]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003ea0:	f023 0304 	bic.w	r3, r3, #4
 8003ea4:	6213      	str	r3, [r2, #32]
 8003ea6:	e01c      	b.n	8003ee2 <HAL_RCC_OscConfig+0x36e>
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	68db      	ldr	r3, [r3, #12]
 8003eac:	2b05      	cmp	r3, #5
 8003eae:	d10c      	bne.n	8003eca <HAL_RCC_OscConfig+0x356>
 8003eb0:	4b61      	ldr	r3, [pc, #388]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003eb2:	6a1b      	ldr	r3, [r3, #32]
 8003eb4:	4a60      	ldr	r2, [pc, #384]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003eb6:	f043 0304 	orr.w	r3, r3, #4
 8003eba:	6213      	str	r3, [r2, #32]
 8003ebc:	4b5e      	ldr	r3, [pc, #376]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003ebe:	6a1b      	ldr	r3, [r3, #32]
 8003ec0:	4a5d      	ldr	r2, [pc, #372]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003ec2:	f043 0301 	orr.w	r3, r3, #1
 8003ec6:	6213      	str	r3, [r2, #32]
 8003ec8:	e00b      	b.n	8003ee2 <HAL_RCC_OscConfig+0x36e>
 8003eca:	4b5b      	ldr	r3, [pc, #364]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003ecc:	6a1b      	ldr	r3, [r3, #32]
 8003ece:	4a5a      	ldr	r2, [pc, #360]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003ed0:	f023 0301 	bic.w	r3, r3, #1
 8003ed4:	6213      	str	r3, [r2, #32]
 8003ed6:	4b58      	ldr	r3, [pc, #352]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003ed8:	6a1b      	ldr	r3, [r3, #32]
 8003eda:	4a57      	ldr	r2, [pc, #348]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003edc:	f023 0304 	bic.w	r3, r3, #4
 8003ee0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d015      	beq.n	8003f16 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eea:	f7fe fa6b 	bl	80023c4 <HAL_GetTick>
 8003eee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ef0:	e00a      	b.n	8003f08 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003ef2:	f7fe fa67 	bl	80023c4 <HAL_GetTick>
 8003ef6:	4602      	mov	r2, r0
 8003ef8:	693b      	ldr	r3, [r7, #16]
 8003efa:	1ad3      	subs	r3, r2, r3
 8003efc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f00:	4293      	cmp	r3, r2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e0b1      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f08:	4b4b      	ldr	r3, [pc, #300]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003f0a:	6a1b      	ldr	r3, [r3, #32]
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d0ee      	beq.n	8003ef2 <HAL_RCC_OscConfig+0x37e>
 8003f14:	e014      	b.n	8003f40 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003f16:	f7fe fa55 	bl	80023c4 <HAL_GetTick>
 8003f1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f1c:	e00a      	b.n	8003f34 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f1e:	f7fe fa51 	bl	80023c4 <HAL_GetTick>
 8003f22:	4602      	mov	r2, r0
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	1ad3      	subs	r3, r2, r3
 8003f28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d901      	bls.n	8003f34 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003f30:	2303      	movs	r3, #3
 8003f32:	e09b      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f34:	4b40      	ldr	r3, [pc, #256]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003f36:	6a1b      	ldr	r3, [r3, #32]
 8003f38:	f003 0302 	and.w	r3, r3, #2
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d1ee      	bne.n	8003f1e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003f40:	7dfb      	ldrb	r3, [r7, #23]
 8003f42:	2b01      	cmp	r3, #1
 8003f44:	d105      	bne.n	8003f52 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f46:	4b3c      	ldr	r3, [pc, #240]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003f48:	69db      	ldr	r3, [r3, #28]
 8003f4a:	4a3b      	ldr	r2, [pc, #236]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003f4c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f50:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 8087 	beq.w	800406a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003f5c:	4b36      	ldr	r3, [pc, #216]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f003 030c 	and.w	r3, r3, #12
 8003f64:	2b08      	cmp	r3, #8
 8003f66:	d061      	beq.n	800402c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	69db      	ldr	r3, [r3, #28]
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d146      	bne.n	8003ffe <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f70:	4b33      	ldr	r3, [pc, #204]	@ (8004040 <HAL_RCC_OscConfig+0x4cc>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f76:	f7fe fa25 	bl	80023c4 <HAL_GetTick>
 8003f7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f7c:	e008      	b.n	8003f90 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f7e:	f7fe fa21 	bl	80023c4 <HAL_GetTick>
 8003f82:	4602      	mov	r2, r0
 8003f84:	693b      	ldr	r3, [r7, #16]
 8003f86:	1ad3      	subs	r3, r2, r3
 8003f88:	2b02      	cmp	r3, #2
 8003f8a:	d901      	bls.n	8003f90 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003f8c:	2303      	movs	r3, #3
 8003f8e:	e06d      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f90:	4b29      	ldr	r3, [pc, #164]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1f0      	bne.n	8003f7e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	6a1b      	ldr	r3, [r3, #32]
 8003fa0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fa4:	d108      	bne.n	8003fb8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003fa6:	4b24      	ldr	r3, [pc, #144]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003fa8:	685b      	ldr	r3, [r3, #4]
 8003faa:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	689b      	ldr	r3, [r3, #8]
 8003fb2:	4921      	ldr	r1, [pc, #132]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003fb8:	4b1f      	ldr	r3, [pc, #124]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003fba:	685b      	ldr	r3, [r3, #4]
 8003fbc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6a19      	ldr	r1, [r3, #32]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc8:	430b      	orrs	r3, r1
 8003fca:	491b      	ldr	r1, [pc, #108]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fd0:	4b1b      	ldr	r3, [pc, #108]	@ (8004040 <HAL_RCC_OscConfig+0x4cc>)
 8003fd2:	2201      	movs	r2, #1
 8003fd4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fd6:	f7fe f9f5 	bl	80023c4 <HAL_GetTick>
 8003fda:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003fdc:	e008      	b.n	8003ff0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003fde:	f7fe f9f1 	bl	80023c4 <HAL_GetTick>
 8003fe2:	4602      	mov	r2, r0
 8003fe4:	693b      	ldr	r3, [r7, #16]
 8003fe6:	1ad3      	subs	r3, r2, r3
 8003fe8:	2b02      	cmp	r3, #2
 8003fea:	d901      	bls.n	8003ff0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003fec:	2303      	movs	r3, #3
 8003fee:	e03d      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003ff0:	4b11      	ldr	r3, [pc, #68]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d0f0      	beq.n	8003fde <HAL_RCC_OscConfig+0x46a>
 8003ffc:	e035      	b.n	800406a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ffe:	4b10      	ldr	r3, [pc, #64]	@ (8004040 <HAL_RCC_OscConfig+0x4cc>)
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7fe f9de 	bl	80023c4 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800400c:	f7fe f9da 	bl	80023c4 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b02      	cmp	r3, #2
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e026      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800401e:	4b06      	ldr	r3, [pc, #24]	@ (8004038 <HAL_RCC_OscConfig+0x4c4>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f0      	bne.n	800400c <HAL_RCC_OscConfig+0x498>
 800402a:	e01e      	b.n	800406a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	69db      	ldr	r3, [r3, #28]
 8004030:	2b01      	cmp	r3, #1
 8004032:	d107      	bne.n	8004044 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004034:	2301      	movs	r3, #1
 8004036:	e019      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
 8004038:	40021000 	.word	0x40021000
 800403c:	40007000 	.word	0x40007000
 8004040:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004044:	4b0b      	ldr	r3, [pc, #44]	@ (8004074 <HAL_RCC_OscConfig+0x500>)
 8004046:	685b      	ldr	r3, [r3, #4]
 8004048:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	429a      	cmp	r2, r3
 8004056:	d106      	bne.n	8004066 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004062:	429a      	cmp	r2, r3
 8004064:	d001      	beq.n	800406a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e000      	b.n	800406c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800406a:	2300      	movs	r3, #0
}
 800406c:	4618      	mov	r0, r3
 800406e:	3718      	adds	r7, #24
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	40021000 	.word	0x40021000

08004078 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b084      	sub	sp, #16
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
 8004080:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2b00      	cmp	r3, #0
 8004086:	d101      	bne.n	800408c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004088:	2301      	movs	r3, #1
 800408a:	e0d0      	b.n	800422e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800408c:	4b6a      	ldr	r3, [pc, #424]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f003 0307 	and.w	r3, r3, #7
 8004094:	683a      	ldr	r2, [r7, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d910      	bls.n	80040bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800409a:	4b67      	ldr	r3, [pc, #412]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f023 0207 	bic.w	r2, r3, #7
 80040a2:	4965      	ldr	r1, [pc, #404]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	4313      	orrs	r3, r2
 80040a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80040aa:	4b63      	ldr	r3, [pc, #396]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	f003 0307 	and.w	r3, r3, #7
 80040b2:	683a      	ldr	r2, [r7, #0]
 80040b4:	429a      	cmp	r2, r3
 80040b6:	d001      	beq.n	80040bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80040b8:	2301      	movs	r3, #1
 80040ba:	e0b8      	b.n	800422e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f003 0302 	and.w	r3, r3, #2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d020      	beq.n	800410a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0304 	and.w	r3, r3, #4
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040d4:	4b59      	ldr	r3, [pc, #356]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	4a58      	ldr	r2, [pc, #352]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80040da:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d005      	beq.n	80040f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040ec:	4b53      	ldr	r3, [pc, #332]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	4a52      	ldr	r2, [pc, #328]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80040f2:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040f8:	4b50      	ldr	r3, [pc, #320]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	689b      	ldr	r3, [r3, #8]
 8004104:	494d      	ldr	r1, [pc, #308]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004106:	4313      	orrs	r3, r2
 8004108:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b00      	cmp	r3, #0
 8004114:	d040      	beq.n	8004198 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2b01      	cmp	r3, #1
 800411c:	d107      	bne.n	800412e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800411e:	4b47      	ldr	r3, [pc, #284]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d115      	bne.n	8004156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	e07f      	b.n	800422e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	685b      	ldr	r3, [r3, #4]
 8004132:	2b02      	cmp	r3, #2
 8004134:	d107      	bne.n	8004146 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004136:	4b41      	ldr	r3, [pc, #260]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800413e:	2b00      	cmp	r3, #0
 8004140:	d109      	bne.n	8004156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e073      	b.n	800422e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004146:	4b3d      	ldr	r3, [pc, #244]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0302 	and.w	r3, r3, #2
 800414e:	2b00      	cmp	r3, #0
 8004150:	d101      	bne.n	8004156 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e06b      	b.n	800422e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004156:	4b39      	ldr	r3, [pc, #228]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004158:	685b      	ldr	r3, [r3, #4]
 800415a:	f023 0203 	bic.w	r2, r3, #3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	4936      	ldr	r1, [pc, #216]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004164:	4313      	orrs	r3, r2
 8004166:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004168:	f7fe f92c 	bl	80023c4 <HAL_GetTick>
 800416c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800416e:	e00a      	b.n	8004186 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004170:	f7fe f928 	bl	80023c4 <HAL_GetTick>
 8004174:	4602      	mov	r2, r0
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	1ad3      	subs	r3, r2, r3
 800417a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800417e:	4293      	cmp	r3, r2
 8004180:	d901      	bls.n	8004186 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004182:	2303      	movs	r3, #3
 8004184:	e053      	b.n	800422e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004186:	4b2d      	ldr	r3, [pc, #180]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f003 020c 	and.w	r2, r3, #12
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	429a      	cmp	r2, r3
 8004196:	d1eb      	bne.n	8004170 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004198:	4b27      	ldr	r3, [pc, #156]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 0307 	and.w	r3, r3, #7
 80041a0:	683a      	ldr	r2, [r7, #0]
 80041a2:	429a      	cmp	r2, r3
 80041a4:	d210      	bcs.n	80041c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a6:	4b24      	ldr	r3, [pc, #144]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f023 0207 	bic.w	r2, r3, #7
 80041ae:	4922      	ldr	r1, [pc, #136]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	4313      	orrs	r3, r2
 80041b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041b6:	4b20      	ldr	r3, [pc, #128]	@ (8004238 <HAL_RCC_ClockConfig+0x1c0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f003 0307 	and.w	r3, r3, #7
 80041be:	683a      	ldr	r2, [r7, #0]
 80041c0:	429a      	cmp	r2, r3
 80041c2:	d001      	beq.n	80041c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e032      	b.n	800422e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0304 	and.w	r3, r3, #4
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d008      	beq.n	80041e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041d4:	4b19      	ldr	r3, [pc, #100]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	68db      	ldr	r3, [r3, #12]
 80041e0:	4916      	ldr	r1, [pc, #88]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	681b      	ldr	r3, [r3, #0]
 80041ea:	f003 0308 	and.w	r3, r3, #8
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d009      	beq.n	8004206 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80041f2:	4b12      	ldr	r3, [pc, #72]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	490e      	ldr	r1, [pc, #56]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 8004202:	4313      	orrs	r3, r2
 8004204:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004206:	f000 f821 	bl	800424c <HAL_RCC_GetSysClockFreq>
 800420a:	4602      	mov	r2, r0
 800420c:	4b0b      	ldr	r3, [pc, #44]	@ (800423c <HAL_RCC_ClockConfig+0x1c4>)
 800420e:	685b      	ldr	r3, [r3, #4]
 8004210:	091b      	lsrs	r3, r3, #4
 8004212:	f003 030f 	and.w	r3, r3, #15
 8004216:	490a      	ldr	r1, [pc, #40]	@ (8004240 <HAL_RCC_ClockConfig+0x1c8>)
 8004218:	5ccb      	ldrb	r3, [r1, r3]
 800421a:	fa22 f303 	lsr.w	r3, r2, r3
 800421e:	4a09      	ldr	r2, [pc, #36]	@ (8004244 <HAL_RCC_ClockConfig+0x1cc>)
 8004220:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004222:	4b09      	ldr	r3, [pc, #36]	@ (8004248 <HAL_RCC_ClockConfig+0x1d0>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4618      	mov	r0, r3
 8004228:	f7fe f88a 	bl	8002340 <HAL_InitTick>

  return HAL_OK;
 800422c:	2300      	movs	r3, #0
}
 800422e:	4618      	mov	r0, r3
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}
 8004236:	bf00      	nop
 8004238:	40022000 	.word	0x40022000
 800423c:	40021000 	.word	0x40021000
 8004240:	0800a728 	.word	0x0800a728
 8004244:	20000000 	.word	0x20000000
 8004248:	20000004 	.word	0x20000004

0800424c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800424c:	b480      	push	{r7}
 800424e:	b087      	sub	sp, #28
 8004250:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004252:	2300      	movs	r3, #0
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	2300      	movs	r3, #0
 8004258:	60bb      	str	r3, [r7, #8]
 800425a:	2300      	movs	r3, #0
 800425c:	617b      	str	r3, [r7, #20]
 800425e:	2300      	movs	r3, #0
 8004260:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004262:	2300      	movs	r3, #0
 8004264:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004266:	4b1e      	ldr	r3, [pc, #120]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	f003 030c 	and.w	r3, r3, #12
 8004272:	2b04      	cmp	r3, #4
 8004274:	d002      	beq.n	800427c <HAL_RCC_GetSysClockFreq+0x30>
 8004276:	2b08      	cmp	r3, #8
 8004278:	d003      	beq.n	8004282 <HAL_RCC_GetSysClockFreq+0x36>
 800427a:	e027      	b.n	80042cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800427c:	4b19      	ldr	r3, [pc, #100]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800427e:	613b      	str	r3, [r7, #16]
      break;
 8004280:	e027      	b.n	80042d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	0c9b      	lsrs	r3, r3, #18
 8004286:	f003 030f 	and.w	r3, r3, #15
 800428a:	4a17      	ldr	r2, [pc, #92]	@ (80042e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800428c:	5cd3      	ldrb	r3, [r2, r3]
 800428e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004296:	2b00      	cmp	r3, #0
 8004298:	d010      	beq.n	80042bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800429a:	4b11      	ldr	r3, [pc, #68]	@ (80042e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800429c:	685b      	ldr	r3, [r3, #4]
 800429e:	0c5b      	lsrs	r3, r3, #17
 80042a0:	f003 0301 	and.w	r3, r3, #1
 80042a4:	4a11      	ldr	r2, [pc, #68]	@ (80042ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80042a6:	5cd3      	ldrb	r3, [r2, r3]
 80042a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	4a0d      	ldr	r2, [pc, #52]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80042ae:	fb03 f202 	mul.w	r2, r3, r2
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	e004      	b.n	80042c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	4a0c      	ldr	r2, [pc, #48]	@ (80042f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042c0:	fb02 f303 	mul.w	r3, r2, r3
 80042c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80042c6:	697b      	ldr	r3, [r7, #20]
 80042c8:	613b      	str	r3, [r7, #16]
      break;
 80042ca:	e002      	b.n	80042d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80042cc:	4b05      	ldr	r3, [pc, #20]	@ (80042e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80042ce:	613b      	str	r3, [r7, #16]
      break;
 80042d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80042d2:	693b      	ldr	r3, [r7, #16]
}
 80042d4:	4618      	mov	r0, r3
 80042d6:	371c      	adds	r7, #28
 80042d8:	46bd      	mov	sp, r7
 80042da:	bc80      	pop	{r7}
 80042dc:	4770      	bx	lr
 80042de:	bf00      	nop
 80042e0:	40021000 	.word	0x40021000
 80042e4:	007a1200 	.word	0x007a1200
 80042e8:	0800a740 	.word	0x0800a740
 80042ec:	0800a750 	.word	0x0800a750
 80042f0:	003d0900 	.word	0x003d0900

080042f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80042f4:	b480      	push	{r7}
 80042f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80042f8:	4b02      	ldr	r3, [pc, #8]	@ (8004304 <HAL_RCC_GetHCLKFreq+0x10>)
 80042fa:	681b      	ldr	r3, [r3, #0]
}
 80042fc:	4618      	mov	r0, r3
 80042fe:	46bd      	mov	sp, r7
 8004300:	bc80      	pop	{r7}
 8004302:	4770      	bx	lr
 8004304:	20000000 	.word	0x20000000

08004308 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004308:	b580      	push	{r7, lr}
 800430a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800430c:	f7ff fff2 	bl	80042f4 <HAL_RCC_GetHCLKFreq>
 8004310:	4602      	mov	r2, r0
 8004312:	4b05      	ldr	r3, [pc, #20]	@ (8004328 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	0a1b      	lsrs	r3, r3, #8
 8004318:	f003 0307 	and.w	r3, r3, #7
 800431c:	4903      	ldr	r1, [pc, #12]	@ (800432c <HAL_RCC_GetPCLK1Freq+0x24>)
 800431e:	5ccb      	ldrb	r3, [r1, r3]
 8004320:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004324:	4618      	mov	r0, r3
 8004326:	bd80      	pop	{r7, pc}
 8004328:	40021000 	.word	0x40021000
 800432c:	0800a738 	.word	0x0800a738

08004330 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004334:	f7ff ffde 	bl	80042f4 <HAL_RCC_GetHCLKFreq>
 8004338:	4602      	mov	r2, r0
 800433a:	4b05      	ldr	r3, [pc, #20]	@ (8004350 <HAL_RCC_GetPCLK2Freq+0x20>)
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	0adb      	lsrs	r3, r3, #11
 8004340:	f003 0307 	and.w	r3, r3, #7
 8004344:	4903      	ldr	r1, [pc, #12]	@ (8004354 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004346:	5ccb      	ldrb	r3, [r1, r3]
 8004348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800434c:	4618      	mov	r0, r3
 800434e:	bd80      	pop	{r7, pc}
 8004350:	40021000 	.word	0x40021000
 8004354:	0800a738 	.word	0x0800a738

08004358 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8004358:	b480      	push	{r7}
 800435a:	b085      	sub	sp, #20
 800435c:	af00      	add	r7, sp, #0
 800435e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004360:	4b0a      	ldr	r3, [pc, #40]	@ (800438c <RCC_Delay+0x34>)
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a0a      	ldr	r2, [pc, #40]	@ (8004390 <RCC_Delay+0x38>)
 8004366:	fba2 2303 	umull	r2, r3, r2, r3
 800436a:	0a5b      	lsrs	r3, r3, #9
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	fb02 f303 	mul.w	r3, r2, r3
 8004372:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004374:	bf00      	nop
  }
  while (Delay --);
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	1e5a      	subs	r2, r3, #1
 800437a:	60fa      	str	r2, [r7, #12]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d1f9      	bne.n	8004374 <RCC_Delay+0x1c>
}
 8004380:	bf00      	nop
 8004382:	bf00      	nop
 8004384:	3714      	adds	r7, #20
 8004386:	46bd      	mov	sp, r7
 8004388:	bc80      	pop	{r7}
 800438a:	4770      	bx	lr
 800438c:	20000000 	.word	0x20000000
 8004390:	10624dd3 	.word	0x10624dd3

08004394 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004394:	b580      	push	{r7, lr}
 8004396:	b082      	sub	sp, #8
 8004398:	af00      	add	r7, sp, #0
 800439a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d101      	bne.n	80043a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80043a2:	2301      	movs	r3, #1
 80043a4:	e041      	b.n	800442a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80043ac:	b2db      	uxtb	r3, r3
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d106      	bne.n	80043c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2200      	movs	r2, #0
 80043b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80043ba:	6878      	ldr	r0, [r7, #4]
 80043bc:	f7fd fdb6 	bl	8001f2c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2202      	movs	r2, #2
 80043c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681a      	ldr	r2, [r3, #0]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	3304      	adds	r3, #4
 80043d0:	4619      	mov	r1, r3
 80043d2:	4610      	mov	r0, r2
 80043d4:	f000 fc10 	bl	8004bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2201      	movs	r2, #1
 80043dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2201      	movs	r2, #1
 80043e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	2201      	movs	r2, #1
 80043f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2201      	movs	r2, #1
 80043fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2201      	movs	r2, #1
 8004404:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2201      	movs	r2, #1
 800441c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004428:	2300      	movs	r3, #0
}
 800442a:	4618      	mov	r0, r3
 800442c:	3708      	adds	r7, #8
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
	...

08004434 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004434:	b480      	push	{r7}
 8004436:	b085      	sub	sp, #20
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004442:	b2db      	uxtb	r3, r3
 8004444:	2b01      	cmp	r3, #1
 8004446:	d001      	beq.n	800444c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e03a      	b.n	80044c2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	2202      	movs	r2, #2
 8004450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0201 	orr.w	r2, r2, #1
 8004462:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	4a18      	ldr	r2, [pc, #96]	@ (80044cc <HAL_TIM_Base_Start_IT+0x98>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d00e      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x58>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004476:	d009      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x58>
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	4a14      	ldr	r2, [pc, #80]	@ (80044d0 <HAL_TIM_Base_Start_IT+0x9c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d004      	beq.n	800448c <HAL_TIM_Base_Start_IT+0x58>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a13      	ldr	r2, [pc, #76]	@ (80044d4 <HAL_TIM_Base_Start_IT+0xa0>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d111      	bne.n	80044b0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	689b      	ldr	r3, [r3, #8]
 8004492:	f003 0307 	and.w	r3, r3, #7
 8004496:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	2b06      	cmp	r3, #6
 800449c:	d010      	beq.n	80044c0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	681a      	ldr	r2, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f042 0201 	orr.w	r2, r2, #1
 80044ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80044ae:	e007      	b.n	80044c0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f042 0201 	orr.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80044c0:	2300      	movs	r3, #0
}
 80044c2:	4618      	mov	r0, r3
 80044c4:	3714      	adds	r7, #20
 80044c6:	46bd      	mov	sp, r7
 80044c8:	bc80      	pop	{r7}
 80044ca:	4770      	bx	lr
 80044cc:	40012c00 	.word	0x40012c00
 80044d0:	40000400 	.word	0x40000400
 80044d4:	40000800 	.word	0x40000800

080044d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	b082      	sub	sp, #8
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d101      	bne.n	80044ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80044e6:	2301      	movs	r3, #1
 80044e8:	e041      	b.n	800456e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d106      	bne.n	8004504 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80044fe:	6878      	ldr	r0, [r7, #4]
 8004500:	f7fd fd3a 	bl	8001f78 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2202      	movs	r2, #2
 8004508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681a      	ldr	r2, [r3, #0]
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	3304      	adds	r3, #4
 8004514:	4619      	mov	r1, r3
 8004516:	4610      	mov	r0, r2
 8004518:	f000 fb6e 	bl	8004bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2201      	movs	r2, #1
 8004520:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2201      	movs	r2, #1
 8004528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2201      	movs	r2, #1
 8004538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800456c:	2300      	movs	r3, #0
}
 800456e:	4618      	mov	r0, r3
 8004570:	3708      	adds	r7, #8
 8004572:	46bd      	mov	sp, r7
 8004574:	bd80      	pop	{r7, pc}
	...

08004578 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004578:	b580      	push	{r7, lr}
 800457a:	b084      	sub	sp, #16
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
 8004580:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	2b00      	cmp	r3, #0
 8004586:	d109      	bne.n	800459c <HAL_TIM_PWM_Start+0x24>
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800458e:	b2db      	uxtb	r3, r3
 8004590:	2b01      	cmp	r3, #1
 8004592:	bf14      	ite	ne
 8004594:	2301      	movne	r3, #1
 8004596:	2300      	moveq	r3, #0
 8004598:	b2db      	uxtb	r3, r3
 800459a:	e022      	b.n	80045e2 <HAL_TIM_PWM_Start+0x6a>
 800459c:	683b      	ldr	r3, [r7, #0]
 800459e:	2b04      	cmp	r3, #4
 80045a0:	d109      	bne.n	80045b6 <HAL_TIM_PWM_Start+0x3e>
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	bf14      	ite	ne
 80045ae:	2301      	movne	r3, #1
 80045b0:	2300      	moveq	r3, #0
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	e015      	b.n	80045e2 <HAL_TIM_PWM_Start+0x6a>
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	2b08      	cmp	r3, #8
 80045ba:	d109      	bne.n	80045d0 <HAL_TIM_PWM_Start+0x58>
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	bf14      	ite	ne
 80045c8:	2301      	movne	r3, #1
 80045ca:	2300      	moveq	r3, #0
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	e008      	b.n	80045e2 <HAL_TIM_PWM_Start+0x6a>
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045d6:	b2db      	uxtb	r3, r3
 80045d8:	2b01      	cmp	r3, #1
 80045da:	bf14      	ite	ne
 80045dc:	2301      	movne	r3, #1
 80045de:	2300      	moveq	r3, #0
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d001      	beq.n	80045ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80045e6:	2301      	movs	r3, #1
 80045e8:	e05e      	b.n	80046a8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d104      	bne.n	80045fa <HAL_TIM_PWM_Start+0x82>
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	2202      	movs	r2, #2
 80045f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80045f8:	e013      	b.n	8004622 <HAL_TIM_PWM_Start+0xaa>
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	2b04      	cmp	r3, #4
 80045fe:	d104      	bne.n	800460a <HAL_TIM_PWM_Start+0x92>
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	2202      	movs	r2, #2
 8004604:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004608:	e00b      	b.n	8004622 <HAL_TIM_PWM_Start+0xaa>
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	2b08      	cmp	r3, #8
 800460e:	d104      	bne.n	800461a <HAL_TIM_PWM_Start+0xa2>
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	2202      	movs	r2, #2
 8004614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004618:	e003      	b.n	8004622 <HAL_TIM_PWM_Start+0xaa>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	2202      	movs	r2, #2
 800461e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	2201      	movs	r2, #1
 8004628:	6839      	ldr	r1, [r7, #0]
 800462a:	4618      	mov	r0, r3
 800462c:	f000 fd70 	bl	8005110 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	4a1e      	ldr	r2, [pc, #120]	@ (80046b0 <HAL_TIM_PWM_Start+0x138>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d107      	bne.n	800464a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004648:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	4a18      	ldr	r2, [pc, #96]	@ (80046b0 <HAL_TIM_PWM_Start+0x138>)
 8004650:	4293      	cmp	r3, r2
 8004652:	d00e      	beq.n	8004672 <HAL_TIM_PWM_Start+0xfa>
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800465c:	d009      	beq.n	8004672 <HAL_TIM_PWM_Start+0xfa>
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	4a14      	ldr	r2, [pc, #80]	@ (80046b4 <HAL_TIM_PWM_Start+0x13c>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d004      	beq.n	8004672 <HAL_TIM_PWM_Start+0xfa>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a12      	ldr	r2, [pc, #72]	@ (80046b8 <HAL_TIM_PWM_Start+0x140>)
 800466e:	4293      	cmp	r3, r2
 8004670:	d111      	bne.n	8004696 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	689b      	ldr	r3, [r3, #8]
 8004678:	f003 0307 	and.w	r3, r3, #7
 800467c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	2b06      	cmp	r3, #6
 8004682:	d010      	beq.n	80046a6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f042 0201 	orr.w	r2, r2, #1
 8004692:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004694:	e007      	b.n	80046a6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	681a      	ldr	r2, [r3, #0]
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f042 0201 	orr.w	r2, r2, #1
 80046a4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80046a6:	2300      	movs	r3, #0
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3710      	adds	r7, #16
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40012c00 	.word	0x40012c00
 80046b4:	40000400 	.word	0x40000400
 80046b8:	40000800 	.word	0x40000800

080046bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80046bc:	b580      	push	{r7, lr}
 80046be:	b084      	sub	sp, #16
 80046c0:	af00      	add	r7, sp, #0
 80046c2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68db      	ldr	r3, [r3, #12]
 80046ca:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	691b      	ldr	r3, [r3, #16]
 80046d2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d020      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	f003 0302 	and.w	r3, r3, #2
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d01b      	beq.n	8004720 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f06f 0202 	mvn.w	r2, #2
 80046f0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	f003 0303 	and.w	r3, r3, #3
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004706:	6878      	ldr	r0, [r7, #4]
 8004708:	f000 fa5a 	bl	8004bc0 <HAL_TIM_IC_CaptureCallback>
 800470c:	e005      	b.n	800471a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800470e:	6878      	ldr	r0, [r7, #4]
 8004710:	f000 fa4d 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004714:	6878      	ldr	r0, [r7, #4]
 8004716:	f000 fa5c 	bl	8004bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004720:	68bb      	ldr	r3, [r7, #8]
 8004722:	f003 0304 	and.w	r3, r3, #4
 8004726:	2b00      	cmp	r3, #0
 8004728:	d020      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	f003 0304 	and.w	r3, r3, #4
 8004730:	2b00      	cmp	r3, #0
 8004732:	d01b      	beq.n	800476c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	f06f 0204 	mvn.w	r2, #4
 800473c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2202      	movs	r2, #2
 8004742:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	699b      	ldr	r3, [r3, #24]
 800474a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800474e:	2b00      	cmp	r3, #0
 8004750:	d003      	beq.n	800475a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f000 fa34 	bl	8004bc0 <HAL_TIM_IC_CaptureCallback>
 8004758:	e005      	b.n	8004766 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f000 fa27 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004760:	6878      	ldr	r0, [r7, #4]
 8004762:	f000 fa36 	bl	8004bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2200      	movs	r2, #0
 800476a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f003 0308 	and.w	r3, r3, #8
 8004772:	2b00      	cmp	r3, #0
 8004774:	d020      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	f003 0308 	and.w	r3, r3, #8
 800477c:	2b00      	cmp	r3, #0
 800477e:	d01b      	beq.n	80047b8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	f06f 0208 	mvn.w	r2, #8
 8004788:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	2204      	movs	r2, #4
 800478e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	69db      	ldr	r3, [r3, #28]
 8004796:	f003 0303 	and.w	r3, r3, #3
 800479a:	2b00      	cmp	r3, #0
 800479c:	d003      	beq.n	80047a6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800479e:	6878      	ldr	r0, [r7, #4]
 80047a0:	f000 fa0e 	bl	8004bc0 <HAL_TIM_IC_CaptureCallback>
 80047a4:	e005      	b.n	80047b2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047a6:	6878      	ldr	r0, [r7, #4]
 80047a8:	f000 fa01 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047ac:	6878      	ldr	r0, [r7, #4]
 80047ae:	f000 fa10 	bl	8004bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2200      	movs	r2, #0
 80047b6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80047b8:	68bb      	ldr	r3, [r7, #8]
 80047ba:	f003 0310 	and.w	r3, r3, #16
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d020      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	f003 0310 	and.w	r3, r3, #16
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d01b      	beq.n	8004804 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f06f 0210 	mvn.w	r2, #16
 80047d4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	2208      	movs	r2, #8
 80047da:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	69db      	ldr	r3, [r3, #28]
 80047e2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d003      	beq.n	80047f2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f9e8 	bl	8004bc0 <HAL_TIM_IC_CaptureCallback>
 80047f0:	e005      	b.n	80047fe <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80047f2:	6878      	ldr	r0, [r7, #4]
 80047f4:	f000 f9db 	bl	8004bae <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80047f8:	6878      	ldr	r0, [r7, #4]
 80047fa:	f000 f9ea 	bl	8004bd2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	2200      	movs	r2, #0
 8004802:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004804:	68bb      	ldr	r3, [r7, #8]
 8004806:	f003 0301 	and.w	r3, r3, #1
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00c      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	f003 0301 	and.w	r3, r3, #1
 8004814:	2b00      	cmp	r3, #0
 8004816:	d007      	beq.n	8004828 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f06f 0201 	mvn.w	r2, #1
 8004820:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f7fc ffd6 	bl	80017d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004828:	68bb      	ldr	r3, [r7, #8]
 800482a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00c      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004838:	2b00      	cmp	r3, #0
 800483a:	d007      	beq.n	800484c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004844:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004846:	6878      	ldr	r0, [r7, #4]
 8004848:	f000 fced 	bl	8005226 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004852:	2b00      	cmp	r3, #0
 8004854:	d00c      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800485c:	2b00      	cmp	r3, #0
 800485e:	d007      	beq.n	8004870 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004868:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f9ba 	bl	8004be4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	f003 0320 	and.w	r3, r3, #32
 8004876:	2b00      	cmp	r3, #0
 8004878:	d00c      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	f003 0320 	and.w	r3, r3, #32
 8004880:	2b00      	cmp	r3, #0
 8004882:	d007      	beq.n	8004894 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	f06f 0220 	mvn.w	r2, #32
 800488c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800488e:	6878      	ldr	r0, [r7, #4]
 8004890:	f000 fcc0 	bl	8005214 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004894:	bf00      	nop
 8004896:	3710      	adds	r7, #16
 8004898:	46bd      	mov	sp, r7
 800489a:	bd80      	pop	{r7, pc}

0800489c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800489c:	b580      	push	{r7, lr}
 800489e:	b086      	sub	sp, #24
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	60f8      	str	r0, [r7, #12]
 80048a4:	60b9      	str	r1, [r7, #8]
 80048a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80048b2:	2b01      	cmp	r3, #1
 80048b4:	d101      	bne.n	80048ba <HAL_TIM_PWM_ConfigChannel+0x1e>
 80048b6:	2302      	movs	r3, #2
 80048b8:	e0ae      	b.n	8004a18 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b0c      	cmp	r3, #12
 80048c6:	f200 809f 	bhi.w	8004a08 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80048ca:	a201      	add	r2, pc, #4	@ (adr r2, 80048d0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80048cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048d0:	08004905 	.word	0x08004905
 80048d4:	08004a09 	.word	0x08004a09
 80048d8:	08004a09 	.word	0x08004a09
 80048dc:	08004a09 	.word	0x08004a09
 80048e0:	08004945 	.word	0x08004945
 80048e4:	08004a09 	.word	0x08004a09
 80048e8:	08004a09 	.word	0x08004a09
 80048ec:	08004a09 	.word	0x08004a09
 80048f0:	08004987 	.word	0x08004987
 80048f4:	08004a09 	.word	0x08004a09
 80048f8:	08004a09 	.word	0x08004a09
 80048fc:	08004a09 	.word	0x08004a09
 8004900:	080049c7 	.word	0x080049c7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68b9      	ldr	r1, [r7, #8]
 800490a:	4618      	mov	r0, r3
 800490c:	f000 f9e2 	bl	8004cd4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	699a      	ldr	r2, [r3, #24]
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f042 0208 	orr.w	r2, r2, #8
 800491e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	699a      	ldr	r2, [r3, #24]
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	f022 0204 	bic.w	r2, r2, #4
 800492e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	6999      	ldr	r1, [r3, #24]
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	691a      	ldr	r2, [r3, #16]
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	430a      	orrs	r2, r1
 8004940:	619a      	str	r2, [r3, #24]
      break;
 8004942:	e064      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	68b9      	ldr	r1, [r7, #8]
 800494a:	4618      	mov	r0, r3
 800494c:	f000 fa28 	bl	8004da0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	699a      	ldr	r2, [r3, #24]
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800495e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699a      	ldr	r2, [r3, #24]
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800496e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	6999      	ldr	r1, [r3, #24]
 8004976:	68bb      	ldr	r3, [r7, #8]
 8004978:	691b      	ldr	r3, [r3, #16]
 800497a:	021a      	lsls	r2, r3, #8
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	430a      	orrs	r2, r1
 8004982:	619a      	str	r2, [r3, #24]
      break;
 8004984:	e043      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	68b9      	ldr	r1, [r7, #8]
 800498c:	4618      	mov	r0, r3
 800498e:	f000 fa71 	bl	8004e74 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	69da      	ldr	r2, [r3, #28]
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	f042 0208 	orr.w	r2, r2, #8
 80049a0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	69da      	ldr	r2, [r3, #28]
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	f022 0204 	bic.w	r2, r2, #4
 80049b0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	69d9      	ldr	r1, [r3, #28]
 80049b8:	68bb      	ldr	r3, [r7, #8]
 80049ba:	691a      	ldr	r2, [r3, #16]
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	430a      	orrs	r2, r1
 80049c2:	61da      	str	r2, [r3, #28]
      break;
 80049c4:	e023      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68b9      	ldr	r1, [r7, #8]
 80049cc:	4618      	mov	r0, r3
 80049ce:	f000 fabb 	bl	8004f48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	69da      	ldr	r2, [r3, #28]
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80049e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	681b      	ldr	r3, [r3, #0]
 80049e6:	69da      	ldr	r2, [r3, #28]
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80049f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	69d9      	ldr	r1, [r3, #28]
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	021a      	lsls	r2, r3, #8
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	61da      	str	r2, [r3, #28]
      break;
 8004a06:	e002      	b.n	8004a0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	75fb      	strb	r3, [r7, #23]
      break;
 8004a0c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004a16:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3718      	adds	r7, #24
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}

08004a20 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004a20:	b580      	push	{r7, lr}
 8004a22:	b084      	sub	sp, #16
 8004a24:	af00      	add	r7, sp, #0
 8004a26:	6078      	str	r0, [r7, #4]
 8004a28:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004a2a:	2300      	movs	r3, #0
 8004a2c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a34:	2b01      	cmp	r3, #1
 8004a36:	d101      	bne.n	8004a3c <HAL_TIM_ConfigClockSource+0x1c>
 8004a38:	2302      	movs	r3, #2
 8004a3a:	e0b4      	b.n	8004ba6 <HAL_TIM_ConfigClockSource+0x186>
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	2201      	movs	r2, #1
 8004a40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2202      	movs	r2, #2
 8004a48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004a5a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004a62:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	68ba      	ldr	r2, [r7, #8]
 8004a6a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004a6c:	683b      	ldr	r3, [r7, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a74:	d03e      	beq.n	8004af4 <HAL_TIM_ConfigClockSource+0xd4>
 8004a76:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a7a:	f200 8087 	bhi.w	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a7e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a82:	f000 8086 	beq.w	8004b92 <HAL_TIM_ConfigClockSource+0x172>
 8004a86:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004a8a:	d87f      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a8c:	2b70      	cmp	r3, #112	@ 0x70
 8004a8e:	d01a      	beq.n	8004ac6 <HAL_TIM_ConfigClockSource+0xa6>
 8004a90:	2b70      	cmp	r3, #112	@ 0x70
 8004a92:	d87b      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a94:	2b60      	cmp	r3, #96	@ 0x60
 8004a96:	d050      	beq.n	8004b3a <HAL_TIM_ConfigClockSource+0x11a>
 8004a98:	2b60      	cmp	r3, #96	@ 0x60
 8004a9a:	d877      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004a9c:	2b50      	cmp	r3, #80	@ 0x50
 8004a9e:	d03c      	beq.n	8004b1a <HAL_TIM_ConfigClockSource+0xfa>
 8004aa0:	2b50      	cmp	r3, #80	@ 0x50
 8004aa2:	d873      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004aa4:	2b40      	cmp	r3, #64	@ 0x40
 8004aa6:	d058      	beq.n	8004b5a <HAL_TIM_ConfigClockSource+0x13a>
 8004aa8:	2b40      	cmp	r3, #64	@ 0x40
 8004aaa:	d86f      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004aac:	2b30      	cmp	r3, #48	@ 0x30
 8004aae:	d064      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ab0:	2b30      	cmp	r3, #48	@ 0x30
 8004ab2:	d86b      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004ab4:	2b20      	cmp	r3, #32
 8004ab6:	d060      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ab8:	2b20      	cmp	r3, #32
 8004aba:	d867      	bhi.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d05c      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ac0:	2b10      	cmp	r3, #16
 8004ac2:	d05a      	beq.n	8004b7a <HAL_TIM_ConfigClockSource+0x15a>
 8004ac4:	e062      	b.n	8004b8c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004aca:	683b      	ldr	r3, [r7, #0]
 8004acc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004ad2:	683b      	ldr	r3, [r7, #0]
 8004ad4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004ad6:	f000 fafc 	bl	80050d2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004ae2:	68bb      	ldr	r3, [r7, #8]
 8004ae4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004ae8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	68ba      	ldr	r2, [r7, #8]
 8004af0:	609a      	str	r2, [r3, #8]
      break;
 8004af2:	e04f      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004af4:	687b      	ldr	r3, [r7, #4]
 8004af6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004af8:	683b      	ldr	r3, [r7, #0]
 8004afa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004b00:	683b      	ldr	r3, [r7, #0]
 8004b02:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004b04:	f000 fae5 	bl	80050d2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	689a      	ldr	r2, [r3, #8]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004b16:	609a      	str	r2, [r3, #8]
      break;
 8004b18:	e03c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b22:	683b      	ldr	r3, [r7, #0]
 8004b24:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b26:	461a      	mov	r2, r3
 8004b28:	f000 fa5c 	bl	8004fe4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	2150      	movs	r1, #80	@ 0x50
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fab3 	bl	800509e <TIM_ITRx_SetConfig>
      break;
 8004b38:	e02c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b3e:	683b      	ldr	r3, [r7, #0]
 8004b40:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004b46:	461a      	mov	r2, r3
 8004b48:	f000 fa7a 	bl	8005040 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	2160      	movs	r1, #96	@ 0x60
 8004b52:	4618      	mov	r0, r3
 8004b54:	f000 faa3 	bl	800509e <TIM_ITRx_SetConfig>
      break;
 8004b58:	e01c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004b66:	461a      	mov	r2, r3
 8004b68:	f000 fa3c 	bl	8004fe4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	2140      	movs	r1, #64	@ 0x40
 8004b72:	4618      	mov	r0, r3
 8004b74:	f000 fa93 	bl	800509e <TIM_ITRx_SetConfig>
      break;
 8004b78:	e00c      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	681a      	ldr	r2, [r3, #0]
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	4619      	mov	r1, r3
 8004b84:	4610      	mov	r0, r2
 8004b86:	f000 fa8a 	bl	800509e <TIM_ITRx_SetConfig>
      break;
 8004b8a:	e003      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004b8c:	2301      	movs	r3, #1
 8004b8e:	73fb      	strb	r3, [r7, #15]
      break;
 8004b90:	e000      	b.n	8004b94 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004b92:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004ba4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	3710      	adds	r7, #16
 8004baa:	46bd      	mov	sp, r7
 8004bac:	bd80      	pop	{r7, pc}

08004bae <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004bae:	b480      	push	{r7}
 8004bb0:	b083      	sub	sp, #12
 8004bb2:	af00      	add	r7, sp, #0
 8004bb4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004bb6:	bf00      	nop
 8004bb8:	370c      	adds	r7, #12
 8004bba:	46bd      	mov	sp, r7
 8004bbc:	bc80      	pop	{r7}
 8004bbe:	4770      	bx	lr

08004bc0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	b083      	sub	sp, #12
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004bc8:	bf00      	nop
 8004bca:	370c      	adds	r7, #12
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bc80      	pop	{r7}
 8004bd0:	4770      	bx	lr

08004bd2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004bd2:	b480      	push	{r7}
 8004bd4:	b083      	sub	sp, #12
 8004bd6:	af00      	add	r7, sp, #0
 8004bd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004bda:	bf00      	nop
 8004bdc:	370c      	adds	r7, #12
 8004bde:	46bd      	mov	sp, r7
 8004be0:	bc80      	pop	{r7}
 8004be2:	4770      	bx	lr

08004be4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	bc80      	pop	{r7}
 8004bf4:	4770      	bx	lr
	...

08004bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004bf8:	b480      	push	{r7}
 8004bfa:	b085      	sub	sp, #20
 8004bfc:	af00      	add	r7, sp, #0
 8004bfe:	6078      	str	r0, [r7, #4]
 8004c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a2f      	ldr	r2, [pc, #188]	@ (8004cc8 <TIM_Base_SetConfig+0xd0>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d00b      	beq.n	8004c28 <TIM_Base_SetConfig+0x30>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c16:	d007      	beq.n	8004c28 <TIM_Base_SetConfig+0x30>
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	4a2c      	ldr	r2, [pc, #176]	@ (8004ccc <TIM_Base_SetConfig+0xd4>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d003      	beq.n	8004c28 <TIM_Base_SetConfig+0x30>
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	4a2b      	ldr	r2, [pc, #172]	@ (8004cd0 <TIM_Base_SetConfig+0xd8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d108      	bne.n	8004c3a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	68fa      	ldr	r2, [r7, #12]
 8004c36:	4313      	orrs	r3, r2
 8004c38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	4a22      	ldr	r2, [pc, #136]	@ (8004cc8 <TIM_Base_SetConfig+0xd0>)
 8004c3e:	4293      	cmp	r3, r2
 8004c40:	d00b      	beq.n	8004c5a <TIM_Base_SetConfig+0x62>
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c48:	d007      	beq.n	8004c5a <TIM_Base_SetConfig+0x62>
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	4a1f      	ldr	r2, [pc, #124]	@ (8004ccc <TIM_Base_SetConfig+0xd4>)
 8004c4e:	4293      	cmp	r3, r2
 8004c50:	d003      	beq.n	8004c5a <TIM_Base_SetConfig+0x62>
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	4a1e      	ldr	r2, [pc, #120]	@ (8004cd0 <TIM_Base_SetConfig+0xd8>)
 8004c56:	4293      	cmp	r3, r2
 8004c58:	d108      	bne.n	8004c6c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	68fa      	ldr	r2, [r7, #12]
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	695b      	ldr	r3, [r3, #20]
 8004c76:	4313      	orrs	r3, r2
 8004c78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c80:	683b      	ldr	r3, [r7, #0]
 8004c82:	689a      	ldr	r2, [r3, #8]
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	681a      	ldr	r2, [r3, #0]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	4a0d      	ldr	r2, [pc, #52]	@ (8004cc8 <TIM_Base_SetConfig+0xd0>)
 8004c94:	4293      	cmp	r3, r2
 8004c96:	d103      	bne.n	8004ca0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c98:	683b      	ldr	r3, [r7, #0]
 8004c9a:	691a      	ldr	r2, [r3, #16]
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	2201      	movs	r2, #1
 8004ca4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	691b      	ldr	r3, [r3, #16]
 8004caa:	f003 0301 	and.w	r3, r3, #1
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d005      	beq.n	8004cbe <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	691b      	ldr	r3, [r3, #16]
 8004cb6:	f023 0201 	bic.w	r2, r3, #1
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	611a      	str	r2, [r3, #16]
  }
}
 8004cbe:	bf00      	nop
 8004cc0:	3714      	adds	r7, #20
 8004cc2:	46bd      	mov	sp, r7
 8004cc4:	bc80      	pop	{r7}
 8004cc6:	4770      	bx	lr
 8004cc8:	40012c00 	.word	0x40012c00
 8004ccc:	40000400 	.word	0x40000400
 8004cd0:	40000800 	.word	0x40000800

08004cd4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b087      	sub	sp, #28
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
 8004cdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	6a1b      	ldr	r3, [r3, #32]
 8004ce2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	6a1b      	ldr	r3, [r3, #32]
 8004ce8:	f023 0201 	bic.w	r2, r3, #1
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685b      	ldr	r3, [r3, #4]
 8004cf4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	699b      	ldr	r3, [r3, #24]
 8004cfa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f023 0303 	bic.w	r3, r3, #3
 8004d0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68fa      	ldr	r2, [r7, #12]
 8004d12:	4313      	orrs	r3, r2
 8004d14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f023 0302 	bic.w	r3, r3, #2
 8004d1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d1e:	683b      	ldr	r3, [r7, #0]
 8004d20:	689b      	ldr	r3, [r3, #8]
 8004d22:	697a      	ldr	r2, [r7, #20]
 8004d24:	4313      	orrs	r3, r2
 8004d26:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	4a1c      	ldr	r2, [pc, #112]	@ (8004d9c <TIM_OC1_SetConfig+0xc8>)
 8004d2c:	4293      	cmp	r3, r2
 8004d2e:	d10c      	bne.n	8004d4a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d30:	697b      	ldr	r3, [r7, #20]
 8004d32:	f023 0308 	bic.w	r3, r3, #8
 8004d36:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	68db      	ldr	r3, [r3, #12]
 8004d3c:	697a      	ldr	r2, [r7, #20]
 8004d3e:	4313      	orrs	r3, r2
 8004d40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d42:	697b      	ldr	r3, [r7, #20]
 8004d44:	f023 0304 	bic.w	r3, r3, #4
 8004d48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	4a13      	ldr	r2, [pc, #76]	@ (8004d9c <TIM_OC1_SetConfig+0xc8>)
 8004d4e:	4293      	cmp	r3, r2
 8004d50:	d111      	bne.n	8004d76 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004d60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	695b      	ldr	r3, [r3, #20]
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	4313      	orrs	r3, r2
 8004d6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	693a      	ldr	r2, [r7, #16]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	693a      	ldr	r2, [r7, #16]
 8004d7a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	68fa      	ldr	r2, [r7, #12]
 8004d80:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004d82:	683b      	ldr	r3, [r7, #0]
 8004d84:	685a      	ldr	r2, [r3, #4]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	697a      	ldr	r2, [r7, #20]
 8004d8e:	621a      	str	r2, [r3, #32]
}
 8004d90:	bf00      	nop
 8004d92:	371c      	adds	r7, #28
 8004d94:	46bd      	mov	sp, r7
 8004d96:	bc80      	pop	{r7}
 8004d98:	4770      	bx	lr
 8004d9a:	bf00      	nop
 8004d9c:	40012c00 	.word	0x40012c00

08004da0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b087      	sub	sp, #28
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6a1b      	ldr	r3, [r3, #32]
 8004dae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6a1b      	ldr	r3, [r3, #32]
 8004db4:	f023 0210 	bic.w	r2, r3, #16
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	699b      	ldr	r3, [r3, #24]
 8004dc6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004dce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004dd6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	021b      	lsls	r3, r3, #8
 8004dde:	68fa      	ldr	r2, [r7, #12]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f023 0320 	bic.w	r3, r3, #32
 8004dea:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	011b      	lsls	r3, r3, #4
 8004df2:	697a      	ldr	r2, [r7, #20]
 8004df4:	4313      	orrs	r3, r2
 8004df6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	4a1d      	ldr	r2, [pc, #116]	@ (8004e70 <TIM_OC2_SetConfig+0xd0>)
 8004dfc:	4293      	cmp	r3, r2
 8004dfe:	d10d      	bne.n	8004e1c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	011b      	lsls	r3, r3, #4
 8004e0e:	697a      	ldr	r2, [r7, #20]
 8004e10:	4313      	orrs	r3, r2
 8004e12:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e1a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	4a14      	ldr	r2, [pc, #80]	@ (8004e70 <TIM_OC2_SetConfig+0xd0>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d113      	bne.n	8004e4c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004e24:	693b      	ldr	r3, [r7, #16]
 8004e26:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004e2a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004e2c:	693b      	ldr	r3, [r7, #16]
 8004e2e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004e32:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004e34:	683b      	ldr	r3, [r7, #0]
 8004e36:	695b      	ldr	r3, [r3, #20]
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	693a      	ldr	r2, [r7, #16]
 8004e3c:	4313      	orrs	r3, r2
 8004e3e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	699b      	ldr	r3, [r3, #24]
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	693a      	ldr	r2, [r7, #16]
 8004e48:	4313      	orrs	r3, r2
 8004e4a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	693a      	ldr	r2, [r7, #16]
 8004e50:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	68fa      	ldr	r2, [r7, #12]
 8004e56:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004e58:	683b      	ldr	r3, [r7, #0]
 8004e5a:	685a      	ldr	r2, [r3, #4]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	697a      	ldr	r2, [r7, #20]
 8004e64:	621a      	str	r2, [r3, #32]
}
 8004e66:	bf00      	nop
 8004e68:	371c      	adds	r7, #28
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	bc80      	pop	{r7}
 8004e6e:	4770      	bx	lr
 8004e70:	40012c00 	.word	0x40012c00

08004e74 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e74:	b480      	push	{r7}
 8004e76:	b087      	sub	sp, #28
 8004e78:	af00      	add	r7, sp, #0
 8004e7a:	6078      	str	r0, [r7, #4]
 8004e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	6a1b      	ldr	r3, [r3, #32]
 8004e82:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	6a1b      	ldr	r3, [r3, #32]
 8004e88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	685b      	ldr	r3, [r3, #4]
 8004e94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f023 0303 	bic.w	r3, r3, #3
 8004eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	68fa      	ldr	r2, [r7, #12]
 8004eb2:	4313      	orrs	r3, r2
 8004eb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004eb6:	697b      	ldr	r3, [r7, #20]
 8004eb8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004ebc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	021b      	lsls	r3, r3, #8
 8004ec4:	697a      	ldr	r2, [r7, #20]
 8004ec6:	4313      	orrs	r3, r2
 8004ec8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	4a1d      	ldr	r2, [pc, #116]	@ (8004f44 <TIM_OC3_SetConfig+0xd0>)
 8004ece:	4293      	cmp	r3, r2
 8004ed0:	d10d      	bne.n	8004eee <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004ed2:	697b      	ldr	r3, [r7, #20]
 8004ed4:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ed8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004eda:	683b      	ldr	r3, [r7, #0]
 8004edc:	68db      	ldr	r3, [r3, #12]
 8004ede:	021b      	lsls	r3, r3, #8
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	4313      	orrs	r3, r2
 8004ee4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ee6:	697b      	ldr	r3, [r7, #20]
 8004ee8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004eec:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a14      	ldr	r2, [pc, #80]	@ (8004f44 <TIM_OC3_SetConfig+0xd0>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d113      	bne.n	8004f1e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ef6:	693b      	ldr	r3, [r7, #16]
 8004ef8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004efc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004efe:	693b      	ldr	r3, [r7, #16]
 8004f00:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f04:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	695b      	ldr	r3, [r3, #20]
 8004f0a:	011b      	lsls	r3, r3, #4
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	4313      	orrs	r3, r2
 8004f10:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004f12:	683b      	ldr	r3, [r7, #0]
 8004f14:	699b      	ldr	r3, [r3, #24]
 8004f16:	011b      	lsls	r3, r3, #4
 8004f18:	693a      	ldr	r2, [r7, #16]
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	693a      	ldr	r2, [r7, #16]
 8004f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	68fa      	ldr	r2, [r7, #12]
 8004f28:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685a      	ldr	r2, [r3, #4]
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	697a      	ldr	r2, [r7, #20]
 8004f36:	621a      	str	r2, [r3, #32]
}
 8004f38:	bf00      	nop
 8004f3a:	371c      	adds	r7, #28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bc80      	pop	{r7}
 8004f40:	4770      	bx	lr
 8004f42:	bf00      	nop
 8004f44:	40012c00 	.word	0x40012c00

08004f48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f48:	b480      	push	{r7}
 8004f4a:	b087      	sub	sp, #28
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
 8004f50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6a1b      	ldr	r3, [r3, #32]
 8004f56:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6a1b      	ldr	r3, [r3, #32]
 8004f5c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	69db      	ldr	r3, [r3, #28]
 8004f6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004f76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004f7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	021b      	lsls	r3, r3, #8
 8004f86:	68fa      	ldr	r2, [r7, #12]
 8004f88:	4313      	orrs	r3, r2
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004f8c:	693b      	ldr	r3, [r7, #16]
 8004f8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004f92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004f94:	683b      	ldr	r3, [r7, #0]
 8004f96:	689b      	ldr	r3, [r3, #8]
 8004f98:	031b      	lsls	r3, r3, #12
 8004f9a:	693a      	ldr	r2, [r7, #16]
 8004f9c:	4313      	orrs	r3, r2
 8004f9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	4a0f      	ldr	r2, [pc, #60]	@ (8004fe0 <TIM_OC4_SetConfig+0x98>)
 8004fa4:	4293      	cmp	r3, r2
 8004fa6:	d109      	bne.n	8004fbc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004fa8:	697b      	ldr	r3, [r7, #20]
 8004faa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004fae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004fb0:	683b      	ldr	r3, [r7, #0]
 8004fb2:	695b      	ldr	r3, [r3, #20]
 8004fb4:	019b      	lsls	r3, r3, #6
 8004fb6:	697a      	ldr	r2, [r7, #20]
 8004fb8:	4313      	orrs	r3, r2
 8004fba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	697a      	ldr	r2, [r7, #20]
 8004fc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	68fa      	ldr	r2, [r7, #12]
 8004fc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	685a      	ldr	r2, [r3, #4]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004fd0:	687b      	ldr	r3, [r7, #4]
 8004fd2:	693a      	ldr	r2, [r7, #16]
 8004fd4:	621a      	str	r2, [r3, #32]
}
 8004fd6:	bf00      	nop
 8004fd8:	371c      	adds	r7, #28
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	bc80      	pop	{r7}
 8004fde:	4770      	bx	lr
 8004fe0:	40012c00 	.word	0x40012c00

08004fe4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b087      	sub	sp, #28
 8004fe8:	af00      	add	r7, sp, #0
 8004fea:	60f8      	str	r0, [r7, #12]
 8004fec:	60b9      	str	r1, [r7, #8]
 8004fee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6a1b      	ldr	r3, [r3, #32]
 8004ff4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a1b      	ldr	r3, [r3, #32]
 8004ffa:	f023 0201 	bic.w	r2, r3, #1
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	699b      	ldr	r3, [r3, #24]
 8005006:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005008:	693b      	ldr	r3, [r7, #16]
 800500a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800500e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	011b      	lsls	r3, r3, #4
 8005014:	693a      	ldr	r2, [r7, #16]
 8005016:	4313      	orrs	r3, r2
 8005018:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	f023 030a 	bic.w	r3, r3, #10
 8005020:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	68bb      	ldr	r3, [r7, #8]
 8005026:	4313      	orrs	r3, r2
 8005028:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	693a      	ldr	r2, [r7, #16]
 800502e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	621a      	str	r2, [r3, #32]
}
 8005036:	bf00      	nop
 8005038:	371c      	adds	r7, #28
 800503a:	46bd      	mov	sp, r7
 800503c:	bc80      	pop	{r7}
 800503e:	4770      	bx	lr

08005040 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005040:	b480      	push	{r7}
 8005042:	b087      	sub	sp, #28
 8005044:	af00      	add	r7, sp, #0
 8005046:	60f8      	str	r0, [r7, #12]
 8005048:	60b9      	str	r1, [r7, #8]
 800504a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6a1b      	ldr	r3, [r3, #32]
 8005050:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	6a1b      	ldr	r3, [r3, #32]
 8005056:	f023 0210 	bic.w	r2, r3, #16
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	699b      	ldr	r3, [r3, #24]
 8005062:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800506a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	031b      	lsls	r3, r3, #12
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	4313      	orrs	r3, r2
 8005074:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800507c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800507e:	68bb      	ldr	r3, [r7, #8]
 8005080:	011b      	lsls	r3, r3, #4
 8005082:	697a      	ldr	r2, [r7, #20]
 8005084:	4313      	orrs	r3, r2
 8005086:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	693a      	ldr	r2, [r7, #16]
 800508c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	697a      	ldr	r2, [r7, #20]
 8005092:	621a      	str	r2, [r3, #32]
}
 8005094:	bf00      	nop
 8005096:	371c      	adds	r7, #28
 8005098:	46bd      	mov	sp, r7
 800509a:	bc80      	pop	{r7}
 800509c:	4770      	bx	lr

0800509e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800509e:	b480      	push	{r7}
 80050a0:	b085      	sub	sp, #20
 80050a2:	af00      	add	r7, sp, #0
 80050a4:	6078      	str	r0, [r7, #4]
 80050a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80050b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80050b6:	683a      	ldr	r2, [r7, #0]
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	4313      	orrs	r3, r2
 80050bc:	f043 0307 	orr.w	r3, r3, #7
 80050c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	68fa      	ldr	r2, [r7, #12]
 80050c6:	609a      	str	r2, [r3, #8]
}
 80050c8:	bf00      	nop
 80050ca:	3714      	adds	r7, #20
 80050cc:	46bd      	mov	sp, r7
 80050ce:	bc80      	pop	{r7}
 80050d0:	4770      	bx	lr

080050d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80050d2:	b480      	push	{r7}
 80050d4:	b087      	sub	sp, #28
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	60f8      	str	r0, [r7, #12]
 80050da:	60b9      	str	r1, [r7, #8]
 80050dc:	607a      	str	r2, [r7, #4]
 80050de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	689b      	ldr	r3, [r3, #8]
 80050e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050e6:	697b      	ldr	r3, [r7, #20]
 80050e8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	021a      	lsls	r2, r3, #8
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	431a      	orrs	r2, r3
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	697a      	ldr	r2, [r7, #20]
 80050fc:	4313      	orrs	r3, r2
 80050fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	609a      	str	r2, [r3, #8]
}
 8005106:	bf00      	nop
 8005108:	371c      	adds	r7, #28
 800510a:	46bd      	mov	sp, r7
 800510c:	bc80      	pop	{r7}
 800510e:	4770      	bx	lr

08005110 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005110:	b480      	push	{r7}
 8005112:	b087      	sub	sp, #28
 8005114:	af00      	add	r7, sp, #0
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	60b9      	str	r1, [r7, #8]
 800511a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f003 031f 	and.w	r3, r3, #31
 8005122:	2201      	movs	r2, #1
 8005124:	fa02 f303 	lsl.w	r3, r2, r3
 8005128:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	6a1a      	ldr	r2, [r3, #32]
 800512e:	697b      	ldr	r3, [r7, #20]
 8005130:	43db      	mvns	r3, r3
 8005132:	401a      	ands	r2, r3
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	6a1a      	ldr	r2, [r3, #32]
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f003 031f 	and.w	r3, r3, #31
 8005142:	6879      	ldr	r1, [r7, #4]
 8005144:	fa01 f303 	lsl.w	r3, r1, r3
 8005148:	431a      	orrs	r2, r3
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	621a      	str	r2, [r3, #32]
}
 800514e:	bf00      	nop
 8005150:	371c      	adds	r7, #28
 8005152:	46bd      	mov	sp, r7
 8005154:	bc80      	pop	{r7}
 8005156:	4770      	bx	lr

08005158 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005158:	b480      	push	{r7}
 800515a:	b085      	sub	sp, #20
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
 8005160:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005168:	2b01      	cmp	r3, #1
 800516a:	d101      	bne.n	8005170 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800516c:	2302      	movs	r3, #2
 800516e:	e046      	b.n	80051fe <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2202      	movs	r2, #2
 800517c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	685b      	ldr	r3, [r3, #4]
 8005186:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	689b      	ldr	r3, [r3, #8]
 800518e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005196:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	68fa      	ldr	r2, [r7, #12]
 800519e:	4313      	orrs	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a16      	ldr	r2, [pc, #88]	@ (8005208 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d00e      	beq.n	80051d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051bc:	d009      	beq.n	80051d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	4a12      	ldr	r2, [pc, #72]	@ (800520c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d004      	beq.n	80051d2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a10      	ldr	r2, [pc, #64]	@ (8005210 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d10c      	bne.n	80051ec <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80051d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685b      	ldr	r3, [r3, #4]
 80051de:	68ba      	ldr	r2, [r7, #8]
 80051e0:	4313      	orrs	r3, r2
 80051e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	68ba      	ldr	r2, [r7, #8]
 80051ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	2201      	movs	r2, #1
 80051f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	2200      	movs	r2, #0
 80051f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80051fc:	2300      	movs	r3, #0
}
 80051fe:	4618      	mov	r0, r3
 8005200:	3714      	adds	r7, #20
 8005202:	46bd      	mov	sp, r7
 8005204:	bc80      	pop	{r7}
 8005206:	4770      	bx	lr
 8005208:	40012c00 	.word	0x40012c00
 800520c:	40000400 	.word	0x40000400
 8005210:	40000800 	.word	0x40000800

08005214 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005214:	b480      	push	{r7}
 8005216:	b083      	sub	sp, #12
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800521c:	bf00      	nop
 800521e:	370c      	adds	r7, #12
 8005220:	46bd      	mov	sp, r7
 8005222:	bc80      	pop	{r7}
 8005224:	4770      	bx	lr

08005226 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005226:	b480      	push	{r7}
 8005228:	b083      	sub	sp, #12
 800522a:	af00      	add	r7, sp, #0
 800522c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800522e:	bf00      	nop
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	bc80      	pop	{r7}
 8005236:	4770      	bx	lr

08005238 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b082      	sub	sp, #8
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	2b00      	cmp	r3, #0
 8005244:	d101      	bne.n	800524a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005246:	2301      	movs	r3, #1
 8005248:	e042      	b.n	80052d0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d106      	bne.n	8005264 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2200      	movs	r2, #0
 800525a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800525e:	6878      	ldr	r0, [r7, #4]
 8005260:	f7fc fed6 	bl	8002010 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2224      	movs	r2, #36	@ 0x24
 8005268:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	68da      	ldr	r2, [r3, #12]
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800527a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f000 fdb7 	bl	8005df0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	691a      	ldr	r2, [r3, #16]
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005290:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	695a      	ldr	r2, [r3, #20]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80052a0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	68da      	ldr	r2, [r3, #12]
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80052b0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2200      	movs	r2, #0
 80052b6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2220      	movs	r2, #32
 80052bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2220      	movs	r2, #32
 80052c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2200      	movs	r2, #0
 80052cc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80052ce:	2300      	movs	r3, #0
}
 80052d0:	4618      	mov	r0, r3
 80052d2:	3708      	adds	r7, #8
 80052d4:	46bd      	mov	sp, r7
 80052d6:	bd80      	pop	{r7, pc}

080052d8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b08a      	sub	sp, #40	@ 0x28
 80052dc:	af02      	add	r7, sp, #8
 80052de:	60f8      	str	r0, [r7, #12]
 80052e0:	60b9      	str	r1, [r7, #8]
 80052e2:	603b      	str	r3, [r7, #0]
 80052e4:	4613      	mov	r3, r2
 80052e6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80052e8:	2300      	movs	r3, #0
 80052ea:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052f2:	b2db      	uxtb	r3, r3
 80052f4:	2b20      	cmp	r3, #32
 80052f6:	d175      	bne.n	80053e4 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d002      	beq.n	8005304 <HAL_UART_Transmit+0x2c>
 80052fe:	88fb      	ldrh	r3, [r7, #6]
 8005300:	2b00      	cmp	r3, #0
 8005302:	d101      	bne.n	8005308 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005304:	2301      	movs	r3, #1
 8005306:	e06e      	b.n	80053e6 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	2200      	movs	r2, #0
 800530c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2221      	movs	r2, #33	@ 0x21
 8005312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005316:	f7fd f855 	bl	80023c4 <HAL_GetTick>
 800531a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	88fa      	ldrh	r2, [r7, #6]
 8005320:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	88fa      	ldrh	r2, [r7, #6]
 8005326:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	689b      	ldr	r3, [r3, #8]
 800532c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005330:	d108      	bne.n	8005344 <HAL_UART_Transmit+0x6c>
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d104      	bne.n	8005344 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800533a:	2300      	movs	r3, #0
 800533c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800533e:	68bb      	ldr	r3, [r7, #8]
 8005340:	61bb      	str	r3, [r7, #24]
 8005342:	e003      	b.n	800534c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005344:	68bb      	ldr	r3, [r7, #8]
 8005346:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005348:	2300      	movs	r3, #0
 800534a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800534c:	e02e      	b.n	80053ac <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800534e:	683b      	ldr	r3, [r7, #0]
 8005350:	9300      	str	r3, [sp, #0]
 8005352:	697b      	ldr	r3, [r7, #20]
 8005354:	2200      	movs	r2, #0
 8005356:	2180      	movs	r1, #128	@ 0x80
 8005358:	68f8      	ldr	r0, [r7, #12]
 800535a:	f000 fb1c 	bl	8005996 <UART_WaitOnFlagUntilTimeout>
 800535e:	4603      	mov	r3, r0
 8005360:	2b00      	cmp	r3, #0
 8005362:	d005      	beq.n	8005370 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005364:	68fb      	ldr	r3, [r7, #12]
 8005366:	2220      	movs	r2, #32
 8005368:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e03a      	b.n	80053e6 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005370:	69fb      	ldr	r3, [r7, #28]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d10b      	bne.n	800538e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	881b      	ldrh	r3, [r3, #0]
 800537a:	461a      	mov	r2, r3
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005384:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005386:	69bb      	ldr	r3, [r7, #24]
 8005388:	3302      	adds	r3, #2
 800538a:	61bb      	str	r3, [r7, #24]
 800538c:	e007      	b.n	800539e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800538e:	69fb      	ldr	r3, [r7, #28]
 8005390:	781a      	ldrb	r2, [r3, #0]
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005398:	69fb      	ldr	r3, [r7, #28]
 800539a:	3301      	adds	r3, #1
 800539c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053a2:	b29b      	uxth	r3, r3
 80053a4:	3b01      	subs	r3, #1
 80053a6:	b29a      	uxth	r2, r3
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80053b0:	b29b      	uxth	r3, r3
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d1cb      	bne.n	800534e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	9300      	str	r3, [sp, #0]
 80053ba:	697b      	ldr	r3, [r7, #20]
 80053bc:	2200      	movs	r2, #0
 80053be:	2140      	movs	r1, #64	@ 0x40
 80053c0:	68f8      	ldr	r0, [r7, #12]
 80053c2:	f000 fae8 	bl	8005996 <UART_WaitOnFlagUntilTimeout>
 80053c6:	4603      	mov	r3, r0
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d005      	beq.n	80053d8 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2220      	movs	r2, #32
 80053d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e006      	b.n	80053e6 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	2220      	movs	r2, #32
 80053dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80053e0:	2300      	movs	r3, #0
 80053e2:	e000      	b.n	80053e6 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80053e4:	2302      	movs	r3, #2
  }
}
 80053e6:	4618      	mov	r0, r3
 80053e8:	3720      	adds	r7, #32
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bd80      	pop	{r7, pc}

080053ee <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80053ee:	b580      	push	{r7, lr}
 80053f0:	b084      	sub	sp, #16
 80053f2:	af00      	add	r7, sp, #0
 80053f4:	60f8      	str	r0, [r7, #12]
 80053f6:	60b9      	str	r1, [r7, #8]
 80053f8:	4613      	mov	r3, r2
 80053fa:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005402:	b2db      	uxtb	r3, r3
 8005404:	2b20      	cmp	r3, #32
 8005406:	d112      	bne.n	800542e <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d002      	beq.n	8005414 <HAL_UART_Receive_IT+0x26>
 800540e:	88fb      	ldrh	r3, [r7, #6]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d101      	bne.n	8005418 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005414:	2301      	movs	r3, #1
 8005416:	e00b      	b.n	8005430 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	2200      	movs	r2, #0
 800541c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800541e:	88fb      	ldrh	r3, [r7, #6]
 8005420:	461a      	mov	r2, r3
 8005422:	68b9      	ldr	r1, [r7, #8]
 8005424:	68f8      	ldr	r0, [r7, #12]
 8005426:	f000 fb0f 	bl	8005a48 <UART_Start_Receive_IT>
 800542a:	4603      	mov	r3, r0
 800542c:	e000      	b.n	8005430 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800542e:	2302      	movs	r3, #2
  }
}
 8005430:	4618      	mov	r0, r3
 8005432:	3710      	adds	r7, #16
 8005434:	46bd      	mov	sp, r7
 8005436:	bd80      	pop	{r7, pc}

08005438 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	b0ba      	sub	sp, #232	@ 0xe8
 800543c:	af00      	add	r7, sp, #0
 800543e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	68db      	ldr	r3, [r3, #12]
 8005450:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	695b      	ldr	r3, [r3, #20]
 800545a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800545e:	2300      	movs	r3, #0
 8005460:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8005464:	2300      	movs	r3, #0
 8005466:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800546a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800546e:	f003 030f 	and.w	r3, r3, #15
 8005472:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8005476:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10f      	bne.n	800549e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800547e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005482:	f003 0320 	and.w	r3, r3, #32
 8005486:	2b00      	cmp	r3, #0
 8005488:	d009      	beq.n	800549e <HAL_UART_IRQHandler+0x66>
 800548a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800548e:	f003 0320 	and.w	r3, r3, #32
 8005492:	2b00      	cmp	r3, #0
 8005494:	d003      	beq.n	800549e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005496:	6878      	ldr	r0, [r7, #4]
 8005498:	f000 fbec 	bl	8005c74 <UART_Receive_IT>
      return;
 800549c:	e25b      	b.n	8005956 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800549e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	f000 80de 	beq.w	8005664 <HAL_UART_IRQHandler+0x22c>
 80054a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054ac:	f003 0301 	and.w	r3, r3, #1
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d106      	bne.n	80054c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80054b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054b8:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80054bc:	2b00      	cmp	r3, #0
 80054be:	f000 80d1 	beq.w	8005664 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80054c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054c6:	f003 0301 	and.w	r3, r3, #1
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d00b      	beq.n	80054e6 <HAL_UART_IRQHandler+0xae>
 80054ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80054d2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d005      	beq.n	80054e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80054de:	f043 0201 	orr.w	r2, r3, #1
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80054e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80054ea:	f003 0304 	and.w	r3, r3, #4
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00b      	beq.n	800550a <HAL_UART_IRQHandler+0xd2>
 80054f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80054f6:	f003 0301 	and.w	r3, r3, #1
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d005      	beq.n	800550a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005502:	f043 0202 	orr.w	r2, r3, #2
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800550a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800550e:	f003 0302 	and.w	r3, r3, #2
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00b      	beq.n	800552e <HAL_UART_IRQHandler+0xf6>
 8005516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800551a:	f003 0301 	and.w	r3, r3, #1
 800551e:	2b00      	cmp	r3, #0
 8005520:	d005      	beq.n	800552e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005526:	f043 0204 	orr.w	r2, r3, #4
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800552e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005532:	f003 0308 	and.w	r3, r3, #8
 8005536:	2b00      	cmp	r3, #0
 8005538:	d011      	beq.n	800555e <HAL_UART_IRQHandler+0x126>
 800553a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800553e:	f003 0320 	and.w	r3, r3, #32
 8005542:	2b00      	cmp	r3, #0
 8005544:	d105      	bne.n	8005552 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800554a:	f003 0301 	and.w	r3, r3, #1
 800554e:	2b00      	cmp	r3, #0
 8005550:	d005      	beq.n	800555e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005556:	f043 0208 	orr.w	r2, r3, #8
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005562:	2b00      	cmp	r3, #0
 8005564:	f000 81f2 	beq.w	800594c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800556c:	f003 0320 	and.w	r3, r3, #32
 8005570:	2b00      	cmp	r3, #0
 8005572:	d008      	beq.n	8005586 <HAL_UART_IRQHandler+0x14e>
 8005574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005578:	f003 0320 	and.w	r3, r3, #32
 800557c:	2b00      	cmp	r3, #0
 800557e:	d002      	beq.n	8005586 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005580:	6878      	ldr	r0, [r7, #4]
 8005582:	f000 fb77 	bl	8005c74 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	695b      	ldr	r3, [r3, #20]
 800558c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005590:	2b00      	cmp	r3, #0
 8005592:	bf14      	ite	ne
 8005594:	2301      	movne	r3, #1
 8005596:	2300      	moveq	r3, #0
 8005598:	b2db      	uxtb	r3, r3
 800559a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80055a2:	f003 0308 	and.w	r3, r3, #8
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d103      	bne.n	80055b2 <HAL_UART_IRQHandler+0x17a>
 80055aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d04f      	beq.n	8005652 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80055b2:	6878      	ldr	r0, [r7, #4]
 80055b4:	f000 fa81 	bl	8005aba <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80055c2:	2b00      	cmp	r3, #0
 80055c4:	d041      	beq.n	800564a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	3314      	adds	r3, #20
 80055cc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80055d4:	e853 3f00 	ldrex	r3, [r3]
 80055d8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80055dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80055e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80055e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	3314      	adds	r3, #20
 80055ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80055f2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80055f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80055fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8005602:	e841 2300 	strex	r3, r2, [r1]
 8005606:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800560a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1d9      	bne.n	80055c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005616:	2b00      	cmp	r3, #0
 8005618:	d013      	beq.n	8005642 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800561e:	4a7e      	ldr	r2, [pc, #504]	@ (8005818 <HAL_UART_IRQHandler+0x3e0>)
 8005620:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005626:	4618      	mov	r0, r3
 8005628:	f7fd f842 	bl	80026b0 <HAL_DMA_Abort_IT>
 800562c:	4603      	mov	r3, r0
 800562e:	2b00      	cmp	r3, #0
 8005630:	d016      	beq.n	8005660 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005636:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005638:	687a      	ldr	r2, [r7, #4]
 800563a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800563c:	4610      	mov	r0, r2
 800563e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005640:	e00e      	b.n	8005660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f000 f993 	bl	800596e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005648:	e00a      	b.n	8005660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800564a:	6878      	ldr	r0, [r7, #4]
 800564c:	f000 f98f 	bl	800596e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005650:	e006      	b.n	8005660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 f98b 	bl	800596e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800565e:	e175      	b.n	800594c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005660:	bf00      	nop
    return;
 8005662:	e173      	b.n	800594c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005668:	2b01      	cmp	r3, #1
 800566a:	f040 814f 	bne.w	800590c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800566e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005672:	f003 0310 	and.w	r3, r3, #16
 8005676:	2b00      	cmp	r3, #0
 8005678:	f000 8148 	beq.w	800590c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800567c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005680:	f003 0310 	and.w	r3, r3, #16
 8005684:	2b00      	cmp	r3, #0
 8005686:	f000 8141 	beq.w	800590c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800568a:	2300      	movs	r3, #0
 800568c:	60bb      	str	r3, [r7, #8]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	60bb      	str	r3, [r7, #8]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	685b      	ldr	r3, [r3, #4]
 800569c:	60bb      	str	r3, [r7, #8]
 800569e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	f000 80b6 	beq.w	800581c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80056bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	f000 8145 	beq.w	8005950 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80056ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056ce:	429a      	cmp	r2, r3
 80056d0:	f080 813e 	bcs.w	8005950 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80056da:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056e0:	699b      	ldr	r3, [r3, #24]
 80056e2:	2b20      	cmp	r3, #32
 80056e4:	f000 8088 	beq.w	80057f8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	330c      	adds	r3, #12
 80056ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80056f6:	e853 3f00 	ldrex	r3, [r3]
 80056fa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80056fe:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005702:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005706:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	330c      	adds	r3, #12
 8005710:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8005714:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005718:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800571c:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8005720:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8005724:	e841 2300 	strex	r3, r2, [r1]
 8005728:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800572c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005730:	2b00      	cmp	r3, #0
 8005732:	d1d9      	bne.n	80056e8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	3314      	adds	r3, #20
 800573a:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800573c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800573e:	e853 3f00 	ldrex	r3, [r3]
 8005742:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8005744:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005746:	f023 0301 	bic.w	r3, r3, #1
 800574a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	3314      	adds	r3, #20
 8005754:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005758:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800575c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800575e:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005760:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8005764:	e841 2300 	strex	r3, r2, [r1]
 8005768:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800576a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800576c:	2b00      	cmp	r3, #0
 800576e:	d1e1      	bne.n	8005734 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	3314      	adds	r3, #20
 8005776:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005778:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800577a:	e853 3f00 	ldrex	r3, [r3]
 800577e:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005780:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005782:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005786:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	3314      	adds	r3, #20
 8005790:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8005794:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8005796:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005798:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800579a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800579c:	e841 2300 	strex	r3, r2, [r1]
 80057a0:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80057a2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d1e3      	bne.n	8005770 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2220      	movs	r2, #32
 80057ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2200      	movs	r2, #0
 80057b4:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	330c      	adds	r3, #12
 80057bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80057c0:	e853 3f00 	ldrex	r3, [r3]
 80057c4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80057c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80057c8:	f023 0310 	bic.w	r3, r3, #16
 80057cc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	330c      	adds	r3, #12
 80057d6:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80057da:	65ba      	str	r2, [r7, #88]	@ 0x58
 80057dc:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057de:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80057e0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80057e2:	e841 2300 	strex	r3, r2, [r1]
 80057e6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80057e8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d1e3      	bne.n	80057b6 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fc ff21 	bl	800263a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2202      	movs	r2, #2
 80057fc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005806:	b29b      	uxth	r3, r3
 8005808:	1ad3      	subs	r3, r2, r3
 800580a:	b29b      	uxth	r3, r3
 800580c:	4619      	mov	r1, r3
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 f8b6 	bl	8005980 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005814:	e09c      	b.n	8005950 <HAL_UART_IRQHandler+0x518>
 8005816:	bf00      	nop
 8005818:	08005b7f 	.word	0x08005b7f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005824:	b29b      	uxth	r3, r3
 8005826:	1ad3      	subs	r3, r2, r3
 8005828:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005830:	b29b      	uxth	r3, r3
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 808e 	beq.w	8005954 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005838:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800583c:	2b00      	cmp	r3, #0
 800583e:	f000 8089 	beq.w	8005954 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	330c      	adds	r3, #12
 8005848:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800584a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800584c:	e853 3f00 	ldrex	r3, [r3]
 8005850:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005854:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005858:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	330c      	adds	r3, #12
 8005862:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8005866:	647a      	str	r2, [r7, #68]	@ 0x44
 8005868:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800586a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800586c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800586e:	e841 2300 	strex	r3, r2, [r1]
 8005872:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005876:	2b00      	cmp	r3, #0
 8005878:	d1e3      	bne.n	8005842 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	3314      	adds	r3, #20
 8005880:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005884:	e853 3f00 	ldrex	r3, [r3]
 8005888:	623b      	str	r3, [r7, #32]
   return(result);
 800588a:	6a3b      	ldr	r3, [r7, #32]
 800588c:	f023 0301 	bic.w	r3, r3, #1
 8005890:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	3314      	adds	r3, #20
 800589a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800589e:	633a      	str	r2, [r7, #48]	@ 0x30
 80058a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058a2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80058a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80058a6:	e841 2300 	strex	r3, r2, [r1]
 80058aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80058ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d1e3      	bne.n	800587a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2220      	movs	r2, #32
 80058b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	2200      	movs	r2, #0
 80058be:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	330c      	adds	r3, #12
 80058c6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058c8:	693b      	ldr	r3, [r7, #16]
 80058ca:	e853 3f00 	ldrex	r3, [r3]
 80058ce:	60fb      	str	r3, [r7, #12]
   return(result);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f023 0310 	bic.w	r3, r3, #16
 80058d6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	330c      	adds	r3, #12
 80058e0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 80058e4:	61fa      	str	r2, [r7, #28]
 80058e6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058e8:	69b9      	ldr	r1, [r7, #24]
 80058ea:	69fa      	ldr	r2, [r7, #28]
 80058ec:	e841 2300 	strex	r3, r2, [r1]
 80058f0:	617b      	str	r3, [r7, #20]
   return(result);
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d1e3      	bne.n	80058c0 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	2202      	movs	r2, #2
 80058fc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80058fe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005902:	4619      	mov	r1, r3
 8005904:	6878      	ldr	r0, [r7, #4]
 8005906:	f000 f83b 	bl	8005980 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800590a:	e023      	b.n	8005954 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800590c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005910:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005914:	2b00      	cmp	r3, #0
 8005916:	d009      	beq.n	800592c <HAL_UART_IRQHandler+0x4f4>
 8005918:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800591c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005920:	2b00      	cmp	r3, #0
 8005922:	d003      	beq.n	800592c <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8005924:	6878      	ldr	r0, [r7, #4]
 8005926:	f000 f93e 	bl	8005ba6 <UART_Transmit_IT>
    return;
 800592a:	e014      	b.n	8005956 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800592c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005930:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005934:	2b00      	cmp	r3, #0
 8005936:	d00e      	beq.n	8005956 <HAL_UART_IRQHandler+0x51e>
 8005938:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800593c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005940:	2b00      	cmp	r3, #0
 8005942:	d008      	beq.n	8005956 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 f97d 	bl	8005c44 <UART_EndTransmit_IT>
    return;
 800594a:	e004      	b.n	8005956 <HAL_UART_IRQHandler+0x51e>
    return;
 800594c:	bf00      	nop
 800594e:	e002      	b.n	8005956 <HAL_UART_IRQHandler+0x51e>
      return;
 8005950:	bf00      	nop
 8005952:	e000      	b.n	8005956 <HAL_UART_IRQHandler+0x51e>
      return;
 8005954:	bf00      	nop
  }
}
 8005956:	37e8      	adds	r7, #232	@ 0xe8
 8005958:	46bd      	mov	sp, r7
 800595a:	bd80      	pop	{r7, pc}

0800595c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800595c:	b480      	push	{r7}
 800595e:	b083      	sub	sp, #12
 8005960:	af00      	add	r7, sp, #0
 8005962:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005964:	bf00      	nop
 8005966:	370c      	adds	r7, #12
 8005968:	46bd      	mov	sp, r7
 800596a:	bc80      	pop	{r7}
 800596c:	4770      	bx	lr

0800596e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800596e:	b480      	push	{r7}
 8005970:	b083      	sub	sp, #12
 8005972:	af00      	add	r7, sp, #0
 8005974:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005976:	bf00      	nop
 8005978:	370c      	adds	r7, #12
 800597a:	46bd      	mov	sp, r7
 800597c:	bc80      	pop	{r7}
 800597e:	4770      	bx	lr

08005980 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
 8005988:	460b      	mov	r3, r1
 800598a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800598c:	bf00      	nop
 800598e:	370c      	adds	r7, #12
 8005990:	46bd      	mov	sp, r7
 8005992:	bc80      	pop	{r7}
 8005994:	4770      	bx	lr

08005996 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005996:	b580      	push	{r7, lr}
 8005998:	b086      	sub	sp, #24
 800599a:	af00      	add	r7, sp, #0
 800599c:	60f8      	str	r0, [r7, #12]
 800599e:	60b9      	str	r1, [r7, #8]
 80059a0:	603b      	str	r3, [r7, #0]
 80059a2:	4613      	mov	r3, r2
 80059a4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80059a6:	e03b      	b.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80059a8:	6a3b      	ldr	r3, [r7, #32]
 80059aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059ae:	d037      	beq.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80059b0:	f7fc fd08 	bl	80023c4 <HAL_GetTick>
 80059b4:	4602      	mov	r2, r0
 80059b6:	683b      	ldr	r3, [r7, #0]
 80059b8:	1ad3      	subs	r3, r2, r3
 80059ba:	6a3a      	ldr	r2, [r7, #32]
 80059bc:	429a      	cmp	r2, r3
 80059be:	d302      	bcc.n	80059c6 <UART_WaitOnFlagUntilTimeout+0x30>
 80059c0:	6a3b      	ldr	r3, [r7, #32]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d101      	bne.n	80059ca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80059c6:	2303      	movs	r3, #3
 80059c8:	e03a      	b.n	8005a40 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	f003 0304 	and.w	r3, r3, #4
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d023      	beq.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x8a>
 80059d8:	68bb      	ldr	r3, [r7, #8]
 80059da:	2b80      	cmp	r3, #128	@ 0x80
 80059dc:	d020      	beq.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x8a>
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b40      	cmp	r3, #64	@ 0x40
 80059e2:	d01d      	beq.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0308 	and.w	r3, r3, #8
 80059ee:	2b08      	cmp	r3, #8
 80059f0:	d116      	bne.n	8005a20 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80059f2:	2300      	movs	r3, #0
 80059f4:	617b      	str	r3, [r7, #20]
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	681b      	ldr	r3, [r3, #0]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	617b      	str	r3, [r7, #20]
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	685b      	ldr	r3, [r3, #4]
 8005a04:	617b      	str	r3, [r7, #20]
 8005a06:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005a08:	68f8      	ldr	r0, [r7, #12]
 8005a0a:	f000 f856 	bl	8005aba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	2208      	movs	r2, #8
 8005a12:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005a1c:	2301      	movs	r3, #1
 8005a1e:	e00f      	b.n	8005a40 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	681a      	ldr	r2, [r3, #0]
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	4013      	ands	r3, r2
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	429a      	cmp	r2, r3
 8005a2e:	bf0c      	ite	eq
 8005a30:	2301      	moveq	r3, #1
 8005a32:	2300      	movne	r3, #0
 8005a34:	b2db      	uxtb	r3, r3
 8005a36:	461a      	mov	r2, r3
 8005a38:	79fb      	ldrb	r3, [r7, #7]
 8005a3a:	429a      	cmp	r2, r3
 8005a3c:	d0b4      	beq.n	80059a8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	4618      	mov	r0, r3
 8005a42:	3718      	adds	r7, #24
 8005a44:	46bd      	mov	sp, r7
 8005a46:	bd80      	pop	{r7, pc}

08005a48 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b085      	sub	sp, #20
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	4613      	mov	r3, r2
 8005a54:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	68ba      	ldr	r2, [r7, #8]
 8005a5a:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	88fa      	ldrh	r2, [r7, #6]
 8005a60:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	88fa      	ldrh	r2, [r7, #6]
 8005a66:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a68:	68fb      	ldr	r3, [r7, #12]
 8005a6a:	2200      	movs	r2, #0
 8005a6c:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2222      	movs	r2, #34	@ 0x22
 8005a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	691b      	ldr	r3, [r3, #16]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d007      	beq.n	8005a8e <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	68da      	ldr	r2, [r3, #12]
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005a8c:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	695a      	ldr	r2, [r3, #20]
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	681b      	ldr	r3, [r3, #0]
 8005a98:	f042 0201 	orr.w	r2, r2, #1
 8005a9c:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	68da      	ldr	r2, [r3, #12]
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f042 0220 	orr.w	r2, r2, #32
 8005aac:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005aae:	2300      	movs	r3, #0
}
 8005ab0:	4618      	mov	r0, r3
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bc80      	pop	{r7}
 8005ab8:	4770      	bx	lr

08005aba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b095      	sub	sp, #84	@ 0x54
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	330c      	adds	r3, #12
 8005ac8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005acc:	e853 3f00 	ldrex	r3, [r3]
 8005ad0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005ad2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005ad8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	330c      	adds	r3, #12
 8005ae0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005ae2:	643a      	str	r2, [r7, #64]	@ 0x40
 8005ae4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ae6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005ae8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005aea:	e841 2300 	strex	r3, r2, [r1]
 8005aee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d1e5      	bne.n	8005ac2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	3314      	adds	r3, #20
 8005afc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005afe:	6a3b      	ldr	r3, [r7, #32]
 8005b00:	e853 3f00 	ldrex	r3, [r3]
 8005b04:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b06:	69fb      	ldr	r3, [r7, #28]
 8005b08:	f023 0301 	bic.w	r3, r3, #1
 8005b0c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	3314      	adds	r3, #20
 8005b14:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005b16:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005b18:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b1a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005b1c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005b1e:	e841 2300 	strex	r3, r2, [r1]
 8005b22:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d1e5      	bne.n	8005af6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d119      	bne.n	8005b66 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	330c      	adds	r3, #12
 8005b38:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	e853 3f00 	ldrex	r3, [r3]
 8005b40:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	f023 0310 	bic.w	r3, r3, #16
 8005b48:	647b      	str	r3, [r7, #68]	@ 0x44
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	330c      	adds	r3, #12
 8005b50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005b52:	61ba      	str	r2, [r7, #24]
 8005b54:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b56:	6979      	ldr	r1, [r7, #20]
 8005b58:	69ba      	ldr	r2, [r7, #24]
 8005b5a:	e841 2300 	strex	r3, r2, [r1]
 8005b5e:	613b      	str	r3, [r7, #16]
   return(result);
 8005b60:	693b      	ldr	r3, [r7, #16]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1e5      	bne.n	8005b32 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	2220      	movs	r2, #32
 8005b6a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	2200      	movs	r2, #0
 8005b72:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005b74:	bf00      	nop
 8005b76:	3754      	adds	r7, #84	@ 0x54
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005b7e:	b580      	push	{r7, lr}
 8005b80:	b084      	sub	sp, #16
 8005b82:	af00      	add	r7, sp, #0
 8005b84:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b8a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	2200      	movs	r2, #0
 8005b90:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f7ff fee8 	bl	800596e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b9e:	bf00      	nop
 8005ba0:	3710      	adds	r7, #16
 8005ba2:	46bd      	mov	sp, r7
 8005ba4:	bd80      	pop	{r7, pc}

08005ba6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ba6:	b480      	push	{r7}
 8005ba8:	b085      	sub	sp, #20
 8005baa:	af00      	add	r7, sp, #0
 8005bac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b21      	cmp	r3, #33	@ 0x21
 8005bb8:	d13e      	bne.n	8005c38 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	689b      	ldr	r3, [r3, #8]
 8005bbe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005bc2:	d114      	bne.n	8005bee <UART_Transmit_IT+0x48>
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d110      	bne.n	8005bee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6a1b      	ldr	r3, [r3, #32]
 8005bd0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005bd2:	68fb      	ldr	r3, [r7, #12]
 8005bd4:	881b      	ldrh	r3, [r3, #0]
 8005bd6:	461a      	mov	r2, r3
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005be0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6a1b      	ldr	r3, [r3, #32]
 8005be6:	1c9a      	adds	r2, r3, #2
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	621a      	str	r2, [r3, #32]
 8005bec:	e008      	b.n	8005c00 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6a1b      	ldr	r3, [r3, #32]
 8005bf2:	1c59      	adds	r1, r3, #1
 8005bf4:	687a      	ldr	r2, [r7, #4]
 8005bf6:	6211      	str	r1, [r2, #32]
 8005bf8:	781a      	ldrb	r2, [r3, #0]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005c04:	b29b      	uxth	r3, r3
 8005c06:	3b01      	subs	r3, #1
 8005c08:	b29b      	uxth	r3, r3
 8005c0a:	687a      	ldr	r2, [r7, #4]
 8005c0c:	4619      	mov	r1, r3
 8005c0e:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d10f      	bne.n	8005c34 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	68da      	ldr	r2, [r3, #12]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005c22:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005c32:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005c34:	2300      	movs	r3, #0
 8005c36:	e000      	b.n	8005c3a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005c38:	2302      	movs	r3, #2
  }
}
 8005c3a:	4618      	mov	r0, r3
 8005c3c:	3714      	adds	r7, #20
 8005c3e:	46bd      	mov	sp, r7
 8005c40:	bc80      	pop	{r7}
 8005c42:	4770      	bx	lr

08005c44 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b082      	sub	sp, #8
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68da      	ldr	r2, [r3, #12]
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005c5a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	2220      	movs	r2, #32
 8005c60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005c64:	6878      	ldr	r0, [r7, #4]
 8005c66:	f7ff fe79 	bl	800595c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005c6a:	2300      	movs	r3, #0
}
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	3708      	adds	r7, #8
 8005c70:	46bd      	mov	sp, r7
 8005c72:	bd80      	pop	{r7, pc}

08005c74 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005c74:	b580      	push	{r7, lr}
 8005c76:	b08c      	sub	sp, #48	@ 0x30
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b22      	cmp	r3, #34	@ 0x22
 8005c86:	f040 80ae 	bne.w	8005de6 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	689b      	ldr	r3, [r3, #8]
 8005c8e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c92:	d117      	bne.n	8005cc4 <UART_Receive_IT+0x50>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	691b      	ldr	r3, [r3, #16]
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d113      	bne.n	8005cc4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005c9c:	2300      	movs	r3, #0
 8005c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ca4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	b29b      	uxth	r3, r3
 8005cae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005cb2:	b29a      	uxth	r2, r3
 8005cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cbc:	1c9a      	adds	r2, r3, #2
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	629a      	str	r2, [r3, #40]	@ 0x28
 8005cc2:	e026      	b.n	8005d12 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8005cca:	2300      	movs	r3, #0
 8005ccc:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005cd6:	d007      	beq.n	8005ce8 <UART_Receive_IT+0x74>
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10a      	bne.n	8005cf6 <UART_Receive_IT+0x82>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	691b      	ldr	r3, [r3, #16]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d106      	bne.n	8005cf6 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	685b      	ldr	r3, [r3, #4]
 8005cee:	b2da      	uxtb	r2, r3
 8005cf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cf2:	701a      	strb	r2, [r3, #0]
 8005cf4:	e008      	b.n	8005d08 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005d02:	b2da      	uxtb	r2, r3
 8005d04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d06:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d0c:	1c5a      	adds	r2, r3, #1
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8005d16:	b29b      	uxth	r3, r3
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	b29b      	uxth	r3, r3
 8005d1c:	687a      	ldr	r2, [r7, #4]
 8005d1e:	4619      	mov	r1, r3
 8005d20:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d15d      	bne.n	8005de2 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68da      	ldr	r2, [r3, #12]
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f022 0220 	bic.w	r2, r2, #32
 8005d34:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68da      	ldr	r2, [r3, #12]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005d44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	695a      	ldr	r2, [r3, #20]
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	f022 0201 	bic.w	r2, r2, #1
 8005d54:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	2220      	movs	r2, #32
 8005d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2200      	movs	r2, #0
 8005d62:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d135      	bne.n	8005dd8 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	330c      	adds	r3, #12
 8005d78:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	e853 3f00 	ldrex	r3, [r3]
 8005d80:	613b      	str	r3, [r7, #16]
   return(result);
 8005d82:	693b      	ldr	r3, [r7, #16]
 8005d84:	f023 0310 	bic.w	r3, r3, #16
 8005d88:	627b      	str	r3, [r7, #36]	@ 0x24
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	330c      	adds	r3, #12
 8005d90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d92:	623a      	str	r2, [r7, #32]
 8005d94:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d96:	69f9      	ldr	r1, [r7, #28]
 8005d98:	6a3a      	ldr	r2, [r7, #32]
 8005d9a:	e841 2300 	strex	r3, r2, [r1]
 8005d9e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005da0:	69bb      	ldr	r3, [r7, #24]
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d1e5      	bne.n	8005d72 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	f003 0310 	and.w	r3, r3, #16
 8005db0:	2b10      	cmp	r3, #16
 8005db2:	d10a      	bne.n	8005dca <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005db4:	2300      	movs	r3, #0
 8005db6:	60fb      	str	r3, [r7, #12]
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	685b      	ldr	r3, [r3, #4]
 8005dc6:	60fb      	str	r3, [r7, #12]
 8005dc8:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8005dce:	4619      	mov	r1, r3
 8005dd0:	6878      	ldr	r0, [r7, #4]
 8005dd2:	f7ff fdd5 	bl	8005980 <HAL_UARTEx_RxEventCallback>
 8005dd6:	e002      	b.n	8005dde <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005dd8:	6878      	ldr	r0, [r7, #4]
 8005dda:	f7fb ffc5 	bl	8001d68 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005dde:	2300      	movs	r3, #0
 8005de0:	e002      	b.n	8005de8 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005de2:	2300      	movs	r3, #0
 8005de4:	e000      	b.n	8005de8 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005de6:	2302      	movs	r3, #2
  }
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3730      	adds	r7, #48	@ 0x30
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b084      	sub	sp, #16
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	691b      	ldr	r3, [r3, #16]
 8005dfe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	68da      	ldr	r2, [r3, #12]
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	430a      	orrs	r2, r1
 8005e0c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	689a      	ldr	r2, [r3, #8]
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	691b      	ldr	r3, [r3, #16]
 8005e16:	431a      	orrs	r2, r3
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	695b      	ldr	r3, [r3, #20]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	68db      	ldr	r3, [r3, #12]
 8005e26:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005e2a:	f023 030c 	bic.w	r3, r3, #12
 8005e2e:	687a      	ldr	r2, [r7, #4]
 8005e30:	6812      	ldr	r2, [r2, #0]
 8005e32:	68b9      	ldr	r1, [r7, #8]
 8005e34:	430b      	orrs	r3, r1
 8005e36:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	699a      	ldr	r2, [r3, #24]
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	430a      	orrs	r2, r1
 8005e4c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a2c      	ldr	r2, [pc, #176]	@ (8005f04 <UART_SetConfig+0x114>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d103      	bne.n	8005e60 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005e58:	f7fe fa6a 	bl	8004330 <HAL_RCC_GetPCLK2Freq>
 8005e5c:	60f8      	str	r0, [r7, #12]
 8005e5e:	e002      	b.n	8005e66 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005e60:	f7fe fa52 	bl	8004308 <HAL_RCC_GetPCLK1Freq>
 8005e64:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e66:	68fa      	ldr	r2, [r7, #12]
 8005e68:	4613      	mov	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4413      	add	r3, r2
 8005e6e:	009a      	lsls	r2, r3, #2
 8005e70:	441a      	add	r2, r3
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	009b      	lsls	r3, r3, #2
 8005e78:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e7c:	4a22      	ldr	r2, [pc, #136]	@ (8005f08 <UART_SetConfig+0x118>)
 8005e7e:	fba2 2303 	umull	r2, r3, r2, r3
 8005e82:	095b      	lsrs	r3, r3, #5
 8005e84:	0119      	lsls	r1, r3, #4
 8005e86:	68fa      	ldr	r2, [r7, #12]
 8005e88:	4613      	mov	r3, r2
 8005e8a:	009b      	lsls	r3, r3, #2
 8005e8c:	4413      	add	r3, r2
 8005e8e:	009a      	lsls	r2, r3, #2
 8005e90:	441a      	add	r2, r3
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	685b      	ldr	r3, [r3, #4]
 8005e96:	009b      	lsls	r3, r3, #2
 8005e98:	fbb2 f2f3 	udiv	r2, r2, r3
 8005e9c:	4b1a      	ldr	r3, [pc, #104]	@ (8005f08 <UART_SetConfig+0x118>)
 8005e9e:	fba3 0302 	umull	r0, r3, r3, r2
 8005ea2:	095b      	lsrs	r3, r3, #5
 8005ea4:	2064      	movs	r0, #100	@ 0x64
 8005ea6:	fb00 f303 	mul.w	r3, r0, r3
 8005eaa:	1ad3      	subs	r3, r2, r3
 8005eac:	011b      	lsls	r3, r3, #4
 8005eae:	3332      	adds	r3, #50	@ 0x32
 8005eb0:	4a15      	ldr	r2, [pc, #84]	@ (8005f08 <UART_SetConfig+0x118>)
 8005eb2:	fba2 2303 	umull	r2, r3, r2, r3
 8005eb6:	095b      	lsrs	r3, r3, #5
 8005eb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005ebc:	4419      	add	r1, r3
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	4613      	mov	r3, r2
 8005ec2:	009b      	lsls	r3, r3, #2
 8005ec4:	4413      	add	r3, r2
 8005ec6:	009a      	lsls	r2, r3, #2
 8005ec8:	441a      	add	r2, r3
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	009b      	lsls	r3, r3, #2
 8005ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8005ed4:	4b0c      	ldr	r3, [pc, #48]	@ (8005f08 <UART_SetConfig+0x118>)
 8005ed6:	fba3 0302 	umull	r0, r3, r3, r2
 8005eda:	095b      	lsrs	r3, r3, #5
 8005edc:	2064      	movs	r0, #100	@ 0x64
 8005ede:	fb00 f303 	mul.w	r3, r0, r3
 8005ee2:	1ad3      	subs	r3, r2, r3
 8005ee4:	011b      	lsls	r3, r3, #4
 8005ee6:	3332      	adds	r3, #50	@ 0x32
 8005ee8:	4a07      	ldr	r2, [pc, #28]	@ (8005f08 <UART_SetConfig+0x118>)
 8005eea:	fba2 2303 	umull	r2, r3, r2, r3
 8005eee:	095b      	lsrs	r3, r3, #5
 8005ef0:	f003 020f 	and.w	r2, r3, #15
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	440a      	add	r2, r1
 8005efa:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005efc:	bf00      	nop
 8005efe:	3710      	adds	r7, #16
 8005f00:	46bd      	mov	sp, r7
 8005f02:	bd80      	pop	{r7, pc}
 8005f04:	40013800 	.word	0x40013800
 8005f08:	51eb851f 	.word	0x51eb851f

08005f0c <atoi>:
 8005f0c:	220a      	movs	r2, #10
 8005f0e:	2100      	movs	r1, #0
 8005f10:	f000 b87c 	b.w	800600c <strtol>

08005f14 <_strtol_l.isra.0>:
 8005f14:	2b24      	cmp	r3, #36	@ 0x24
 8005f16:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f1a:	4686      	mov	lr, r0
 8005f1c:	4690      	mov	r8, r2
 8005f1e:	d801      	bhi.n	8005f24 <_strtol_l.isra.0+0x10>
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d106      	bne.n	8005f32 <_strtol_l.isra.0+0x1e>
 8005f24:	f001 f882 	bl	800702c <__errno>
 8005f28:	2316      	movs	r3, #22
 8005f2a:	6003      	str	r3, [r0, #0]
 8005f2c:	2000      	movs	r0, #0
 8005f2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f32:	460d      	mov	r5, r1
 8005f34:	4833      	ldr	r0, [pc, #204]	@ (8006004 <_strtol_l.isra.0+0xf0>)
 8005f36:	462a      	mov	r2, r5
 8005f38:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005f3c:	5d06      	ldrb	r6, [r0, r4]
 8005f3e:	f016 0608 	ands.w	r6, r6, #8
 8005f42:	d1f8      	bne.n	8005f36 <_strtol_l.isra.0+0x22>
 8005f44:	2c2d      	cmp	r4, #45	@ 0x2d
 8005f46:	d110      	bne.n	8005f6a <_strtol_l.isra.0+0x56>
 8005f48:	2601      	movs	r6, #1
 8005f4a:	782c      	ldrb	r4, [r5, #0]
 8005f4c:	1c95      	adds	r5, r2, #2
 8005f4e:	f033 0210 	bics.w	r2, r3, #16
 8005f52:	d115      	bne.n	8005f80 <_strtol_l.isra.0+0x6c>
 8005f54:	2c30      	cmp	r4, #48	@ 0x30
 8005f56:	d10d      	bne.n	8005f74 <_strtol_l.isra.0+0x60>
 8005f58:	782a      	ldrb	r2, [r5, #0]
 8005f5a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005f5e:	2a58      	cmp	r2, #88	@ 0x58
 8005f60:	d108      	bne.n	8005f74 <_strtol_l.isra.0+0x60>
 8005f62:	786c      	ldrb	r4, [r5, #1]
 8005f64:	3502      	adds	r5, #2
 8005f66:	2310      	movs	r3, #16
 8005f68:	e00a      	b.n	8005f80 <_strtol_l.isra.0+0x6c>
 8005f6a:	2c2b      	cmp	r4, #43	@ 0x2b
 8005f6c:	bf04      	itt	eq
 8005f6e:	782c      	ldrbeq	r4, [r5, #0]
 8005f70:	1c95      	addeq	r5, r2, #2
 8005f72:	e7ec      	b.n	8005f4e <_strtol_l.isra.0+0x3a>
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d1f6      	bne.n	8005f66 <_strtol_l.isra.0+0x52>
 8005f78:	2c30      	cmp	r4, #48	@ 0x30
 8005f7a:	bf14      	ite	ne
 8005f7c:	230a      	movne	r3, #10
 8005f7e:	2308      	moveq	r3, #8
 8005f80:	2200      	movs	r2, #0
 8005f82:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005f86:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005f8a:	fbbc f9f3 	udiv	r9, ip, r3
 8005f8e:	4610      	mov	r0, r2
 8005f90:	fb03 ca19 	mls	sl, r3, r9, ip
 8005f94:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005f98:	2f09      	cmp	r7, #9
 8005f9a:	d80f      	bhi.n	8005fbc <_strtol_l.isra.0+0xa8>
 8005f9c:	463c      	mov	r4, r7
 8005f9e:	42a3      	cmp	r3, r4
 8005fa0:	dd1b      	ble.n	8005fda <_strtol_l.isra.0+0xc6>
 8005fa2:	1c57      	adds	r7, r2, #1
 8005fa4:	d007      	beq.n	8005fb6 <_strtol_l.isra.0+0xa2>
 8005fa6:	4581      	cmp	r9, r0
 8005fa8:	d314      	bcc.n	8005fd4 <_strtol_l.isra.0+0xc0>
 8005faa:	d101      	bne.n	8005fb0 <_strtol_l.isra.0+0x9c>
 8005fac:	45a2      	cmp	sl, r4
 8005fae:	db11      	blt.n	8005fd4 <_strtol_l.isra.0+0xc0>
 8005fb0:	2201      	movs	r2, #1
 8005fb2:	fb00 4003 	mla	r0, r0, r3, r4
 8005fb6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005fba:	e7eb      	b.n	8005f94 <_strtol_l.isra.0+0x80>
 8005fbc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005fc0:	2f19      	cmp	r7, #25
 8005fc2:	d801      	bhi.n	8005fc8 <_strtol_l.isra.0+0xb4>
 8005fc4:	3c37      	subs	r4, #55	@ 0x37
 8005fc6:	e7ea      	b.n	8005f9e <_strtol_l.isra.0+0x8a>
 8005fc8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005fcc:	2f19      	cmp	r7, #25
 8005fce:	d804      	bhi.n	8005fda <_strtol_l.isra.0+0xc6>
 8005fd0:	3c57      	subs	r4, #87	@ 0x57
 8005fd2:	e7e4      	b.n	8005f9e <_strtol_l.isra.0+0x8a>
 8005fd4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fd8:	e7ed      	b.n	8005fb6 <_strtol_l.isra.0+0xa2>
 8005fda:	1c53      	adds	r3, r2, #1
 8005fdc:	d108      	bne.n	8005ff0 <_strtol_l.isra.0+0xdc>
 8005fde:	2322      	movs	r3, #34	@ 0x22
 8005fe0:	4660      	mov	r0, ip
 8005fe2:	f8ce 3000 	str.w	r3, [lr]
 8005fe6:	f1b8 0f00 	cmp.w	r8, #0
 8005fea:	d0a0      	beq.n	8005f2e <_strtol_l.isra.0+0x1a>
 8005fec:	1e69      	subs	r1, r5, #1
 8005fee:	e006      	b.n	8005ffe <_strtol_l.isra.0+0xea>
 8005ff0:	b106      	cbz	r6, 8005ff4 <_strtol_l.isra.0+0xe0>
 8005ff2:	4240      	negs	r0, r0
 8005ff4:	f1b8 0f00 	cmp.w	r8, #0
 8005ff8:	d099      	beq.n	8005f2e <_strtol_l.isra.0+0x1a>
 8005ffa:	2a00      	cmp	r2, #0
 8005ffc:	d1f6      	bne.n	8005fec <_strtol_l.isra.0+0xd8>
 8005ffe:	f8c8 1000 	str.w	r1, [r8]
 8006002:	e794      	b.n	8005f2e <_strtol_l.isra.0+0x1a>
 8006004:	0800a753 	.word	0x0800a753

08006008 <_strtol_r>:
 8006008:	f7ff bf84 	b.w	8005f14 <_strtol_l.isra.0>

0800600c <strtol>:
 800600c:	4613      	mov	r3, r2
 800600e:	460a      	mov	r2, r1
 8006010:	4601      	mov	r1, r0
 8006012:	4802      	ldr	r0, [pc, #8]	@ (800601c <strtol+0x10>)
 8006014:	6800      	ldr	r0, [r0, #0]
 8006016:	f7ff bf7d 	b.w	8005f14 <_strtol_l.isra.0>
 800601a:	bf00      	nop
 800601c:	20000018 	.word	0x20000018

08006020 <__cvt>:
 8006020:	2b00      	cmp	r3, #0
 8006022:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006026:	461d      	mov	r5, r3
 8006028:	bfbb      	ittet	lt
 800602a:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800602e:	461d      	movlt	r5, r3
 8006030:	2300      	movge	r3, #0
 8006032:	232d      	movlt	r3, #45	@ 0x2d
 8006034:	b088      	sub	sp, #32
 8006036:	4614      	mov	r4, r2
 8006038:	bfb8      	it	lt
 800603a:	4614      	movlt	r4, r2
 800603c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800603e:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8006040:	7013      	strb	r3, [r2, #0]
 8006042:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006044:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8006048:	f023 0820 	bic.w	r8, r3, #32
 800604c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006050:	d005      	beq.n	800605e <__cvt+0x3e>
 8006052:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006056:	d100      	bne.n	800605a <__cvt+0x3a>
 8006058:	3601      	adds	r6, #1
 800605a:	2302      	movs	r3, #2
 800605c:	e000      	b.n	8006060 <__cvt+0x40>
 800605e:	2303      	movs	r3, #3
 8006060:	aa07      	add	r2, sp, #28
 8006062:	9204      	str	r2, [sp, #16]
 8006064:	aa06      	add	r2, sp, #24
 8006066:	e9cd a202 	strd	sl, r2, [sp, #8]
 800606a:	e9cd 3600 	strd	r3, r6, [sp]
 800606e:	4622      	mov	r2, r4
 8006070:	462b      	mov	r3, r5
 8006072:	f001 f8a5 	bl	80071c0 <_dtoa_r>
 8006076:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800607a:	4607      	mov	r7, r0
 800607c:	d119      	bne.n	80060b2 <__cvt+0x92>
 800607e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006080:	07db      	lsls	r3, r3, #31
 8006082:	d50e      	bpl.n	80060a2 <__cvt+0x82>
 8006084:	eb00 0906 	add.w	r9, r0, r6
 8006088:	2200      	movs	r2, #0
 800608a:	2300      	movs	r3, #0
 800608c:	4620      	mov	r0, r4
 800608e:	4629      	mov	r1, r5
 8006090:	f7fa fd3e 	bl	8000b10 <__aeabi_dcmpeq>
 8006094:	b108      	cbz	r0, 800609a <__cvt+0x7a>
 8006096:	f8cd 901c 	str.w	r9, [sp, #28]
 800609a:	2230      	movs	r2, #48	@ 0x30
 800609c:	9b07      	ldr	r3, [sp, #28]
 800609e:	454b      	cmp	r3, r9
 80060a0:	d31e      	bcc.n	80060e0 <__cvt+0xc0>
 80060a2:	4638      	mov	r0, r7
 80060a4:	9b07      	ldr	r3, [sp, #28]
 80060a6:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80060a8:	1bdb      	subs	r3, r3, r7
 80060aa:	6013      	str	r3, [r2, #0]
 80060ac:	b008      	add	sp, #32
 80060ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060b2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80060b6:	eb00 0906 	add.w	r9, r0, r6
 80060ba:	d1e5      	bne.n	8006088 <__cvt+0x68>
 80060bc:	7803      	ldrb	r3, [r0, #0]
 80060be:	2b30      	cmp	r3, #48	@ 0x30
 80060c0:	d10a      	bne.n	80060d8 <__cvt+0xb8>
 80060c2:	2200      	movs	r2, #0
 80060c4:	2300      	movs	r3, #0
 80060c6:	4620      	mov	r0, r4
 80060c8:	4629      	mov	r1, r5
 80060ca:	f7fa fd21 	bl	8000b10 <__aeabi_dcmpeq>
 80060ce:	b918      	cbnz	r0, 80060d8 <__cvt+0xb8>
 80060d0:	f1c6 0601 	rsb	r6, r6, #1
 80060d4:	f8ca 6000 	str.w	r6, [sl]
 80060d8:	f8da 3000 	ldr.w	r3, [sl]
 80060dc:	4499      	add	r9, r3
 80060de:	e7d3      	b.n	8006088 <__cvt+0x68>
 80060e0:	1c59      	adds	r1, r3, #1
 80060e2:	9107      	str	r1, [sp, #28]
 80060e4:	701a      	strb	r2, [r3, #0]
 80060e6:	e7d9      	b.n	800609c <__cvt+0x7c>

080060e8 <__exponent>:
 80060e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80060ea:	2900      	cmp	r1, #0
 80060ec:	bfb6      	itet	lt
 80060ee:	232d      	movlt	r3, #45	@ 0x2d
 80060f0:	232b      	movge	r3, #43	@ 0x2b
 80060f2:	4249      	neglt	r1, r1
 80060f4:	2909      	cmp	r1, #9
 80060f6:	7002      	strb	r2, [r0, #0]
 80060f8:	7043      	strb	r3, [r0, #1]
 80060fa:	dd29      	ble.n	8006150 <__exponent+0x68>
 80060fc:	f10d 0307 	add.w	r3, sp, #7
 8006100:	461d      	mov	r5, r3
 8006102:	270a      	movs	r7, #10
 8006104:	fbb1 f6f7 	udiv	r6, r1, r7
 8006108:	461a      	mov	r2, r3
 800610a:	fb07 1416 	mls	r4, r7, r6, r1
 800610e:	3430      	adds	r4, #48	@ 0x30
 8006110:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006114:	460c      	mov	r4, r1
 8006116:	2c63      	cmp	r4, #99	@ 0x63
 8006118:	4631      	mov	r1, r6
 800611a:	f103 33ff 	add.w	r3, r3, #4294967295
 800611e:	dcf1      	bgt.n	8006104 <__exponent+0x1c>
 8006120:	3130      	adds	r1, #48	@ 0x30
 8006122:	1e94      	subs	r4, r2, #2
 8006124:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006128:	4623      	mov	r3, r4
 800612a:	1c41      	adds	r1, r0, #1
 800612c:	42ab      	cmp	r3, r5
 800612e:	d30a      	bcc.n	8006146 <__exponent+0x5e>
 8006130:	f10d 0309 	add.w	r3, sp, #9
 8006134:	1a9b      	subs	r3, r3, r2
 8006136:	42ac      	cmp	r4, r5
 8006138:	bf88      	it	hi
 800613a:	2300      	movhi	r3, #0
 800613c:	3302      	adds	r3, #2
 800613e:	4403      	add	r3, r0
 8006140:	1a18      	subs	r0, r3, r0
 8006142:	b003      	add	sp, #12
 8006144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006146:	f813 6b01 	ldrb.w	r6, [r3], #1
 800614a:	f801 6f01 	strb.w	r6, [r1, #1]!
 800614e:	e7ed      	b.n	800612c <__exponent+0x44>
 8006150:	2330      	movs	r3, #48	@ 0x30
 8006152:	3130      	adds	r1, #48	@ 0x30
 8006154:	7083      	strb	r3, [r0, #2]
 8006156:	70c1      	strb	r1, [r0, #3]
 8006158:	1d03      	adds	r3, r0, #4
 800615a:	e7f1      	b.n	8006140 <__exponent+0x58>

0800615c <_printf_float>:
 800615c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006160:	b091      	sub	sp, #68	@ 0x44
 8006162:	460c      	mov	r4, r1
 8006164:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 8006168:	4616      	mov	r6, r2
 800616a:	461f      	mov	r7, r3
 800616c:	4605      	mov	r5, r0
 800616e:	f000 ff13 	bl	8006f98 <_localeconv_r>
 8006172:	6803      	ldr	r3, [r0, #0]
 8006174:	4618      	mov	r0, r3
 8006176:	9308      	str	r3, [sp, #32]
 8006178:	f7f9 ffea 	bl	8000150 <strlen>
 800617c:	2300      	movs	r3, #0
 800617e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006180:	f8d8 3000 	ldr.w	r3, [r8]
 8006184:	9009      	str	r0, [sp, #36]	@ 0x24
 8006186:	3307      	adds	r3, #7
 8006188:	f023 0307 	bic.w	r3, r3, #7
 800618c:	f103 0208 	add.w	r2, r3, #8
 8006190:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006194:	f8d4 b000 	ldr.w	fp, [r4]
 8006198:	f8c8 2000 	str.w	r2, [r8]
 800619c:	e9d3 8900 	ldrd	r8, r9, [r3]
 80061a0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80061a4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80061a6:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80061aa:	f04f 32ff 	mov.w	r2, #4294967295
 80061ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061b2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80061b6:	4b9c      	ldr	r3, [pc, #624]	@ (8006428 <_printf_float+0x2cc>)
 80061b8:	f7fa fcdc 	bl	8000b74 <__aeabi_dcmpun>
 80061bc:	bb70      	cbnz	r0, 800621c <_printf_float+0xc0>
 80061be:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80061c2:	f04f 32ff 	mov.w	r2, #4294967295
 80061c6:	4b98      	ldr	r3, [pc, #608]	@ (8006428 <_printf_float+0x2cc>)
 80061c8:	f7fa fcb6 	bl	8000b38 <__aeabi_dcmple>
 80061cc:	bb30      	cbnz	r0, 800621c <_printf_float+0xc0>
 80061ce:	2200      	movs	r2, #0
 80061d0:	2300      	movs	r3, #0
 80061d2:	4640      	mov	r0, r8
 80061d4:	4649      	mov	r1, r9
 80061d6:	f7fa fca5 	bl	8000b24 <__aeabi_dcmplt>
 80061da:	b110      	cbz	r0, 80061e2 <_printf_float+0x86>
 80061dc:	232d      	movs	r3, #45	@ 0x2d
 80061de:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061e2:	4a92      	ldr	r2, [pc, #584]	@ (800642c <_printf_float+0x2d0>)
 80061e4:	4b92      	ldr	r3, [pc, #584]	@ (8006430 <_printf_float+0x2d4>)
 80061e6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80061ea:	bf8c      	ite	hi
 80061ec:	4690      	movhi	r8, r2
 80061ee:	4698      	movls	r8, r3
 80061f0:	2303      	movs	r3, #3
 80061f2:	f04f 0900 	mov.w	r9, #0
 80061f6:	6123      	str	r3, [r4, #16]
 80061f8:	f02b 0304 	bic.w	r3, fp, #4
 80061fc:	6023      	str	r3, [r4, #0]
 80061fe:	4633      	mov	r3, r6
 8006200:	4621      	mov	r1, r4
 8006202:	4628      	mov	r0, r5
 8006204:	9700      	str	r7, [sp, #0]
 8006206:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006208:	f000 f9d4 	bl	80065b4 <_printf_common>
 800620c:	3001      	adds	r0, #1
 800620e:	f040 8090 	bne.w	8006332 <_printf_float+0x1d6>
 8006212:	f04f 30ff 	mov.w	r0, #4294967295
 8006216:	b011      	add	sp, #68	@ 0x44
 8006218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800621c:	4642      	mov	r2, r8
 800621e:	464b      	mov	r3, r9
 8006220:	4640      	mov	r0, r8
 8006222:	4649      	mov	r1, r9
 8006224:	f7fa fca6 	bl	8000b74 <__aeabi_dcmpun>
 8006228:	b148      	cbz	r0, 800623e <_printf_float+0xe2>
 800622a:	464b      	mov	r3, r9
 800622c:	2b00      	cmp	r3, #0
 800622e:	bfb8      	it	lt
 8006230:	232d      	movlt	r3, #45	@ 0x2d
 8006232:	4a80      	ldr	r2, [pc, #512]	@ (8006434 <_printf_float+0x2d8>)
 8006234:	bfb8      	it	lt
 8006236:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800623a:	4b7f      	ldr	r3, [pc, #508]	@ (8006438 <_printf_float+0x2dc>)
 800623c:	e7d3      	b.n	80061e6 <_printf_float+0x8a>
 800623e:	6863      	ldr	r3, [r4, #4]
 8006240:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8006244:	1c5a      	adds	r2, r3, #1
 8006246:	d13f      	bne.n	80062c8 <_printf_float+0x16c>
 8006248:	2306      	movs	r3, #6
 800624a:	6063      	str	r3, [r4, #4]
 800624c:	2200      	movs	r2, #0
 800624e:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8006252:	6023      	str	r3, [r4, #0]
 8006254:	9206      	str	r2, [sp, #24]
 8006256:	aa0e      	add	r2, sp, #56	@ 0x38
 8006258:	e9cd a204 	strd	sl, r2, [sp, #16]
 800625c:	aa0d      	add	r2, sp, #52	@ 0x34
 800625e:	9203      	str	r2, [sp, #12]
 8006260:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8006264:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8006268:	6863      	ldr	r3, [r4, #4]
 800626a:	4642      	mov	r2, r8
 800626c:	9300      	str	r3, [sp, #0]
 800626e:	4628      	mov	r0, r5
 8006270:	464b      	mov	r3, r9
 8006272:	910a      	str	r1, [sp, #40]	@ 0x28
 8006274:	f7ff fed4 	bl	8006020 <__cvt>
 8006278:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800627a:	4680      	mov	r8, r0
 800627c:	2947      	cmp	r1, #71	@ 0x47
 800627e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8006280:	d128      	bne.n	80062d4 <_printf_float+0x178>
 8006282:	1cc8      	adds	r0, r1, #3
 8006284:	db02      	blt.n	800628c <_printf_float+0x130>
 8006286:	6863      	ldr	r3, [r4, #4]
 8006288:	4299      	cmp	r1, r3
 800628a:	dd40      	ble.n	800630e <_printf_float+0x1b2>
 800628c:	f1aa 0a02 	sub.w	sl, sl, #2
 8006290:	fa5f fa8a 	uxtb.w	sl, sl
 8006294:	4652      	mov	r2, sl
 8006296:	3901      	subs	r1, #1
 8006298:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800629c:	910d      	str	r1, [sp, #52]	@ 0x34
 800629e:	f7ff ff23 	bl	80060e8 <__exponent>
 80062a2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80062a4:	4681      	mov	r9, r0
 80062a6:	1813      	adds	r3, r2, r0
 80062a8:	2a01      	cmp	r2, #1
 80062aa:	6123      	str	r3, [r4, #16]
 80062ac:	dc02      	bgt.n	80062b4 <_printf_float+0x158>
 80062ae:	6822      	ldr	r2, [r4, #0]
 80062b0:	07d2      	lsls	r2, r2, #31
 80062b2:	d501      	bpl.n	80062b8 <_printf_float+0x15c>
 80062b4:	3301      	adds	r3, #1
 80062b6:	6123      	str	r3, [r4, #16]
 80062b8:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d09e      	beq.n	80061fe <_printf_float+0xa2>
 80062c0:	232d      	movs	r3, #45	@ 0x2d
 80062c2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80062c6:	e79a      	b.n	80061fe <_printf_float+0xa2>
 80062c8:	2947      	cmp	r1, #71	@ 0x47
 80062ca:	d1bf      	bne.n	800624c <_printf_float+0xf0>
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d1bd      	bne.n	800624c <_printf_float+0xf0>
 80062d0:	2301      	movs	r3, #1
 80062d2:	e7ba      	b.n	800624a <_printf_float+0xee>
 80062d4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80062d8:	d9dc      	bls.n	8006294 <_printf_float+0x138>
 80062da:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80062de:	d118      	bne.n	8006312 <_printf_float+0x1b6>
 80062e0:	2900      	cmp	r1, #0
 80062e2:	6863      	ldr	r3, [r4, #4]
 80062e4:	dd0b      	ble.n	80062fe <_printf_float+0x1a2>
 80062e6:	6121      	str	r1, [r4, #16]
 80062e8:	b913      	cbnz	r3, 80062f0 <_printf_float+0x194>
 80062ea:	6822      	ldr	r2, [r4, #0]
 80062ec:	07d0      	lsls	r0, r2, #31
 80062ee:	d502      	bpl.n	80062f6 <_printf_float+0x19a>
 80062f0:	3301      	adds	r3, #1
 80062f2:	440b      	add	r3, r1
 80062f4:	6123      	str	r3, [r4, #16]
 80062f6:	f04f 0900 	mov.w	r9, #0
 80062fa:	65a1      	str	r1, [r4, #88]	@ 0x58
 80062fc:	e7dc      	b.n	80062b8 <_printf_float+0x15c>
 80062fe:	b913      	cbnz	r3, 8006306 <_printf_float+0x1aa>
 8006300:	6822      	ldr	r2, [r4, #0]
 8006302:	07d2      	lsls	r2, r2, #31
 8006304:	d501      	bpl.n	800630a <_printf_float+0x1ae>
 8006306:	3302      	adds	r3, #2
 8006308:	e7f4      	b.n	80062f4 <_printf_float+0x198>
 800630a:	2301      	movs	r3, #1
 800630c:	e7f2      	b.n	80062f4 <_printf_float+0x198>
 800630e:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006312:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006314:	4299      	cmp	r1, r3
 8006316:	db05      	blt.n	8006324 <_printf_float+0x1c8>
 8006318:	6823      	ldr	r3, [r4, #0]
 800631a:	6121      	str	r1, [r4, #16]
 800631c:	07d8      	lsls	r0, r3, #31
 800631e:	d5ea      	bpl.n	80062f6 <_printf_float+0x19a>
 8006320:	1c4b      	adds	r3, r1, #1
 8006322:	e7e7      	b.n	80062f4 <_printf_float+0x198>
 8006324:	2900      	cmp	r1, #0
 8006326:	bfcc      	ite	gt
 8006328:	2201      	movgt	r2, #1
 800632a:	f1c1 0202 	rsble	r2, r1, #2
 800632e:	4413      	add	r3, r2
 8006330:	e7e0      	b.n	80062f4 <_printf_float+0x198>
 8006332:	6823      	ldr	r3, [r4, #0]
 8006334:	055a      	lsls	r2, r3, #21
 8006336:	d407      	bmi.n	8006348 <_printf_float+0x1ec>
 8006338:	6923      	ldr	r3, [r4, #16]
 800633a:	4642      	mov	r2, r8
 800633c:	4631      	mov	r1, r6
 800633e:	4628      	mov	r0, r5
 8006340:	47b8      	blx	r7
 8006342:	3001      	adds	r0, #1
 8006344:	d12b      	bne.n	800639e <_printf_float+0x242>
 8006346:	e764      	b.n	8006212 <_printf_float+0xb6>
 8006348:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800634c:	f240 80dc 	bls.w	8006508 <_printf_float+0x3ac>
 8006350:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006354:	2200      	movs	r2, #0
 8006356:	2300      	movs	r3, #0
 8006358:	f7fa fbda 	bl	8000b10 <__aeabi_dcmpeq>
 800635c:	2800      	cmp	r0, #0
 800635e:	d033      	beq.n	80063c8 <_printf_float+0x26c>
 8006360:	2301      	movs	r3, #1
 8006362:	4631      	mov	r1, r6
 8006364:	4628      	mov	r0, r5
 8006366:	4a35      	ldr	r2, [pc, #212]	@ (800643c <_printf_float+0x2e0>)
 8006368:	47b8      	blx	r7
 800636a:	3001      	adds	r0, #1
 800636c:	f43f af51 	beq.w	8006212 <_printf_float+0xb6>
 8006370:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006374:	4543      	cmp	r3, r8
 8006376:	db02      	blt.n	800637e <_printf_float+0x222>
 8006378:	6823      	ldr	r3, [r4, #0]
 800637a:	07d8      	lsls	r0, r3, #31
 800637c:	d50f      	bpl.n	800639e <_printf_float+0x242>
 800637e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006382:	4631      	mov	r1, r6
 8006384:	4628      	mov	r0, r5
 8006386:	47b8      	blx	r7
 8006388:	3001      	adds	r0, #1
 800638a:	f43f af42 	beq.w	8006212 <_printf_float+0xb6>
 800638e:	f04f 0900 	mov.w	r9, #0
 8006392:	f108 38ff 	add.w	r8, r8, #4294967295
 8006396:	f104 0a1a 	add.w	sl, r4, #26
 800639a:	45c8      	cmp	r8, r9
 800639c:	dc09      	bgt.n	80063b2 <_printf_float+0x256>
 800639e:	6823      	ldr	r3, [r4, #0]
 80063a0:	079b      	lsls	r3, r3, #30
 80063a2:	f100 8102 	bmi.w	80065aa <_printf_float+0x44e>
 80063a6:	68e0      	ldr	r0, [r4, #12]
 80063a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80063aa:	4298      	cmp	r0, r3
 80063ac:	bfb8      	it	lt
 80063ae:	4618      	movlt	r0, r3
 80063b0:	e731      	b.n	8006216 <_printf_float+0xba>
 80063b2:	2301      	movs	r3, #1
 80063b4:	4652      	mov	r2, sl
 80063b6:	4631      	mov	r1, r6
 80063b8:	4628      	mov	r0, r5
 80063ba:	47b8      	blx	r7
 80063bc:	3001      	adds	r0, #1
 80063be:	f43f af28 	beq.w	8006212 <_printf_float+0xb6>
 80063c2:	f109 0901 	add.w	r9, r9, #1
 80063c6:	e7e8      	b.n	800639a <_printf_float+0x23e>
 80063c8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	dc38      	bgt.n	8006440 <_printf_float+0x2e4>
 80063ce:	2301      	movs	r3, #1
 80063d0:	4631      	mov	r1, r6
 80063d2:	4628      	mov	r0, r5
 80063d4:	4a19      	ldr	r2, [pc, #100]	@ (800643c <_printf_float+0x2e0>)
 80063d6:	47b8      	blx	r7
 80063d8:	3001      	adds	r0, #1
 80063da:	f43f af1a 	beq.w	8006212 <_printf_float+0xb6>
 80063de:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80063e2:	ea59 0303 	orrs.w	r3, r9, r3
 80063e6:	d102      	bne.n	80063ee <_printf_float+0x292>
 80063e8:	6823      	ldr	r3, [r4, #0]
 80063ea:	07d9      	lsls	r1, r3, #31
 80063ec:	d5d7      	bpl.n	800639e <_printf_float+0x242>
 80063ee:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80063f2:	4631      	mov	r1, r6
 80063f4:	4628      	mov	r0, r5
 80063f6:	47b8      	blx	r7
 80063f8:	3001      	adds	r0, #1
 80063fa:	f43f af0a 	beq.w	8006212 <_printf_float+0xb6>
 80063fe:	f04f 0a00 	mov.w	sl, #0
 8006402:	f104 0b1a 	add.w	fp, r4, #26
 8006406:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006408:	425b      	negs	r3, r3
 800640a:	4553      	cmp	r3, sl
 800640c:	dc01      	bgt.n	8006412 <_printf_float+0x2b6>
 800640e:	464b      	mov	r3, r9
 8006410:	e793      	b.n	800633a <_printf_float+0x1de>
 8006412:	2301      	movs	r3, #1
 8006414:	465a      	mov	r2, fp
 8006416:	4631      	mov	r1, r6
 8006418:	4628      	mov	r0, r5
 800641a:	47b8      	blx	r7
 800641c:	3001      	adds	r0, #1
 800641e:	f43f aef8 	beq.w	8006212 <_printf_float+0xb6>
 8006422:	f10a 0a01 	add.w	sl, sl, #1
 8006426:	e7ee      	b.n	8006406 <_printf_float+0x2aa>
 8006428:	7fefffff 	.word	0x7fefffff
 800642c:	0800a857 	.word	0x0800a857
 8006430:	0800a853 	.word	0x0800a853
 8006434:	0800a85f 	.word	0x0800a85f
 8006438:	0800a85b 	.word	0x0800a85b
 800643c:	0800a863 	.word	0x0800a863
 8006440:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006442:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006446:	4553      	cmp	r3, sl
 8006448:	bfa8      	it	ge
 800644a:	4653      	movge	r3, sl
 800644c:	2b00      	cmp	r3, #0
 800644e:	4699      	mov	r9, r3
 8006450:	dc36      	bgt.n	80064c0 <_printf_float+0x364>
 8006452:	f04f 0b00 	mov.w	fp, #0
 8006456:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800645a:	f104 021a 	add.w	r2, r4, #26
 800645e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006460:	930a      	str	r3, [sp, #40]	@ 0x28
 8006462:	eba3 0309 	sub.w	r3, r3, r9
 8006466:	455b      	cmp	r3, fp
 8006468:	dc31      	bgt.n	80064ce <_printf_float+0x372>
 800646a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800646c:	459a      	cmp	sl, r3
 800646e:	dc3a      	bgt.n	80064e6 <_printf_float+0x38a>
 8006470:	6823      	ldr	r3, [r4, #0]
 8006472:	07da      	lsls	r2, r3, #31
 8006474:	d437      	bmi.n	80064e6 <_printf_float+0x38a>
 8006476:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006478:	ebaa 0903 	sub.w	r9, sl, r3
 800647c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800647e:	ebaa 0303 	sub.w	r3, sl, r3
 8006482:	4599      	cmp	r9, r3
 8006484:	bfa8      	it	ge
 8006486:	4699      	movge	r9, r3
 8006488:	f1b9 0f00 	cmp.w	r9, #0
 800648c:	dc33      	bgt.n	80064f6 <_printf_float+0x39a>
 800648e:	f04f 0800 	mov.w	r8, #0
 8006492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006496:	f104 0b1a 	add.w	fp, r4, #26
 800649a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800649c:	ebaa 0303 	sub.w	r3, sl, r3
 80064a0:	eba3 0309 	sub.w	r3, r3, r9
 80064a4:	4543      	cmp	r3, r8
 80064a6:	f77f af7a 	ble.w	800639e <_printf_float+0x242>
 80064aa:	2301      	movs	r3, #1
 80064ac:	465a      	mov	r2, fp
 80064ae:	4631      	mov	r1, r6
 80064b0:	4628      	mov	r0, r5
 80064b2:	47b8      	blx	r7
 80064b4:	3001      	adds	r0, #1
 80064b6:	f43f aeac 	beq.w	8006212 <_printf_float+0xb6>
 80064ba:	f108 0801 	add.w	r8, r8, #1
 80064be:	e7ec      	b.n	800649a <_printf_float+0x33e>
 80064c0:	4642      	mov	r2, r8
 80064c2:	4631      	mov	r1, r6
 80064c4:	4628      	mov	r0, r5
 80064c6:	47b8      	blx	r7
 80064c8:	3001      	adds	r0, #1
 80064ca:	d1c2      	bne.n	8006452 <_printf_float+0x2f6>
 80064cc:	e6a1      	b.n	8006212 <_printf_float+0xb6>
 80064ce:	2301      	movs	r3, #1
 80064d0:	4631      	mov	r1, r6
 80064d2:	4628      	mov	r0, r5
 80064d4:	920a      	str	r2, [sp, #40]	@ 0x28
 80064d6:	47b8      	blx	r7
 80064d8:	3001      	adds	r0, #1
 80064da:	f43f ae9a 	beq.w	8006212 <_printf_float+0xb6>
 80064de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064e0:	f10b 0b01 	add.w	fp, fp, #1
 80064e4:	e7bb      	b.n	800645e <_printf_float+0x302>
 80064e6:	4631      	mov	r1, r6
 80064e8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80064ec:	4628      	mov	r0, r5
 80064ee:	47b8      	blx	r7
 80064f0:	3001      	adds	r0, #1
 80064f2:	d1c0      	bne.n	8006476 <_printf_float+0x31a>
 80064f4:	e68d      	b.n	8006212 <_printf_float+0xb6>
 80064f6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80064f8:	464b      	mov	r3, r9
 80064fa:	4631      	mov	r1, r6
 80064fc:	4628      	mov	r0, r5
 80064fe:	4442      	add	r2, r8
 8006500:	47b8      	blx	r7
 8006502:	3001      	adds	r0, #1
 8006504:	d1c3      	bne.n	800648e <_printf_float+0x332>
 8006506:	e684      	b.n	8006212 <_printf_float+0xb6>
 8006508:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800650c:	f1ba 0f01 	cmp.w	sl, #1
 8006510:	dc01      	bgt.n	8006516 <_printf_float+0x3ba>
 8006512:	07db      	lsls	r3, r3, #31
 8006514:	d536      	bpl.n	8006584 <_printf_float+0x428>
 8006516:	2301      	movs	r3, #1
 8006518:	4642      	mov	r2, r8
 800651a:	4631      	mov	r1, r6
 800651c:	4628      	mov	r0, r5
 800651e:	47b8      	blx	r7
 8006520:	3001      	adds	r0, #1
 8006522:	f43f ae76 	beq.w	8006212 <_printf_float+0xb6>
 8006526:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800652a:	4631      	mov	r1, r6
 800652c:	4628      	mov	r0, r5
 800652e:	47b8      	blx	r7
 8006530:	3001      	adds	r0, #1
 8006532:	f43f ae6e 	beq.w	8006212 <_printf_float+0xb6>
 8006536:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800653a:	2200      	movs	r2, #0
 800653c:	2300      	movs	r3, #0
 800653e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006542:	f7fa fae5 	bl	8000b10 <__aeabi_dcmpeq>
 8006546:	b9c0      	cbnz	r0, 800657a <_printf_float+0x41e>
 8006548:	4653      	mov	r3, sl
 800654a:	f108 0201 	add.w	r2, r8, #1
 800654e:	4631      	mov	r1, r6
 8006550:	4628      	mov	r0, r5
 8006552:	47b8      	blx	r7
 8006554:	3001      	adds	r0, #1
 8006556:	d10c      	bne.n	8006572 <_printf_float+0x416>
 8006558:	e65b      	b.n	8006212 <_printf_float+0xb6>
 800655a:	2301      	movs	r3, #1
 800655c:	465a      	mov	r2, fp
 800655e:	4631      	mov	r1, r6
 8006560:	4628      	mov	r0, r5
 8006562:	47b8      	blx	r7
 8006564:	3001      	adds	r0, #1
 8006566:	f43f ae54 	beq.w	8006212 <_printf_float+0xb6>
 800656a:	f108 0801 	add.w	r8, r8, #1
 800656e:	45d0      	cmp	r8, sl
 8006570:	dbf3      	blt.n	800655a <_printf_float+0x3fe>
 8006572:	464b      	mov	r3, r9
 8006574:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006578:	e6e0      	b.n	800633c <_printf_float+0x1e0>
 800657a:	f04f 0800 	mov.w	r8, #0
 800657e:	f104 0b1a 	add.w	fp, r4, #26
 8006582:	e7f4      	b.n	800656e <_printf_float+0x412>
 8006584:	2301      	movs	r3, #1
 8006586:	4642      	mov	r2, r8
 8006588:	e7e1      	b.n	800654e <_printf_float+0x3f2>
 800658a:	2301      	movs	r3, #1
 800658c:	464a      	mov	r2, r9
 800658e:	4631      	mov	r1, r6
 8006590:	4628      	mov	r0, r5
 8006592:	47b8      	blx	r7
 8006594:	3001      	adds	r0, #1
 8006596:	f43f ae3c 	beq.w	8006212 <_printf_float+0xb6>
 800659a:	f108 0801 	add.w	r8, r8, #1
 800659e:	68e3      	ldr	r3, [r4, #12]
 80065a0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80065a2:	1a5b      	subs	r3, r3, r1
 80065a4:	4543      	cmp	r3, r8
 80065a6:	dcf0      	bgt.n	800658a <_printf_float+0x42e>
 80065a8:	e6fd      	b.n	80063a6 <_printf_float+0x24a>
 80065aa:	f04f 0800 	mov.w	r8, #0
 80065ae:	f104 0919 	add.w	r9, r4, #25
 80065b2:	e7f4      	b.n	800659e <_printf_float+0x442>

080065b4 <_printf_common>:
 80065b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065b8:	4616      	mov	r6, r2
 80065ba:	4698      	mov	r8, r3
 80065bc:	688a      	ldr	r2, [r1, #8]
 80065be:	690b      	ldr	r3, [r1, #16]
 80065c0:	4607      	mov	r7, r0
 80065c2:	4293      	cmp	r3, r2
 80065c4:	bfb8      	it	lt
 80065c6:	4613      	movlt	r3, r2
 80065c8:	6033      	str	r3, [r6, #0]
 80065ca:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80065ce:	460c      	mov	r4, r1
 80065d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80065d4:	b10a      	cbz	r2, 80065da <_printf_common+0x26>
 80065d6:	3301      	adds	r3, #1
 80065d8:	6033      	str	r3, [r6, #0]
 80065da:	6823      	ldr	r3, [r4, #0]
 80065dc:	0699      	lsls	r1, r3, #26
 80065de:	bf42      	ittt	mi
 80065e0:	6833      	ldrmi	r3, [r6, #0]
 80065e2:	3302      	addmi	r3, #2
 80065e4:	6033      	strmi	r3, [r6, #0]
 80065e6:	6825      	ldr	r5, [r4, #0]
 80065e8:	f015 0506 	ands.w	r5, r5, #6
 80065ec:	d106      	bne.n	80065fc <_printf_common+0x48>
 80065ee:	f104 0a19 	add.w	sl, r4, #25
 80065f2:	68e3      	ldr	r3, [r4, #12]
 80065f4:	6832      	ldr	r2, [r6, #0]
 80065f6:	1a9b      	subs	r3, r3, r2
 80065f8:	42ab      	cmp	r3, r5
 80065fa:	dc2b      	bgt.n	8006654 <_printf_common+0xa0>
 80065fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006600:	6822      	ldr	r2, [r4, #0]
 8006602:	3b00      	subs	r3, #0
 8006604:	bf18      	it	ne
 8006606:	2301      	movne	r3, #1
 8006608:	0692      	lsls	r2, r2, #26
 800660a:	d430      	bmi.n	800666e <_printf_common+0xba>
 800660c:	4641      	mov	r1, r8
 800660e:	4638      	mov	r0, r7
 8006610:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006614:	47c8      	blx	r9
 8006616:	3001      	adds	r0, #1
 8006618:	d023      	beq.n	8006662 <_printf_common+0xae>
 800661a:	6823      	ldr	r3, [r4, #0]
 800661c:	6922      	ldr	r2, [r4, #16]
 800661e:	f003 0306 	and.w	r3, r3, #6
 8006622:	2b04      	cmp	r3, #4
 8006624:	bf14      	ite	ne
 8006626:	2500      	movne	r5, #0
 8006628:	6833      	ldreq	r3, [r6, #0]
 800662a:	f04f 0600 	mov.w	r6, #0
 800662e:	bf08      	it	eq
 8006630:	68e5      	ldreq	r5, [r4, #12]
 8006632:	f104 041a 	add.w	r4, r4, #26
 8006636:	bf08      	it	eq
 8006638:	1aed      	subeq	r5, r5, r3
 800663a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800663e:	bf08      	it	eq
 8006640:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006644:	4293      	cmp	r3, r2
 8006646:	bfc4      	itt	gt
 8006648:	1a9b      	subgt	r3, r3, r2
 800664a:	18ed      	addgt	r5, r5, r3
 800664c:	42b5      	cmp	r5, r6
 800664e:	d11a      	bne.n	8006686 <_printf_common+0xd2>
 8006650:	2000      	movs	r0, #0
 8006652:	e008      	b.n	8006666 <_printf_common+0xb2>
 8006654:	2301      	movs	r3, #1
 8006656:	4652      	mov	r2, sl
 8006658:	4641      	mov	r1, r8
 800665a:	4638      	mov	r0, r7
 800665c:	47c8      	blx	r9
 800665e:	3001      	adds	r0, #1
 8006660:	d103      	bne.n	800666a <_printf_common+0xb6>
 8006662:	f04f 30ff 	mov.w	r0, #4294967295
 8006666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800666a:	3501      	adds	r5, #1
 800666c:	e7c1      	b.n	80065f2 <_printf_common+0x3e>
 800666e:	2030      	movs	r0, #48	@ 0x30
 8006670:	18e1      	adds	r1, r4, r3
 8006672:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006676:	1c5a      	adds	r2, r3, #1
 8006678:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800667c:	4422      	add	r2, r4
 800667e:	3302      	adds	r3, #2
 8006680:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006684:	e7c2      	b.n	800660c <_printf_common+0x58>
 8006686:	2301      	movs	r3, #1
 8006688:	4622      	mov	r2, r4
 800668a:	4641      	mov	r1, r8
 800668c:	4638      	mov	r0, r7
 800668e:	47c8      	blx	r9
 8006690:	3001      	adds	r0, #1
 8006692:	d0e6      	beq.n	8006662 <_printf_common+0xae>
 8006694:	3601      	adds	r6, #1
 8006696:	e7d9      	b.n	800664c <_printf_common+0x98>

08006698 <_printf_i>:
 8006698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800669c:	7e0f      	ldrb	r7, [r1, #24]
 800669e:	4691      	mov	r9, r2
 80066a0:	2f78      	cmp	r7, #120	@ 0x78
 80066a2:	4680      	mov	r8, r0
 80066a4:	460c      	mov	r4, r1
 80066a6:	469a      	mov	sl, r3
 80066a8:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80066aa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80066ae:	d807      	bhi.n	80066c0 <_printf_i+0x28>
 80066b0:	2f62      	cmp	r7, #98	@ 0x62
 80066b2:	d80a      	bhi.n	80066ca <_printf_i+0x32>
 80066b4:	2f00      	cmp	r7, #0
 80066b6:	f000 80d1 	beq.w	800685c <_printf_i+0x1c4>
 80066ba:	2f58      	cmp	r7, #88	@ 0x58
 80066bc:	f000 80b8 	beq.w	8006830 <_printf_i+0x198>
 80066c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80066c4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80066c8:	e03a      	b.n	8006740 <_printf_i+0xa8>
 80066ca:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80066ce:	2b15      	cmp	r3, #21
 80066d0:	d8f6      	bhi.n	80066c0 <_printf_i+0x28>
 80066d2:	a101      	add	r1, pc, #4	@ (adr r1, 80066d8 <_printf_i+0x40>)
 80066d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80066d8:	08006731 	.word	0x08006731
 80066dc:	08006745 	.word	0x08006745
 80066e0:	080066c1 	.word	0x080066c1
 80066e4:	080066c1 	.word	0x080066c1
 80066e8:	080066c1 	.word	0x080066c1
 80066ec:	080066c1 	.word	0x080066c1
 80066f0:	08006745 	.word	0x08006745
 80066f4:	080066c1 	.word	0x080066c1
 80066f8:	080066c1 	.word	0x080066c1
 80066fc:	080066c1 	.word	0x080066c1
 8006700:	080066c1 	.word	0x080066c1
 8006704:	08006843 	.word	0x08006843
 8006708:	0800676f 	.word	0x0800676f
 800670c:	080067fd 	.word	0x080067fd
 8006710:	080066c1 	.word	0x080066c1
 8006714:	080066c1 	.word	0x080066c1
 8006718:	08006865 	.word	0x08006865
 800671c:	080066c1 	.word	0x080066c1
 8006720:	0800676f 	.word	0x0800676f
 8006724:	080066c1 	.word	0x080066c1
 8006728:	080066c1 	.word	0x080066c1
 800672c:	08006805 	.word	0x08006805
 8006730:	6833      	ldr	r3, [r6, #0]
 8006732:	1d1a      	adds	r2, r3, #4
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	6032      	str	r2, [r6, #0]
 8006738:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800673c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006740:	2301      	movs	r3, #1
 8006742:	e09c      	b.n	800687e <_printf_i+0x1e6>
 8006744:	6833      	ldr	r3, [r6, #0]
 8006746:	6820      	ldr	r0, [r4, #0]
 8006748:	1d19      	adds	r1, r3, #4
 800674a:	6031      	str	r1, [r6, #0]
 800674c:	0606      	lsls	r6, r0, #24
 800674e:	d501      	bpl.n	8006754 <_printf_i+0xbc>
 8006750:	681d      	ldr	r5, [r3, #0]
 8006752:	e003      	b.n	800675c <_printf_i+0xc4>
 8006754:	0645      	lsls	r5, r0, #25
 8006756:	d5fb      	bpl.n	8006750 <_printf_i+0xb8>
 8006758:	f9b3 5000 	ldrsh.w	r5, [r3]
 800675c:	2d00      	cmp	r5, #0
 800675e:	da03      	bge.n	8006768 <_printf_i+0xd0>
 8006760:	232d      	movs	r3, #45	@ 0x2d
 8006762:	426d      	negs	r5, r5
 8006764:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006768:	230a      	movs	r3, #10
 800676a:	4858      	ldr	r0, [pc, #352]	@ (80068cc <_printf_i+0x234>)
 800676c:	e011      	b.n	8006792 <_printf_i+0xfa>
 800676e:	6821      	ldr	r1, [r4, #0]
 8006770:	6833      	ldr	r3, [r6, #0]
 8006772:	0608      	lsls	r0, r1, #24
 8006774:	f853 5b04 	ldr.w	r5, [r3], #4
 8006778:	d402      	bmi.n	8006780 <_printf_i+0xe8>
 800677a:	0649      	lsls	r1, r1, #25
 800677c:	bf48      	it	mi
 800677e:	b2ad      	uxthmi	r5, r5
 8006780:	2f6f      	cmp	r7, #111	@ 0x6f
 8006782:	6033      	str	r3, [r6, #0]
 8006784:	bf14      	ite	ne
 8006786:	230a      	movne	r3, #10
 8006788:	2308      	moveq	r3, #8
 800678a:	4850      	ldr	r0, [pc, #320]	@ (80068cc <_printf_i+0x234>)
 800678c:	2100      	movs	r1, #0
 800678e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006792:	6866      	ldr	r6, [r4, #4]
 8006794:	2e00      	cmp	r6, #0
 8006796:	60a6      	str	r6, [r4, #8]
 8006798:	db05      	blt.n	80067a6 <_printf_i+0x10e>
 800679a:	6821      	ldr	r1, [r4, #0]
 800679c:	432e      	orrs	r6, r5
 800679e:	f021 0104 	bic.w	r1, r1, #4
 80067a2:	6021      	str	r1, [r4, #0]
 80067a4:	d04b      	beq.n	800683e <_printf_i+0x1a6>
 80067a6:	4616      	mov	r6, r2
 80067a8:	fbb5 f1f3 	udiv	r1, r5, r3
 80067ac:	fb03 5711 	mls	r7, r3, r1, r5
 80067b0:	5dc7      	ldrb	r7, [r0, r7]
 80067b2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80067b6:	462f      	mov	r7, r5
 80067b8:	42bb      	cmp	r3, r7
 80067ba:	460d      	mov	r5, r1
 80067bc:	d9f4      	bls.n	80067a8 <_printf_i+0x110>
 80067be:	2b08      	cmp	r3, #8
 80067c0:	d10b      	bne.n	80067da <_printf_i+0x142>
 80067c2:	6823      	ldr	r3, [r4, #0]
 80067c4:	07df      	lsls	r7, r3, #31
 80067c6:	d508      	bpl.n	80067da <_printf_i+0x142>
 80067c8:	6923      	ldr	r3, [r4, #16]
 80067ca:	6861      	ldr	r1, [r4, #4]
 80067cc:	4299      	cmp	r1, r3
 80067ce:	bfde      	ittt	le
 80067d0:	2330      	movle	r3, #48	@ 0x30
 80067d2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80067d6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80067da:	1b92      	subs	r2, r2, r6
 80067dc:	6122      	str	r2, [r4, #16]
 80067de:	464b      	mov	r3, r9
 80067e0:	4621      	mov	r1, r4
 80067e2:	4640      	mov	r0, r8
 80067e4:	f8cd a000 	str.w	sl, [sp]
 80067e8:	aa03      	add	r2, sp, #12
 80067ea:	f7ff fee3 	bl	80065b4 <_printf_common>
 80067ee:	3001      	adds	r0, #1
 80067f0:	d14a      	bne.n	8006888 <_printf_i+0x1f0>
 80067f2:	f04f 30ff 	mov.w	r0, #4294967295
 80067f6:	b004      	add	sp, #16
 80067f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067fc:	6823      	ldr	r3, [r4, #0]
 80067fe:	f043 0320 	orr.w	r3, r3, #32
 8006802:	6023      	str	r3, [r4, #0]
 8006804:	2778      	movs	r7, #120	@ 0x78
 8006806:	4832      	ldr	r0, [pc, #200]	@ (80068d0 <_printf_i+0x238>)
 8006808:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800680c:	6823      	ldr	r3, [r4, #0]
 800680e:	6831      	ldr	r1, [r6, #0]
 8006810:	061f      	lsls	r7, r3, #24
 8006812:	f851 5b04 	ldr.w	r5, [r1], #4
 8006816:	d402      	bmi.n	800681e <_printf_i+0x186>
 8006818:	065f      	lsls	r7, r3, #25
 800681a:	bf48      	it	mi
 800681c:	b2ad      	uxthmi	r5, r5
 800681e:	6031      	str	r1, [r6, #0]
 8006820:	07d9      	lsls	r1, r3, #31
 8006822:	bf44      	itt	mi
 8006824:	f043 0320 	orrmi.w	r3, r3, #32
 8006828:	6023      	strmi	r3, [r4, #0]
 800682a:	b11d      	cbz	r5, 8006834 <_printf_i+0x19c>
 800682c:	2310      	movs	r3, #16
 800682e:	e7ad      	b.n	800678c <_printf_i+0xf4>
 8006830:	4826      	ldr	r0, [pc, #152]	@ (80068cc <_printf_i+0x234>)
 8006832:	e7e9      	b.n	8006808 <_printf_i+0x170>
 8006834:	6823      	ldr	r3, [r4, #0]
 8006836:	f023 0320 	bic.w	r3, r3, #32
 800683a:	6023      	str	r3, [r4, #0]
 800683c:	e7f6      	b.n	800682c <_printf_i+0x194>
 800683e:	4616      	mov	r6, r2
 8006840:	e7bd      	b.n	80067be <_printf_i+0x126>
 8006842:	6833      	ldr	r3, [r6, #0]
 8006844:	6825      	ldr	r5, [r4, #0]
 8006846:	1d18      	adds	r0, r3, #4
 8006848:	6961      	ldr	r1, [r4, #20]
 800684a:	6030      	str	r0, [r6, #0]
 800684c:	062e      	lsls	r6, r5, #24
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	d501      	bpl.n	8006856 <_printf_i+0x1be>
 8006852:	6019      	str	r1, [r3, #0]
 8006854:	e002      	b.n	800685c <_printf_i+0x1c4>
 8006856:	0668      	lsls	r0, r5, #25
 8006858:	d5fb      	bpl.n	8006852 <_printf_i+0x1ba>
 800685a:	8019      	strh	r1, [r3, #0]
 800685c:	2300      	movs	r3, #0
 800685e:	4616      	mov	r6, r2
 8006860:	6123      	str	r3, [r4, #16]
 8006862:	e7bc      	b.n	80067de <_printf_i+0x146>
 8006864:	6833      	ldr	r3, [r6, #0]
 8006866:	2100      	movs	r1, #0
 8006868:	1d1a      	adds	r2, r3, #4
 800686a:	6032      	str	r2, [r6, #0]
 800686c:	681e      	ldr	r6, [r3, #0]
 800686e:	6862      	ldr	r2, [r4, #4]
 8006870:	4630      	mov	r0, r6
 8006872:	f000 fc08 	bl	8007086 <memchr>
 8006876:	b108      	cbz	r0, 800687c <_printf_i+0x1e4>
 8006878:	1b80      	subs	r0, r0, r6
 800687a:	6060      	str	r0, [r4, #4]
 800687c:	6863      	ldr	r3, [r4, #4]
 800687e:	6123      	str	r3, [r4, #16]
 8006880:	2300      	movs	r3, #0
 8006882:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006886:	e7aa      	b.n	80067de <_printf_i+0x146>
 8006888:	4632      	mov	r2, r6
 800688a:	4649      	mov	r1, r9
 800688c:	4640      	mov	r0, r8
 800688e:	6923      	ldr	r3, [r4, #16]
 8006890:	47d0      	blx	sl
 8006892:	3001      	adds	r0, #1
 8006894:	d0ad      	beq.n	80067f2 <_printf_i+0x15a>
 8006896:	6823      	ldr	r3, [r4, #0]
 8006898:	079b      	lsls	r3, r3, #30
 800689a:	d413      	bmi.n	80068c4 <_printf_i+0x22c>
 800689c:	68e0      	ldr	r0, [r4, #12]
 800689e:	9b03      	ldr	r3, [sp, #12]
 80068a0:	4298      	cmp	r0, r3
 80068a2:	bfb8      	it	lt
 80068a4:	4618      	movlt	r0, r3
 80068a6:	e7a6      	b.n	80067f6 <_printf_i+0x15e>
 80068a8:	2301      	movs	r3, #1
 80068aa:	4632      	mov	r2, r6
 80068ac:	4649      	mov	r1, r9
 80068ae:	4640      	mov	r0, r8
 80068b0:	47d0      	blx	sl
 80068b2:	3001      	adds	r0, #1
 80068b4:	d09d      	beq.n	80067f2 <_printf_i+0x15a>
 80068b6:	3501      	adds	r5, #1
 80068b8:	68e3      	ldr	r3, [r4, #12]
 80068ba:	9903      	ldr	r1, [sp, #12]
 80068bc:	1a5b      	subs	r3, r3, r1
 80068be:	42ab      	cmp	r3, r5
 80068c0:	dcf2      	bgt.n	80068a8 <_printf_i+0x210>
 80068c2:	e7eb      	b.n	800689c <_printf_i+0x204>
 80068c4:	2500      	movs	r5, #0
 80068c6:	f104 0619 	add.w	r6, r4, #25
 80068ca:	e7f5      	b.n	80068b8 <_printf_i+0x220>
 80068cc:	0800a865 	.word	0x0800a865
 80068d0:	0800a876 	.word	0x0800a876

080068d4 <_scanf_float>:
 80068d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d8:	b087      	sub	sp, #28
 80068da:	9303      	str	r3, [sp, #12]
 80068dc:	688b      	ldr	r3, [r1, #8]
 80068de:	4691      	mov	r9, r2
 80068e0:	1e5a      	subs	r2, r3, #1
 80068e2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80068e6:	bf82      	ittt	hi
 80068e8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80068ec:	eb03 0b05 	addhi.w	fp, r3, r5
 80068f0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80068f4:	460a      	mov	r2, r1
 80068f6:	f04f 0500 	mov.w	r5, #0
 80068fa:	bf88      	it	hi
 80068fc:	608b      	strhi	r3, [r1, #8]
 80068fe:	680b      	ldr	r3, [r1, #0]
 8006900:	4680      	mov	r8, r0
 8006902:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8006906:	f842 3b1c 	str.w	r3, [r2], #28
 800690a:	460c      	mov	r4, r1
 800690c:	bf98      	it	ls
 800690e:	f04f 0b00 	movls.w	fp, #0
 8006912:	4616      	mov	r6, r2
 8006914:	46aa      	mov	sl, r5
 8006916:	462f      	mov	r7, r5
 8006918:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800691c:	9201      	str	r2, [sp, #4]
 800691e:	9502      	str	r5, [sp, #8]
 8006920:	68a2      	ldr	r2, [r4, #8]
 8006922:	b15a      	cbz	r2, 800693c <_scanf_float+0x68>
 8006924:	f8d9 3000 	ldr.w	r3, [r9]
 8006928:	781b      	ldrb	r3, [r3, #0]
 800692a:	2b4e      	cmp	r3, #78	@ 0x4e
 800692c:	d862      	bhi.n	80069f4 <_scanf_float+0x120>
 800692e:	2b40      	cmp	r3, #64	@ 0x40
 8006930:	d83a      	bhi.n	80069a8 <_scanf_float+0xd4>
 8006932:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8006936:	b2c8      	uxtb	r0, r1
 8006938:	280e      	cmp	r0, #14
 800693a:	d938      	bls.n	80069ae <_scanf_float+0xda>
 800693c:	b11f      	cbz	r7, 8006946 <_scanf_float+0x72>
 800693e:	6823      	ldr	r3, [r4, #0]
 8006940:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006944:	6023      	str	r3, [r4, #0]
 8006946:	f10a 3aff 	add.w	sl, sl, #4294967295
 800694a:	f1ba 0f01 	cmp.w	sl, #1
 800694e:	f200 8114 	bhi.w	8006b7a <_scanf_float+0x2a6>
 8006952:	9b01      	ldr	r3, [sp, #4]
 8006954:	429e      	cmp	r6, r3
 8006956:	f200 8105 	bhi.w	8006b64 <_scanf_float+0x290>
 800695a:	2001      	movs	r0, #1
 800695c:	b007      	add	sp, #28
 800695e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006962:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8006966:	2a0d      	cmp	r2, #13
 8006968:	d8e8      	bhi.n	800693c <_scanf_float+0x68>
 800696a:	a101      	add	r1, pc, #4	@ (adr r1, 8006970 <_scanf_float+0x9c>)
 800696c:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006970:	08006ab9 	.word	0x08006ab9
 8006974:	0800693d 	.word	0x0800693d
 8006978:	0800693d 	.word	0x0800693d
 800697c:	0800693d 	.word	0x0800693d
 8006980:	08006b15 	.word	0x08006b15
 8006984:	08006aef 	.word	0x08006aef
 8006988:	0800693d 	.word	0x0800693d
 800698c:	0800693d 	.word	0x0800693d
 8006990:	08006ac7 	.word	0x08006ac7
 8006994:	0800693d 	.word	0x0800693d
 8006998:	0800693d 	.word	0x0800693d
 800699c:	0800693d 	.word	0x0800693d
 80069a0:	0800693d 	.word	0x0800693d
 80069a4:	08006a83 	.word	0x08006a83
 80069a8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80069ac:	e7db      	b.n	8006966 <_scanf_float+0x92>
 80069ae:	290e      	cmp	r1, #14
 80069b0:	d8c4      	bhi.n	800693c <_scanf_float+0x68>
 80069b2:	a001      	add	r0, pc, #4	@ (adr r0, 80069b8 <_scanf_float+0xe4>)
 80069b4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80069b8:	08006a73 	.word	0x08006a73
 80069bc:	0800693d 	.word	0x0800693d
 80069c0:	08006a73 	.word	0x08006a73
 80069c4:	08006b03 	.word	0x08006b03
 80069c8:	0800693d 	.word	0x0800693d
 80069cc:	08006a15 	.word	0x08006a15
 80069d0:	08006a59 	.word	0x08006a59
 80069d4:	08006a59 	.word	0x08006a59
 80069d8:	08006a59 	.word	0x08006a59
 80069dc:	08006a59 	.word	0x08006a59
 80069e0:	08006a59 	.word	0x08006a59
 80069e4:	08006a59 	.word	0x08006a59
 80069e8:	08006a59 	.word	0x08006a59
 80069ec:	08006a59 	.word	0x08006a59
 80069f0:	08006a59 	.word	0x08006a59
 80069f4:	2b6e      	cmp	r3, #110	@ 0x6e
 80069f6:	d809      	bhi.n	8006a0c <_scanf_float+0x138>
 80069f8:	2b60      	cmp	r3, #96	@ 0x60
 80069fa:	d8b2      	bhi.n	8006962 <_scanf_float+0x8e>
 80069fc:	2b54      	cmp	r3, #84	@ 0x54
 80069fe:	d07b      	beq.n	8006af8 <_scanf_float+0x224>
 8006a00:	2b59      	cmp	r3, #89	@ 0x59
 8006a02:	d19b      	bne.n	800693c <_scanf_float+0x68>
 8006a04:	2d07      	cmp	r5, #7
 8006a06:	d199      	bne.n	800693c <_scanf_float+0x68>
 8006a08:	2508      	movs	r5, #8
 8006a0a:	e02f      	b.n	8006a6c <_scanf_float+0x198>
 8006a0c:	2b74      	cmp	r3, #116	@ 0x74
 8006a0e:	d073      	beq.n	8006af8 <_scanf_float+0x224>
 8006a10:	2b79      	cmp	r3, #121	@ 0x79
 8006a12:	e7f6      	b.n	8006a02 <_scanf_float+0x12e>
 8006a14:	6821      	ldr	r1, [r4, #0]
 8006a16:	05c8      	lsls	r0, r1, #23
 8006a18:	d51e      	bpl.n	8006a58 <_scanf_float+0x184>
 8006a1a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8006a1e:	6021      	str	r1, [r4, #0]
 8006a20:	3701      	adds	r7, #1
 8006a22:	f1bb 0f00 	cmp.w	fp, #0
 8006a26:	d003      	beq.n	8006a30 <_scanf_float+0x15c>
 8006a28:	3201      	adds	r2, #1
 8006a2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006a2e:	60a2      	str	r2, [r4, #8]
 8006a30:	68a3      	ldr	r3, [r4, #8]
 8006a32:	3b01      	subs	r3, #1
 8006a34:	60a3      	str	r3, [r4, #8]
 8006a36:	6923      	ldr	r3, [r4, #16]
 8006a38:	3301      	adds	r3, #1
 8006a3a:	6123      	str	r3, [r4, #16]
 8006a3c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006a40:	3b01      	subs	r3, #1
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	f8c9 3004 	str.w	r3, [r9, #4]
 8006a48:	f340 8083 	ble.w	8006b52 <_scanf_float+0x27e>
 8006a4c:	f8d9 3000 	ldr.w	r3, [r9]
 8006a50:	3301      	adds	r3, #1
 8006a52:	f8c9 3000 	str.w	r3, [r9]
 8006a56:	e763      	b.n	8006920 <_scanf_float+0x4c>
 8006a58:	eb1a 0105 	adds.w	r1, sl, r5
 8006a5c:	f47f af6e 	bne.w	800693c <_scanf_float+0x68>
 8006a60:	460d      	mov	r5, r1
 8006a62:	468a      	mov	sl, r1
 8006a64:	6822      	ldr	r2, [r4, #0]
 8006a66:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8006a6a:	6022      	str	r2, [r4, #0]
 8006a6c:	f806 3b01 	strb.w	r3, [r6], #1
 8006a70:	e7de      	b.n	8006a30 <_scanf_float+0x15c>
 8006a72:	6822      	ldr	r2, [r4, #0]
 8006a74:	0610      	lsls	r0, r2, #24
 8006a76:	f57f af61 	bpl.w	800693c <_scanf_float+0x68>
 8006a7a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006a7e:	6022      	str	r2, [r4, #0]
 8006a80:	e7f4      	b.n	8006a6c <_scanf_float+0x198>
 8006a82:	f1ba 0f00 	cmp.w	sl, #0
 8006a86:	d10c      	bne.n	8006aa2 <_scanf_float+0x1ce>
 8006a88:	b977      	cbnz	r7, 8006aa8 <_scanf_float+0x1d4>
 8006a8a:	6822      	ldr	r2, [r4, #0]
 8006a8c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006a90:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006a94:	d108      	bne.n	8006aa8 <_scanf_float+0x1d4>
 8006a96:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006a9a:	f04f 0a01 	mov.w	sl, #1
 8006a9e:	6022      	str	r2, [r4, #0]
 8006aa0:	e7e4      	b.n	8006a6c <_scanf_float+0x198>
 8006aa2:	f1ba 0f02 	cmp.w	sl, #2
 8006aa6:	d051      	beq.n	8006b4c <_scanf_float+0x278>
 8006aa8:	2d01      	cmp	r5, #1
 8006aaa:	d002      	beq.n	8006ab2 <_scanf_float+0x1de>
 8006aac:	2d04      	cmp	r5, #4
 8006aae:	f47f af45 	bne.w	800693c <_scanf_float+0x68>
 8006ab2:	3501      	adds	r5, #1
 8006ab4:	b2ed      	uxtb	r5, r5
 8006ab6:	e7d9      	b.n	8006a6c <_scanf_float+0x198>
 8006ab8:	f1ba 0f01 	cmp.w	sl, #1
 8006abc:	f47f af3e 	bne.w	800693c <_scanf_float+0x68>
 8006ac0:	f04f 0a02 	mov.w	sl, #2
 8006ac4:	e7d2      	b.n	8006a6c <_scanf_float+0x198>
 8006ac6:	b975      	cbnz	r5, 8006ae6 <_scanf_float+0x212>
 8006ac8:	2f00      	cmp	r7, #0
 8006aca:	f47f af38 	bne.w	800693e <_scanf_float+0x6a>
 8006ace:	6822      	ldr	r2, [r4, #0]
 8006ad0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8006ad4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8006ad8:	f040 80ff 	bne.w	8006cda <_scanf_float+0x406>
 8006adc:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006ae0:	2501      	movs	r5, #1
 8006ae2:	6022      	str	r2, [r4, #0]
 8006ae4:	e7c2      	b.n	8006a6c <_scanf_float+0x198>
 8006ae6:	2d03      	cmp	r5, #3
 8006ae8:	d0e3      	beq.n	8006ab2 <_scanf_float+0x1de>
 8006aea:	2d05      	cmp	r5, #5
 8006aec:	e7df      	b.n	8006aae <_scanf_float+0x1da>
 8006aee:	2d02      	cmp	r5, #2
 8006af0:	f47f af24 	bne.w	800693c <_scanf_float+0x68>
 8006af4:	2503      	movs	r5, #3
 8006af6:	e7b9      	b.n	8006a6c <_scanf_float+0x198>
 8006af8:	2d06      	cmp	r5, #6
 8006afa:	f47f af1f 	bne.w	800693c <_scanf_float+0x68>
 8006afe:	2507      	movs	r5, #7
 8006b00:	e7b4      	b.n	8006a6c <_scanf_float+0x198>
 8006b02:	6822      	ldr	r2, [r4, #0]
 8006b04:	0591      	lsls	r1, r2, #22
 8006b06:	f57f af19 	bpl.w	800693c <_scanf_float+0x68>
 8006b0a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8006b0e:	6022      	str	r2, [r4, #0]
 8006b10:	9702      	str	r7, [sp, #8]
 8006b12:	e7ab      	b.n	8006a6c <_scanf_float+0x198>
 8006b14:	6822      	ldr	r2, [r4, #0]
 8006b16:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8006b1a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8006b1e:	d005      	beq.n	8006b2c <_scanf_float+0x258>
 8006b20:	0550      	lsls	r0, r2, #21
 8006b22:	f57f af0b 	bpl.w	800693c <_scanf_float+0x68>
 8006b26:	2f00      	cmp	r7, #0
 8006b28:	f000 80d7 	beq.w	8006cda <_scanf_float+0x406>
 8006b2c:	0591      	lsls	r1, r2, #22
 8006b2e:	bf58      	it	pl
 8006b30:	9902      	ldrpl	r1, [sp, #8]
 8006b32:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8006b36:	bf58      	it	pl
 8006b38:	1a79      	subpl	r1, r7, r1
 8006b3a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8006b3e:	f04f 0700 	mov.w	r7, #0
 8006b42:	bf58      	it	pl
 8006b44:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006b48:	6022      	str	r2, [r4, #0]
 8006b4a:	e78f      	b.n	8006a6c <_scanf_float+0x198>
 8006b4c:	f04f 0a03 	mov.w	sl, #3
 8006b50:	e78c      	b.n	8006a6c <_scanf_float+0x198>
 8006b52:	4649      	mov	r1, r9
 8006b54:	4640      	mov	r0, r8
 8006b56:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8006b5a:	4798      	blx	r3
 8006b5c:	2800      	cmp	r0, #0
 8006b5e:	f43f aedf 	beq.w	8006920 <_scanf_float+0x4c>
 8006b62:	e6eb      	b.n	800693c <_scanf_float+0x68>
 8006b64:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b68:	464a      	mov	r2, r9
 8006b6a:	4640      	mov	r0, r8
 8006b6c:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b70:	4798      	blx	r3
 8006b72:	6923      	ldr	r3, [r4, #16]
 8006b74:	3b01      	subs	r3, #1
 8006b76:	6123      	str	r3, [r4, #16]
 8006b78:	e6eb      	b.n	8006952 <_scanf_float+0x7e>
 8006b7a:	1e6b      	subs	r3, r5, #1
 8006b7c:	2b06      	cmp	r3, #6
 8006b7e:	d824      	bhi.n	8006bca <_scanf_float+0x2f6>
 8006b80:	2d02      	cmp	r5, #2
 8006b82:	d836      	bhi.n	8006bf2 <_scanf_float+0x31e>
 8006b84:	9b01      	ldr	r3, [sp, #4]
 8006b86:	429e      	cmp	r6, r3
 8006b88:	f67f aee7 	bls.w	800695a <_scanf_float+0x86>
 8006b8c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006b90:	464a      	mov	r2, r9
 8006b92:	4640      	mov	r0, r8
 8006b94:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006b98:	4798      	blx	r3
 8006b9a:	6923      	ldr	r3, [r4, #16]
 8006b9c:	3b01      	subs	r3, #1
 8006b9e:	6123      	str	r3, [r4, #16]
 8006ba0:	e7f0      	b.n	8006b84 <_scanf_float+0x2b0>
 8006ba2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006ba6:	464a      	mov	r2, r9
 8006ba8:	4640      	mov	r0, r8
 8006baa:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8006bae:	4798      	blx	r3
 8006bb0:	6923      	ldr	r3, [r4, #16]
 8006bb2:	3b01      	subs	r3, #1
 8006bb4:	6123      	str	r3, [r4, #16]
 8006bb6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006bba:	fa5f fa8a 	uxtb.w	sl, sl
 8006bbe:	f1ba 0f02 	cmp.w	sl, #2
 8006bc2:	d1ee      	bne.n	8006ba2 <_scanf_float+0x2ce>
 8006bc4:	3d03      	subs	r5, #3
 8006bc6:	b2ed      	uxtb	r5, r5
 8006bc8:	1b76      	subs	r6, r6, r5
 8006bca:	6823      	ldr	r3, [r4, #0]
 8006bcc:	05da      	lsls	r2, r3, #23
 8006bce:	d530      	bpl.n	8006c32 <_scanf_float+0x35e>
 8006bd0:	055b      	lsls	r3, r3, #21
 8006bd2:	d511      	bpl.n	8006bf8 <_scanf_float+0x324>
 8006bd4:	9b01      	ldr	r3, [sp, #4]
 8006bd6:	429e      	cmp	r6, r3
 8006bd8:	f67f aebf 	bls.w	800695a <_scanf_float+0x86>
 8006bdc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006be0:	464a      	mov	r2, r9
 8006be2:	4640      	mov	r0, r8
 8006be4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006be8:	4798      	blx	r3
 8006bea:	6923      	ldr	r3, [r4, #16]
 8006bec:	3b01      	subs	r3, #1
 8006bee:	6123      	str	r3, [r4, #16]
 8006bf0:	e7f0      	b.n	8006bd4 <_scanf_float+0x300>
 8006bf2:	46aa      	mov	sl, r5
 8006bf4:	46b3      	mov	fp, r6
 8006bf6:	e7de      	b.n	8006bb6 <_scanf_float+0x2e2>
 8006bf8:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006bfc:	6923      	ldr	r3, [r4, #16]
 8006bfe:	2965      	cmp	r1, #101	@ 0x65
 8006c00:	f103 33ff 	add.w	r3, r3, #4294967295
 8006c04:	f106 35ff 	add.w	r5, r6, #4294967295
 8006c08:	6123      	str	r3, [r4, #16]
 8006c0a:	d00c      	beq.n	8006c26 <_scanf_float+0x352>
 8006c0c:	2945      	cmp	r1, #69	@ 0x45
 8006c0e:	d00a      	beq.n	8006c26 <_scanf_float+0x352>
 8006c10:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c14:	464a      	mov	r2, r9
 8006c16:	4640      	mov	r0, r8
 8006c18:	4798      	blx	r3
 8006c1a:	6923      	ldr	r3, [r4, #16]
 8006c1c:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006c20:	3b01      	subs	r3, #1
 8006c22:	1eb5      	subs	r5, r6, #2
 8006c24:	6123      	str	r3, [r4, #16]
 8006c26:	464a      	mov	r2, r9
 8006c28:	4640      	mov	r0, r8
 8006c2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8006c2e:	4798      	blx	r3
 8006c30:	462e      	mov	r6, r5
 8006c32:	6822      	ldr	r2, [r4, #0]
 8006c34:	f012 0210 	ands.w	r2, r2, #16
 8006c38:	d001      	beq.n	8006c3e <_scanf_float+0x36a>
 8006c3a:	2000      	movs	r0, #0
 8006c3c:	e68e      	b.n	800695c <_scanf_float+0x88>
 8006c3e:	7032      	strb	r2, [r6, #0]
 8006c40:	6823      	ldr	r3, [r4, #0]
 8006c42:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8006c46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006c4a:	d125      	bne.n	8006c98 <_scanf_float+0x3c4>
 8006c4c:	9b02      	ldr	r3, [sp, #8]
 8006c4e:	429f      	cmp	r7, r3
 8006c50:	d00a      	beq.n	8006c68 <_scanf_float+0x394>
 8006c52:	1bda      	subs	r2, r3, r7
 8006c54:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8006c58:	429e      	cmp	r6, r3
 8006c5a:	bf28      	it	cs
 8006c5c:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8006c60:	4630      	mov	r0, r6
 8006c62:	491f      	ldr	r1, [pc, #124]	@ (8006ce0 <_scanf_float+0x40c>)
 8006c64:	f000 f902 	bl	8006e6c <siprintf>
 8006c68:	2200      	movs	r2, #0
 8006c6a:	4640      	mov	r0, r8
 8006c6c:	9901      	ldr	r1, [sp, #4]
 8006c6e:	f002 fc13 	bl	8009498 <_strtod_r>
 8006c72:	9b03      	ldr	r3, [sp, #12]
 8006c74:	6825      	ldr	r5, [r4, #0]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	f015 0f02 	tst.w	r5, #2
 8006c7c:	4606      	mov	r6, r0
 8006c7e:	460f      	mov	r7, r1
 8006c80:	f103 0204 	add.w	r2, r3, #4
 8006c84:	d015      	beq.n	8006cb2 <_scanf_float+0x3de>
 8006c86:	9903      	ldr	r1, [sp, #12]
 8006c88:	600a      	str	r2, [r1, #0]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	e9c3 6700 	strd	r6, r7, [r3]
 8006c90:	68e3      	ldr	r3, [r4, #12]
 8006c92:	3301      	adds	r3, #1
 8006c94:	60e3      	str	r3, [r4, #12]
 8006c96:	e7d0      	b.n	8006c3a <_scanf_float+0x366>
 8006c98:	9b04      	ldr	r3, [sp, #16]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d0e4      	beq.n	8006c68 <_scanf_float+0x394>
 8006c9e:	9905      	ldr	r1, [sp, #20]
 8006ca0:	230a      	movs	r3, #10
 8006ca2:	4640      	mov	r0, r8
 8006ca4:	3101      	adds	r1, #1
 8006ca6:	f7ff f9af 	bl	8006008 <_strtol_r>
 8006caa:	9b04      	ldr	r3, [sp, #16]
 8006cac:	9e05      	ldr	r6, [sp, #20]
 8006cae:	1ac2      	subs	r2, r0, r3
 8006cb0:	e7d0      	b.n	8006c54 <_scanf_float+0x380>
 8006cb2:	076d      	lsls	r5, r5, #29
 8006cb4:	d4e7      	bmi.n	8006c86 <_scanf_float+0x3b2>
 8006cb6:	9d03      	ldr	r5, [sp, #12]
 8006cb8:	602a      	str	r2, [r5, #0]
 8006cba:	681d      	ldr	r5, [r3, #0]
 8006cbc:	4602      	mov	r2, r0
 8006cbe:	460b      	mov	r3, r1
 8006cc0:	f7f9 ff58 	bl	8000b74 <__aeabi_dcmpun>
 8006cc4:	b120      	cbz	r0, 8006cd0 <_scanf_float+0x3fc>
 8006cc6:	4807      	ldr	r0, [pc, #28]	@ (8006ce4 <_scanf_float+0x410>)
 8006cc8:	f000 f9ec 	bl	80070a4 <nanf>
 8006ccc:	6028      	str	r0, [r5, #0]
 8006cce:	e7df      	b.n	8006c90 <_scanf_float+0x3bc>
 8006cd0:	4630      	mov	r0, r6
 8006cd2:	4639      	mov	r1, r7
 8006cd4:	f7f9 ffac 	bl	8000c30 <__aeabi_d2f>
 8006cd8:	e7f8      	b.n	8006ccc <_scanf_float+0x3f8>
 8006cda:	2700      	movs	r7, #0
 8006cdc:	e633      	b.n	8006946 <_scanf_float+0x72>
 8006cde:	bf00      	nop
 8006ce0:	0800a887 	.word	0x0800a887
 8006ce4:	0800a9c8 	.word	0x0800a9c8

08006ce8 <std>:
 8006ce8:	2300      	movs	r3, #0
 8006cea:	b510      	push	{r4, lr}
 8006cec:	4604      	mov	r4, r0
 8006cee:	e9c0 3300 	strd	r3, r3, [r0]
 8006cf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006cf6:	6083      	str	r3, [r0, #8]
 8006cf8:	8181      	strh	r1, [r0, #12]
 8006cfa:	6643      	str	r3, [r0, #100]	@ 0x64
 8006cfc:	81c2      	strh	r2, [r0, #14]
 8006cfe:	6183      	str	r3, [r0, #24]
 8006d00:	4619      	mov	r1, r3
 8006d02:	2208      	movs	r2, #8
 8006d04:	305c      	adds	r0, #92	@ 0x5c
 8006d06:	f000 f916 	bl	8006f36 <memset>
 8006d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8006d40 <std+0x58>)
 8006d0c:	6224      	str	r4, [r4, #32]
 8006d0e:	6263      	str	r3, [r4, #36]	@ 0x24
 8006d10:	4b0c      	ldr	r3, [pc, #48]	@ (8006d44 <std+0x5c>)
 8006d12:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006d14:	4b0c      	ldr	r3, [pc, #48]	@ (8006d48 <std+0x60>)
 8006d16:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006d18:	4b0c      	ldr	r3, [pc, #48]	@ (8006d4c <std+0x64>)
 8006d1a:	6323      	str	r3, [r4, #48]	@ 0x30
 8006d1c:	4b0c      	ldr	r3, [pc, #48]	@ (8006d50 <std+0x68>)
 8006d1e:	429c      	cmp	r4, r3
 8006d20:	d006      	beq.n	8006d30 <std+0x48>
 8006d22:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006d26:	4294      	cmp	r4, r2
 8006d28:	d002      	beq.n	8006d30 <std+0x48>
 8006d2a:	33d0      	adds	r3, #208	@ 0xd0
 8006d2c:	429c      	cmp	r4, r3
 8006d2e:	d105      	bne.n	8006d3c <std+0x54>
 8006d30:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d38:	f000 b9a2 	b.w	8007080 <__retarget_lock_init_recursive>
 8006d3c:	bd10      	pop	{r4, pc}
 8006d3e:	bf00      	nop
 8006d40:	08006eb1 	.word	0x08006eb1
 8006d44:	08006ed3 	.word	0x08006ed3
 8006d48:	08006f0b 	.word	0x08006f0b
 8006d4c:	08006f2f 	.word	0x08006f2f
 8006d50:	200003e8 	.word	0x200003e8

08006d54 <stdio_exit_handler>:
 8006d54:	4a02      	ldr	r2, [pc, #8]	@ (8006d60 <stdio_exit_handler+0xc>)
 8006d56:	4903      	ldr	r1, [pc, #12]	@ (8006d64 <stdio_exit_handler+0x10>)
 8006d58:	4803      	ldr	r0, [pc, #12]	@ (8006d68 <stdio_exit_handler+0x14>)
 8006d5a:	f000 b869 	b.w	8006e30 <_fwalk_sglue>
 8006d5e:	bf00      	nop
 8006d60:	2000000c 	.word	0x2000000c
 8006d64:	08009855 	.word	0x08009855
 8006d68:	2000001c 	.word	0x2000001c

08006d6c <cleanup_stdio>:
 8006d6c:	6841      	ldr	r1, [r0, #4]
 8006d6e:	4b0c      	ldr	r3, [pc, #48]	@ (8006da0 <cleanup_stdio+0x34>)
 8006d70:	b510      	push	{r4, lr}
 8006d72:	4299      	cmp	r1, r3
 8006d74:	4604      	mov	r4, r0
 8006d76:	d001      	beq.n	8006d7c <cleanup_stdio+0x10>
 8006d78:	f002 fd6c 	bl	8009854 <_fflush_r>
 8006d7c:	68a1      	ldr	r1, [r4, #8]
 8006d7e:	4b09      	ldr	r3, [pc, #36]	@ (8006da4 <cleanup_stdio+0x38>)
 8006d80:	4299      	cmp	r1, r3
 8006d82:	d002      	beq.n	8006d8a <cleanup_stdio+0x1e>
 8006d84:	4620      	mov	r0, r4
 8006d86:	f002 fd65 	bl	8009854 <_fflush_r>
 8006d8a:	68e1      	ldr	r1, [r4, #12]
 8006d8c:	4b06      	ldr	r3, [pc, #24]	@ (8006da8 <cleanup_stdio+0x3c>)
 8006d8e:	4299      	cmp	r1, r3
 8006d90:	d004      	beq.n	8006d9c <cleanup_stdio+0x30>
 8006d92:	4620      	mov	r0, r4
 8006d94:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006d98:	f002 bd5c 	b.w	8009854 <_fflush_r>
 8006d9c:	bd10      	pop	{r4, pc}
 8006d9e:	bf00      	nop
 8006da0:	200003e8 	.word	0x200003e8
 8006da4:	20000450 	.word	0x20000450
 8006da8:	200004b8 	.word	0x200004b8

08006dac <global_stdio_init.part.0>:
 8006dac:	b510      	push	{r4, lr}
 8006dae:	4b0b      	ldr	r3, [pc, #44]	@ (8006ddc <global_stdio_init.part.0+0x30>)
 8006db0:	4c0b      	ldr	r4, [pc, #44]	@ (8006de0 <global_stdio_init.part.0+0x34>)
 8006db2:	4a0c      	ldr	r2, [pc, #48]	@ (8006de4 <global_stdio_init.part.0+0x38>)
 8006db4:	4620      	mov	r0, r4
 8006db6:	601a      	str	r2, [r3, #0]
 8006db8:	2104      	movs	r1, #4
 8006dba:	2200      	movs	r2, #0
 8006dbc:	f7ff ff94 	bl	8006ce8 <std>
 8006dc0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006dc4:	2201      	movs	r2, #1
 8006dc6:	2109      	movs	r1, #9
 8006dc8:	f7ff ff8e 	bl	8006ce8 <std>
 8006dcc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006dd0:	2202      	movs	r2, #2
 8006dd2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006dd6:	2112      	movs	r1, #18
 8006dd8:	f7ff bf86 	b.w	8006ce8 <std>
 8006ddc:	20000520 	.word	0x20000520
 8006de0:	200003e8 	.word	0x200003e8
 8006de4:	08006d55 	.word	0x08006d55

08006de8 <__sfp_lock_acquire>:
 8006de8:	4801      	ldr	r0, [pc, #4]	@ (8006df0 <__sfp_lock_acquire+0x8>)
 8006dea:	f000 b94a 	b.w	8007082 <__retarget_lock_acquire_recursive>
 8006dee:	bf00      	nop
 8006df0:	20000529 	.word	0x20000529

08006df4 <__sfp_lock_release>:
 8006df4:	4801      	ldr	r0, [pc, #4]	@ (8006dfc <__sfp_lock_release+0x8>)
 8006df6:	f000 b945 	b.w	8007084 <__retarget_lock_release_recursive>
 8006dfa:	bf00      	nop
 8006dfc:	20000529 	.word	0x20000529

08006e00 <__sinit>:
 8006e00:	b510      	push	{r4, lr}
 8006e02:	4604      	mov	r4, r0
 8006e04:	f7ff fff0 	bl	8006de8 <__sfp_lock_acquire>
 8006e08:	6a23      	ldr	r3, [r4, #32]
 8006e0a:	b11b      	cbz	r3, 8006e14 <__sinit+0x14>
 8006e0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e10:	f7ff bff0 	b.w	8006df4 <__sfp_lock_release>
 8006e14:	4b04      	ldr	r3, [pc, #16]	@ (8006e28 <__sinit+0x28>)
 8006e16:	6223      	str	r3, [r4, #32]
 8006e18:	4b04      	ldr	r3, [pc, #16]	@ (8006e2c <__sinit+0x2c>)
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d1f5      	bne.n	8006e0c <__sinit+0xc>
 8006e20:	f7ff ffc4 	bl	8006dac <global_stdio_init.part.0>
 8006e24:	e7f2      	b.n	8006e0c <__sinit+0xc>
 8006e26:	bf00      	nop
 8006e28:	08006d6d 	.word	0x08006d6d
 8006e2c:	20000520 	.word	0x20000520

08006e30 <_fwalk_sglue>:
 8006e30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e34:	4607      	mov	r7, r0
 8006e36:	4688      	mov	r8, r1
 8006e38:	4614      	mov	r4, r2
 8006e3a:	2600      	movs	r6, #0
 8006e3c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006e40:	f1b9 0901 	subs.w	r9, r9, #1
 8006e44:	d505      	bpl.n	8006e52 <_fwalk_sglue+0x22>
 8006e46:	6824      	ldr	r4, [r4, #0]
 8006e48:	2c00      	cmp	r4, #0
 8006e4a:	d1f7      	bne.n	8006e3c <_fwalk_sglue+0xc>
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e52:	89ab      	ldrh	r3, [r5, #12]
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d907      	bls.n	8006e68 <_fwalk_sglue+0x38>
 8006e58:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	d003      	beq.n	8006e68 <_fwalk_sglue+0x38>
 8006e60:	4629      	mov	r1, r5
 8006e62:	4638      	mov	r0, r7
 8006e64:	47c0      	blx	r8
 8006e66:	4306      	orrs	r6, r0
 8006e68:	3568      	adds	r5, #104	@ 0x68
 8006e6a:	e7e9      	b.n	8006e40 <_fwalk_sglue+0x10>

08006e6c <siprintf>:
 8006e6c:	b40e      	push	{r1, r2, r3}
 8006e6e:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006e72:	b510      	push	{r4, lr}
 8006e74:	2400      	movs	r4, #0
 8006e76:	b09d      	sub	sp, #116	@ 0x74
 8006e78:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006e7a:	9002      	str	r0, [sp, #8]
 8006e7c:	9006      	str	r0, [sp, #24]
 8006e7e:	9107      	str	r1, [sp, #28]
 8006e80:	9104      	str	r1, [sp, #16]
 8006e82:	4809      	ldr	r0, [pc, #36]	@ (8006ea8 <siprintf+0x3c>)
 8006e84:	4909      	ldr	r1, [pc, #36]	@ (8006eac <siprintf+0x40>)
 8006e86:	f853 2b04 	ldr.w	r2, [r3], #4
 8006e8a:	9105      	str	r1, [sp, #20]
 8006e8c:	6800      	ldr	r0, [r0, #0]
 8006e8e:	a902      	add	r1, sp, #8
 8006e90:	9301      	str	r3, [sp, #4]
 8006e92:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006e94:	f002 fb62 	bl	800955c <_svfiprintf_r>
 8006e98:	9b02      	ldr	r3, [sp, #8]
 8006e9a:	701c      	strb	r4, [r3, #0]
 8006e9c:	b01d      	add	sp, #116	@ 0x74
 8006e9e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ea2:	b003      	add	sp, #12
 8006ea4:	4770      	bx	lr
 8006ea6:	bf00      	nop
 8006ea8:	20000018 	.word	0x20000018
 8006eac:	ffff0208 	.word	0xffff0208

08006eb0 <__sread>:
 8006eb0:	b510      	push	{r4, lr}
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb8:	f000 f894 	bl	8006fe4 <_read_r>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	bfab      	itete	ge
 8006ec0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ec4:	181b      	addge	r3, r3, r0
 8006ec6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006eca:	bfac      	ite	ge
 8006ecc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006ece:	81a3      	strhlt	r3, [r4, #12]
 8006ed0:	bd10      	pop	{r4, pc}

08006ed2 <__swrite>:
 8006ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed6:	461f      	mov	r7, r3
 8006ed8:	898b      	ldrh	r3, [r1, #12]
 8006eda:	4605      	mov	r5, r0
 8006edc:	05db      	lsls	r3, r3, #23
 8006ede:	460c      	mov	r4, r1
 8006ee0:	4616      	mov	r6, r2
 8006ee2:	d505      	bpl.n	8006ef0 <__swrite+0x1e>
 8006ee4:	2302      	movs	r3, #2
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eec:	f000 f868 	bl	8006fc0 <_lseek_r>
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	4632      	mov	r2, r6
 8006ef4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006ef8:	81a3      	strh	r3, [r4, #12]
 8006efa:	4628      	mov	r0, r5
 8006efc:	463b      	mov	r3, r7
 8006efe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f06:	f000 b87f 	b.w	8007008 <_write_r>

08006f0a <__sseek>:
 8006f0a:	b510      	push	{r4, lr}
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f12:	f000 f855 	bl	8006fc0 <_lseek_r>
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	89a3      	ldrh	r3, [r4, #12]
 8006f1a:	bf15      	itete	ne
 8006f1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f26:	81a3      	strheq	r3, [r4, #12]
 8006f28:	bf18      	it	ne
 8006f2a:	81a3      	strhne	r3, [r4, #12]
 8006f2c:	bd10      	pop	{r4, pc}

08006f2e <__sclose>:
 8006f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f32:	f000 b835 	b.w	8006fa0 <_close_r>

08006f36 <memset>:
 8006f36:	4603      	mov	r3, r0
 8006f38:	4402      	add	r2, r0
 8006f3a:	4293      	cmp	r3, r2
 8006f3c:	d100      	bne.n	8006f40 <memset+0xa>
 8006f3e:	4770      	bx	lr
 8006f40:	f803 1b01 	strb.w	r1, [r3], #1
 8006f44:	e7f9      	b.n	8006f3a <memset+0x4>

08006f46 <strncmp>:
 8006f46:	b510      	push	{r4, lr}
 8006f48:	b16a      	cbz	r2, 8006f66 <strncmp+0x20>
 8006f4a:	3901      	subs	r1, #1
 8006f4c:	1884      	adds	r4, r0, r2
 8006f4e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f52:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d103      	bne.n	8006f62 <strncmp+0x1c>
 8006f5a:	42a0      	cmp	r0, r4
 8006f5c:	d001      	beq.n	8006f62 <strncmp+0x1c>
 8006f5e:	2a00      	cmp	r2, #0
 8006f60:	d1f5      	bne.n	8006f4e <strncmp+0x8>
 8006f62:	1ad0      	subs	r0, r2, r3
 8006f64:	bd10      	pop	{r4, pc}
 8006f66:	4610      	mov	r0, r2
 8006f68:	e7fc      	b.n	8006f64 <strncmp+0x1e>

08006f6a <strstr>:
 8006f6a:	780a      	ldrb	r2, [r1, #0]
 8006f6c:	b570      	push	{r4, r5, r6, lr}
 8006f6e:	b96a      	cbnz	r2, 8006f8c <strstr+0x22>
 8006f70:	bd70      	pop	{r4, r5, r6, pc}
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d109      	bne.n	8006f8a <strstr+0x20>
 8006f76:	460c      	mov	r4, r1
 8006f78:	4605      	mov	r5, r0
 8006f7a:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d0f6      	beq.n	8006f70 <strstr+0x6>
 8006f82:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8006f86:	429e      	cmp	r6, r3
 8006f88:	d0f7      	beq.n	8006f7a <strstr+0x10>
 8006f8a:	3001      	adds	r0, #1
 8006f8c:	7803      	ldrb	r3, [r0, #0]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d1ef      	bne.n	8006f72 <strstr+0x8>
 8006f92:	4618      	mov	r0, r3
 8006f94:	e7ec      	b.n	8006f70 <strstr+0x6>
	...

08006f98 <_localeconv_r>:
 8006f98:	4800      	ldr	r0, [pc, #0]	@ (8006f9c <_localeconv_r+0x4>)
 8006f9a:	4770      	bx	lr
 8006f9c:	20000158 	.word	0x20000158

08006fa0 <_close_r>:
 8006fa0:	b538      	push	{r3, r4, r5, lr}
 8006fa2:	2300      	movs	r3, #0
 8006fa4:	4d05      	ldr	r5, [pc, #20]	@ (8006fbc <_close_r+0x1c>)
 8006fa6:	4604      	mov	r4, r0
 8006fa8:	4608      	mov	r0, r1
 8006faa:	602b      	str	r3, [r5, #0]
 8006fac:	f7fb f91f 	bl	80021ee <_close>
 8006fb0:	1c43      	adds	r3, r0, #1
 8006fb2:	d102      	bne.n	8006fba <_close_r+0x1a>
 8006fb4:	682b      	ldr	r3, [r5, #0]
 8006fb6:	b103      	cbz	r3, 8006fba <_close_r+0x1a>
 8006fb8:	6023      	str	r3, [r4, #0]
 8006fba:	bd38      	pop	{r3, r4, r5, pc}
 8006fbc:	20000524 	.word	0x20000524

08006fc0 <_lseek_r>:
 8006fc0:	b538      	push	{r3, r4, r5, lr}
 8006fc2:	4604      	mov	r4, r0
 8006fc4:	4608      	mov	r0, r1
 8006fc6:	4611      	mov	r1, r2
 8006fc8:	2200      	movs	r2, #0
 8006fca:	4d05      	ldr	r5, [pc, #20]	@ (8006fe0 <_lseek_r+0x20>)
 8006fcc:	602a      	str	r2, [r5, #0]
 8006fce:	461a      	mov	r2, r3
 8006fd0:	f7fb f931 	bl	8002236 <_lseek>
 8006fd4:	1c43      	adds	r3, r0, #1
 8006fd6:	d102      	bne.n	8006fde <_lseek_r+0x1e>
 8006fd8:	682b      	ldr	r3, [r5, #0]
 8006fda:	b103      	cbz	r3, 8006fde <_lseek_r+0x1e>
 8006fdc:	6023      	str	r3, [r4, #0]
 8006fde:	bd38      	pop	{r3, r4, r5, pc}
 8006fe0:	20000524 	.word	0x20000524

08006fe4 <_read_r>:
 8006fe4:	b538      	push	{r3, r4, r5, lr}
 8006fe6:	4604      	mov	r4, r0
 8006fe8:	4608      	mov	r0, r1
 8006fea:	4611      	mov	r1, r2
 8006fec:	2200      	movs	r2, #0
 8006fee:	4d05      	ldr	r5, [pc, #20]	@ (8007004 <_read_r+0x20>)
 8006ff0:	602a      	str	r2, [r5, #0]
 8006ff2:	461a      	mov	r2, r3
 8006ff4:	f7fb f8c2 	bl	800217c <_read>
 8006ff8:	1c43      	adds	r3, r0, #1
 8006ffa:	d102      	bne.n	8007002 <_read_r+0x1e>
 8006ffc:	682b      	ldr	r3, [r5, #0]
 8006ffe:	b103      	cbz	r3, 8007002 <_read_r+0x1e>
 8007000:	6023      	str	r3, [r4, #0]
 8007002:	bd38      	pop	{r3, r4, r5, pc}
 8007004:	20000524 	.word	0x20000524

08007008 <_write_r>:
 8007008:	b538      	push	{r3, r4, r5, lr}
 800700a:	4604      	mov	r4, r0
 800700c:	4608      	mov	r0, r1
 800700e:	4611      	mov	r1, r2
 8007010:	2200      	movs	r2, #0
 8007012:	4d05      	ldr	r5, [pc, #20]	@ (8007028 <_write_r+0x20>)
 8007014:	602a      	str	r2, [r5, #0]
 8007016:	461a      	mov	r2, r3
 8007018:	f7fb f8cd 	bl	80021b6 <_write>
 800701c:	1c43      	adds	r3, r0, #1
 800701e:	d102      	bne.n	8007026 <_write_r+0x1e>
 8007020:	682b      	ldr	r3, [r5, #0]
 8007022:	b103      	cbz	r3, 8007026 <_write_r+0x1e>
 8007024:	6023      	str	r3, [r4, #0]
 8007026:	bd38      	pop	{r3, r4, r5, pc}
 8007028:	20000524 	.word	0x20000524

0800702c <__errno>:
 800702c:	4b01      	ldr	r3, [pc, #4]	@ (8007034 <__errno+0x8>)
 800702e:	6818      	ldr	r0, [r3, #0]
 8007030:	4770      	bx	lr
 8007032:	bf00      	nop
 8007034:	20000018 	.word	0x20000018

08007038 <__libc_init_array>:
 8007038:	b570      	push	{r4, r5, r6, lr}
 800703a:	2600      	movs	r6, #0
 800703c:	4d0c      	ldr	r5, [pc, #48]	@ (8007070 <__libc_init_array+0x38>)
 800703e:	4c0d      	ldr	r4, [pc, #52]	@ (8007074 <__libc_init_array+0x3c>)
 8007040:	1b64      	subs	r4, r4, r5
 8007042:	10a4      	asrs	r4, r4, #2
 8007044:	42a6      	cmp	r6, r4
 8007046:	d109      	bne.n	800705c <__libc_init_array+0x24>
 8007048:	f003 fade 	bl	800a608 <_init>
 800704c:	2600      	movs	r6, #0
 800704e:	4d0a      	ldr	r5, [pc, #40]	@ (8007078 <__libc_init_array+0x40>)
 8007050:	4c0a      	ldr	r4, [pc, #40]	@ (800707c <__libc_init_array+0x44>)
 8007052:	1b64      	subs	r4, r4, r5
 8007054:	10a4      	asrs	r4, r4, #2
 8007056:	42a6      	cmp	r6, r4
 8007058:	d105      	bne.n	8007066 <__libc_init_array+0x2e>
 800705a:	bd70      	pop	{r4, r5, r6, pc}
 800705c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007060:	4798      	blx	r3
 8007062:	3601      	adds	r6, #1
 8007064:	e7ee      	b.n	8007044 <__libc_init_array+0xc>
 8007066:	f855 3b04 	ldr.w	r3, [r5], #4
 800706a:	4798      	blx	r3
 800706c:	3601      	adds	r6, #1
 800706e:	e7f2      	b.n	8007056 <__libc_init_array+0x1e>
 8007070:	0800ab80 	.word	0x0800ab80
 8007074:	0800ab80 	.word	0x0800ab80
 8007078:	0800ab80 	.word	0x0800ab80
 800707c:	0800ab84 	.word	0x0800ab84

08007080 <__retarget_lock_init_recursive>:
 8007080:	4770      	bx	lr

08007082 <__retarget_lock_acquire_recursive>:
 8007082:	4770      	bx	lr

08007084 <__retarget_lock_release_recursive>:
 8007084:	4770      	bx	lr

08007086 <memchr>:
 8007086:	4603      	mov	r3, r0
 8007088:	b510      	push	{r4, lr}
 800708a:	b2c9      	uxtb	r1, r1
 800708c:	4402      	add	r2, r0
 800708e:	4293      	cmp	r3, r2
 8007090:	4618      	mov	r0, r3
 8007092:	d101      	bne.n	8007098 <memchr+0x12>
 8007094:	2000      	movs	r0, #0
 8007096:	e003      	b.n	80070a0 <memchr+0x1a>
 8007098:	7804      	ldrb	r4, [r0, #0]
 800709a:	3301      	adds	r3, #1
 800709c:	428c      	cmp	r4, r1
 800709e:	d1f6      	bne.n	800708e <memchr+0x8>
 80070a0:	bd10      	pop	{r4, pc}
	...

080070a4 <nanf>:
 80070a4:	4800      	ldr	r0, [pc, #0]	@ (80070a8 <nanf+0x4>)
 80070a6:	4770      	bx	lr
 80070a8:	7fc00000 	.word	0x7fc00000

080070ac <quorem>:
 80070ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b0:	6903      	ldr	r3, [r0, #16]
 80070b2:	690c      	ldr	r4, [r1, #16]
 80070b4:	4607      	mov	r7, r0
 80070b6:	42a3      	cmp	r3, r4
 80070b8:	db7e      	blt.n	80071b8 <quorem+0x10c>
 80070ba:	3c01      	subs	r4, #1
 80070bc:	00a3      	lsls	r3, r4, #2
 80070be:	f100 0514 	add.w	r5, r0, #20
 80070c2:	f101 0814 	add.w	r8, r1, #20
 80070c6:	9300      	str	r3, [sp, #0]
 80070c8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070cc:	9301      	str	r3, [sp, #4]
 80070ce:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070d2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070d6:	3301      	adds	r3, #1
 80070d8:	429a      	cmp	r2, r3
 80070da:	fbb2 f6f3 	udiv	r6, r2, r3
 80070de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070e2:	d32e      	bcc.n	8007142 <quorem+0x96>
 80070e4:	f04f 0a00 	mov.w	sl, #0
 80070e8:	46c4      	mov	ip, r8
 80070ea:	46ae      	mov	lr, r5
 80070ec:	46d3      	mov	fp, sl
 80070ee:	f85c 3b04 	ldr.w	r3, [ip], #4
 80070f2:	b298      	uxth	r0, r3
 80070f4:	fb06 a000 	mla	r0, r6, r0, sl
 80070f8:	0c1b      	lsrs	r3, r3, #16
 80070fa:	0c02      	lsrs	r2, r0, #16
 80070fc:	fb06 2303 	mla	r3, r6, r3, r2
 8007100:	f8de 2000 	ldr.w	r2, [lr]
 8007104:	b280      	uxth	r0, r0
 8007106:	b292      	uxth	r2, r2
 8007108:	1a12      	subs	r2, r2, r0
 800710a:	445a      	add	r2, fp
 800710c:	f8de 0000 	ldr.w	r0, [lr]
 8007110:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007114:	b29b      	uxth	r3, r3
 8007116:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800711a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800711e:	b292      	uxth	r2, r2
 8007120:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007124:	45e1      	cmp	r9, ip
 8007126:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800712a:	f84e 2b04 	str.w	r2, [lr], #4
 800712e:	d2de      	bcs.n	80070ee <quorem+0x42>
 8007130:	9b00      	ldr	r3, [sp, #0]
 8007132:	58eb      	ldr	r3, [r5, r3]
 8007134:	b92b      	cbnz	r3, 8007142 <quorem+0x96>
 8007136:	9b01      	ldr	r3, [sp, #4]
 8007138:	3b04      	subs	r3, #4
 800713a:	429d      	cmp	r5, r3
 800713c:	461a      	mov	r2, r3
 800713e:	d32f      	bcc.n	80071a0 <quorem+0xf4>
 8007140:	613c      	str	r4, [r7, #16]
 8007142:	4638      	mov	r0, r7
 8007144:	f001 f9ca 	bl	80084dc <__mcmp>
 8007148:	2800      	cmp	r0, #0
 800714a:	db25      	blt.n	8007198 <quorem+0xec>
 800714c:	4629      	mov	r1, r5
 800714e:	2000      	movs	r0, #0
 8007150:	f858 2b04 	ldr.w	r2, [r8], #4
 8007154:	f8d1 c000 	ldr.w	ip, [r1]
 8007158:	fa1f fe82 	uxth.w	lr, r2
 800715c:	fa1f f38c 	uxth.w	r3, ip
 8007160:	eba3 030e 	sub.w	r3, r3, lr
 8007164:	4403      	add	r3, r0
 8007166:	0c12      	lsrs	r2, r2, #16
 8007168:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800716c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007170:	b29b      	uxth	r3, r3
 8007172:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007176:	45c1      	cmp	r9, r8
 8007178:	ea4f 4022 	mov.w	r0, r2, asr #16
 800717c:	f841 3b04 	str.w	r3, [r1], #4
 8007180:	d2e6      	bcs.n	8007150 <quorem+0xa4>
 8007182:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007186:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800718a:	b922      	cbnz	r2, 8007196 <quorem+0xea>
 800718c:	3b04      	subs	r3, #4
 800718e:	429d      	cmp	r5, r3
 8007190:	461a      	mov	r2, r3
 8007192:	d30b      	bcc.n	80071ac <quorem+0x100>
 8007194:	613c      	str	r4, [r7, #16]
 8007196:	3601      	adds	r6, #1
 8007198:	4630      	mov	r0, r6
 800719a:	b003      	add	sp, #12
 800719c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071a0:	6812      	ldr	r2, [r2, #0]
 80071a2:	3b04      	subs	r3, #4
 80071a4:	2a00      	cmp	r2, #0
 80071a6:	d1cb      	bne.n	8007140 <quorem+0x94>
 80071a8:	3c01      	subs	r4, #1
 80071aa:	e7c6      	b.n	800713a <quorem+0x8e>
 80071ac:	6812      	ldr	r2, [r2, #0]
 80071ae:	3b04      	subs	r3, #4
 80071b0:	2a00      	cmp	r2, #0
 80071b2:	d1ef      	bne.n	8007194 <quorem+0xe8>
 80071b4:	3c01      	subs	r4, #1
 80071b6:	e7ea      	b.n	800718e <quorem+0xe2>
 80071b8:	2000      	movs	r0, #0
 80071ba:	e7ee      	b.n	800719a <quorem+0xee>
 80071bc:	0000      	movs	r0, r0
	...

080071c0 <_dtoa_r>:
 80071c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071c4:	4614      	mov	r4, r2
 80071c6:	461d      	mov	r5, r3
 80071c8:	69c7      	ldr	r7, [r0, #28]
 80071ca:	b097      	sub	sp, #92	@ 0x5c
 80071cc:	4681      	mov	r9, r0
 80071ce:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80071d2:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80071d4:	b97f      	cbnz	r7, 80071f6 <_dtoa_r+0x36>
 80071d6:	2010      	movs	r0, #16
 80071d8:	f000 fe0e 	bl	8007df8 <malloc>
 80071dc:	4602      	mov	r2, r0
 80071de:	f8c9 001c 	str.w	r0, [r9, #28]
 80071e2:	b920      	cbnz	r0, 80071ee <_dtoa_r+0x2e>
 80071e4:	21ef      	movs	r1, #239	@ 0xef
 80071e6:	4bac      	ldr	r3, [pc, #688]	@ (8007498 <_dtoa_r+0x2d8>)
 80071e8:	48ac      	ldr	r0, [pc, #688]	@ (800749c <_dtoa_r+0x2dc>)
 80071ea:	f002 fb99 	bl	8009920 <__assert_func>
 80071ee:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80071f2:	6007      	str	r7, [r0, #0]
 80071f4:	60c7      	str	r7, [r0, #12]
 80071f6:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80071fa:	6819      	ldr	r1, [r3, #0]
 80071fc:	b159      	cbz	r1, 8007216 <_dtoa_r+0x56>
 80071fe:	685a      	ldr	r2, [r3, #4]
 8007200:	2301      	movs	r3, #1
 8007202:	4093      	lsls	r3, r2
 8007204:	604a      	str	r2, [r1, #4]
 8007206:	608b      	str	r3, [r1, #8]
 8007208:	4648      	mov	r0, r9
 800720a:	f000 feeb 	bl	8007fe4 <_Bfree>
 800720e:	2200      	movs	r2, #0
 8007210:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007214:	601a      	str	r2, [r3, #0]
 8007216:	1e2b      	subs	r3, r5, #0
 8007218:	bfaf      	iteee	ge
 800721a:	2300      	movge	r3, #0
 800721c:	2201      	movlt	r2, #1
 800721e:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8007222:	9307      	strlt	r3, [sp, #28]
 8007224:	bfa8      	it	ge
 8007226:	6033      	strge	r3, [r6, #0]
 8007228:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800722c:	4b9c      	ldr	r3, [pc, #624]	@ (80074a0 <_dtoa_r+0x2e0>)
 800722e:	bfb8      	it	lt
 8007230:	6032      	strlt	r2, [r6, #0]
 8007232:	ea33 0308 	bics.w	r3, r3, r8
 8007236:	d112      	bne.n	800725e <_dtoa_r+0x9e>
 8007238:	f242 730f 	movw	r3, #9999	@ 0x270f
 800723c:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800723e:	6013      	str	r3, [r2, #0]
 8007240:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007244:	4323      	orrs	r3, r4
 8007246:	f000 855e 	beq.w	8007d06 <_dtoa_r+0xb46>
 800724a:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800724c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80074a4 <_dtoa_r+0x2e4>
 8007250:	2b00      	cmp	r3, #0
 8007252:	f000 8560 	beq.w	8007d16 <_dtoa_r+0xb56>
 8007256:	f10a 0303 	add.w	r3, sl, #3
 800725a:	f000 bd5a 	b.w	8007d12 <_dtoa_r+0xb52>
 800725e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007262:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007266:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800726a:	2200      	movs	r2, #0
 800726c:	2300      	movs	r3, #0
 800726e:	f7f9 fc4f 	bl	8000b10 <__aeabi_dcmpeq>
 8007272:	4607      	mov	r7, r0
 8007274:	b158      	cbz	r0, 800728e <_dtoa_r+0xce>
 8007276:	2301      	movs	r3, #1
 8007278:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800727a:	6013      	str	r3, [r2, #0]
 800727c:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800727e:	b113      	cbz	r3, 8007286 <_dtoa_r+0xc6>
 8007280:	4b89      	ldr	r3, [pc, #548]	@ (80074a8 <_dtoa_r+0x2e8>)
 8007282:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007284:	6013      	str	r3, [r2, #0]
 8007286:	f8df a224 	ldr.w	sl, [pc, #548]	@ 80074ac <_dtoa_r+0x2ec>
 800728a:	f000 bd44 	b.w	8007d16 <_dtoa_r+0xb56>
 800728e:	ab14      	add	r3, sp, #80	@ 0x50
 8007290:	9301      	str	r3, [sp, #4]
 8007292:	ab15      	add	r3, sp, #84	@ 0x54
 8007294:	9300      	str	r3, [sp, #0]
 8007296:	4648      	mov	r0, r9
 8007298:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800729c:	f001 fa36 	bl	800870c <__d2b>
 80072a0:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80072a4:	9003      	str	r0, [sp, #12]
 80072a6:	2e00      	cmp	r6, #0
 80072a8:	d078      	beq.n	800739c <_dtoa_r+0x1dc>
 80072aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80072ae:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80072b0:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80072b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072b8:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80072bc:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80072c0:	9712      	str	r7, [sp, #72]	@ 0x48
 80072c2:	4619      	mov	r1, r3
 80072c4:	2200      	movs	r2, #0
 80072c6:	4b7a      	ldr	r3, [pc, #488]	@ (80074b0 <_dtoa_r+0x2f0>)
 80072c8:	f7f9 f802 	bl	80002d0 <__aeabi_dsub>
 80072cc:	a36c      	add	r3, pc, #432	@ (adr r3, 8007480 <_dtoa_r+0x2c0>)
 80072ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d2:	f7f9 f9b5 	bl	8000640 <__aeabi_dmul>
 80072d6:	a36c      	add	r3, pc, #432	@ (adr r3, 8007488 <_dtoa_r+0x2c8>)
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	f7f8 fffa 	bl	80002d4 <__adddf3>
 80072e0:	4604      	mov	r4, r0
 80072e2:	4630      	mov	r0, r6
 80072e4:	460d      	mov	r5, r1
 80072e6:	f7f9 f941 	bl	800056c <__aeabi_i2d>
 80072ea:	a369      	add	r3, pc, #420	@ (adr r3, 8007490 <_dtoa_r+0x2d0>)
 80072ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f0:	f7f9 f9a6 	bl	8000640 <__aeabi_dmul>
 80072f4:	4602      	mov	r2, r0
 80072f6:	460b      	mov	r3, r1
 80072f8:	4620      	mov	r0, r4
 80072fa:	4629      	mov	r1, r5
 80072fc:	f7f8 ffea 	bl	80002d4 <__adddf3>
 8007300:	4604      	mov	r4, r0
 8007302:	460d      	mov	r5, r1
 8007304:	f7f9 fc4c 	bl	8000ba0 <__aeabi_d2iz>
 8007308:	2200      	movs	r2, #0
 800730a:	4607      	mov	r7, r0
 800730c:	2300      	movs	r3, #0
 800730e:	4620      	mov	r0, r4
 8007310:	4629      	mov	r1, r5
 8007312:	f7f9 fc07 	bl	8000b24 <__aeabi_dcmplt>
 8007316:	b140      	cbz	r0, 800732a <_dtoa_r+0x16a>
 8007318:	4638      	mov	r0, r7
 800731a:	f7f9 f927 	bl	800056c <__aeabi_i2d>
 800731e:	4622      	mov	r2, r4
 8007320:	462b      	mov	r3, r5
 8007322:	f7f9 fbf5 	bl	8000b10 <__aeabi_dcmpeq>
 8007326:	b900      	cbnz	r0, 800732a <_dtoa_r+0x16a>
 8007328:	3f01      	subs	r7, #1
 800732a:	2f16      	cmp	r7, #22
 800732c:	d854      	bhi.n	80073d8 <_dtoa_r+0x218>
 800732e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007332:	4b60      	ldr	r3, [pc, #384]	@ (80074b4 <_dtoa_r+0x2f4>)
 8007334:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733c:	f7f9 fbf2 	bl	8000b24 <__aeabi_dcmplt>
 8007340:	2800      	cmp	r0, #0
 8007342:	d04b      	beq.n	80073dc <_dtoa_r+0x21c>
 8007344:	2300      	movs	r3, #0
 8007346:	3f01      	subs	r7, #1
 8007348:	930f      	str	r3, [sp, #60]	@ 0x3c
 800734a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800734c:	1b9b      	subs	r3, r3, r6
 800734e:	1e5a      	subs	r2, r3, #1
 8007350:	bf49      	itett	mi
 8007352:	f1c3 0301 	rsbmi	r3, r3, #1
 8007356:	2300      	movpl	r3, #0
 8007358:	9304      	strmi	r3, [sp, #16]
 800735a:	2300      	movmi	r3, #0
 800735c:	9209      	str	r2, [sp, #36]	@ 0x24
 800735e:	bf54      	ite	pl
 8007360:	9304      	strpl	r3, [sp, #16]
 8007362:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007364:	2f00      	cmp	r7, #0
 8007366:	db3b      	blt.n	80073e0 <_dtoa_r+0x220>
 8007368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800736a:	970e      	str	r7, [sp, #56]	@ 0x38
 800736c:	443b      	add	r3, r7
 800736e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007370:	2300      	movs	r3, #0
 8007372:	930a      	str	r3, [sp, #40]	@ 0x28
 8007374:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007376:	2b09      	cmp	r3, #9
 8007378:	d865      	bhi.n	8007446 <_dtoa_r+0x286>
 800737a:	2b05      	cmp	r3, #5
 800737c:	bfc4      	itt	gt
 800737e:	3b04      	subgt	r3, #4
 8007380:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007382:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007384:	bfc8      	it	gt
 8007386:	2400      	movgt	r4, #0
 8007388:	f1a3 0302 	sub.w	r3, r3, #2
 800738c:	bfd8      	it	le
 800738e:	2401      	movle	r4, #1
 8007390:	2b03      	cmp	r3, #3
 8007392:	d864      	bhi.n	800745e <_dtoa_r+0x29e>
 8007394:	e8df f003 	tbb	[pc, r3]
 8007398:	2c385553 	.word	0x2c385553
 800739c:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80073a0:	441e      	add	r6, r3
 80073a2:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80073a6:	2b20      	cmp	r3, #32
 80073a8:	bfc1      	itttt	gt
 80073aa:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80073ae:	fa08 f803 	lslgt.w	r8, r8, r3
 80073b2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80073b6:	fa24 f303 	lsrgt.w	r3, r4, r3
 80073ba:	bfd6      	itet	le
 80073bc:	f1c3 0320 	rsble	r3, r3, #32
 80073c0:	ea48 0003 	orrgt.w	r0, r8, r3
 80073c4:	fa04 f003 	lslle.w	r0, r4, r3
 80073c8:	f7f9 f8c0 	bl	800054c <__aeabi_ui2d>
 80073cc:	2201      	movs	r2, #1
 80073ce:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80073d2:	3e01      	subs	r6, #1
 80073d4:	9212      	str	r2, [sp, #72]	@ 0x48
 80073d6:	e774      	b.n	80072c2 <_dtoa_r+0x102>
 80073d8:	2301      	movs	r3, #1
 80073da:	e7b5      	b.n	8007348 <_dtoa_r+0x188>
 80073dc:	900f      	str	r0, [sp, #60]	@ 0x3c
 80073de:	e7b4      	b.n	800734a <_dtoa_r+0x18a>
 80073e0:	9b04      	ldr	r3, [sp, #16]
 80073e2:	1bdb      	subs	r3, r3, r7
 80073e4:	9304      	str	r3, [sp, #16]
 80073e6:	427b      	negs	r3, r7
 80073e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80073ea:	2300      	movs	r3, #0
 80073ec:	930e      	str	r3, [sp, #56]	@ 0x38
 80073ee:	e7c1      	b.n	8007374 <_dtoa_r+0x1b4>
 80073f0:	2301      	movs	r3, #1
 80073f2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80073f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80073f6:	eb07 0b03 	add.w	fp, r7, r3
 80073fa:	f10b 0301 	add.w	r3, fp, #1
 80073fe:	2b01      	cmp	r3, #1
 8007400:	9308      	str	r3, [sp, #32]
 8007402:	bfb8      	it	lt
 8007404:	2301      	movlt	r3, #1
 8007406:	e006      	b.n	8007416 <_dtoa_r+0x256>
 8007408:	2301      	movs	r3, #1
 800740a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800740c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800740e:	2b00      	cmp	r3, #0
 8007410:	dd28      	ble.n	8007464 <_dtoa_r+0x2a4>
 8007412:	469b      	mov	fp, r3
 8007414:	9308      	str	r3, [sp, #32]
 8007416:	2100      	movs	r1, #0
 8007418:	2204      	movs	r2, #4
 800741a:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800741e:	f102 0514 	add.w	r5, r2, #20
 8007422:	429d      	cmp	r5, r3
 8007424:	d926      	bls.n	8007474 <_dtoa_r+0x2b4>
 8007426:	6041      	str	r1, [r0, #4]
 8007428:	4648      	mov	r0, r9
 800742a:	f000 fd9b 	bl	8007f64 <_Balloc>
 800742e:	4682      	mov	sl, r0
 8007430:	2800      	cmp	r0, #0
 8007432:	d143      	bne.n	80074bc <_dtoa_r+0x2fc>
 8007434:	4602      	mov	r2, r0
 8007436:	f240 11af 	movw	r1, #431	@ 0x1af
 800743a:	4b1f      	ldr	r3, [pc, #124]	@ (80074b8 <_dtoa_r+0x2f8>)
 800743c:	e6d4      	b.n	80071e8 <_dtoa_r+0x28>
 800743e:	2300      	movs	r3, #0
 8007440:	e7e3      	b.n	800740a <_dtoa_r+0x24a>
 8007442:	2300      	movs	r3, #0
 8007444:	e7d5      	b.n	80073f2 <_dtoa_r+0x232>
 8007446:	2401      	movs	r4, #1
 8007448:	2300      	movs	r3, #0
 800744a:	940b      	str	r4, [sp, #44]	@ 0x2c
 800744c:	9320      	str	r3, [sp, #128]	@ 0x80
 800744e:	f04f 3bff 	mov.w	fp, #4294967295
 8007452:	2200      	movs	r2, #0
 8007454:	2312      	movs	r3, #18
 8007456:	f8cd b020 	str.w	fp, [sp, #32]
 800745a:	9221      	str	r2, [sp, #132]	@ 0x84
 800745c:	e7db      	b.n	8007416 <_dtoa_r+0x256>
 800745e:	2301      	movs	r3, #1
 8007460:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007462:	e7f4      	b.n	800744e <_dtoa_r+0x28e>
 8007464:	f04f 0b01 	mov.w	fp, #1
 8007468:	465b      	mov	r3, fp
 800746a:	f8cd b020 	str.w	fp, [sp, #32]
 800746e:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007472:	e7d0      	b.n	8007416 <_dtoa_r+0x256>
 8007474:	3101      	adds	r1, #1
 8007476:	0052      	lsls	r2, r2, #1
 8007478:	e7d1      	b.n	800741e <_dtoa_r+0x25e>
 800747a:	bf00      	nop
 800747c:	f3af 8000 	nop.w
 8007480:	636f4361 	.word	0x636f4361
 8007484:	3fd287a7 	.word	0x3fd287a7
 8007488:	8b60c8b3 	.word	0x8b60c8b3
 800748c:	3fc68a28 	.word	0x3fc68a28
 8007490:	509f79fb 	.word	0x509f79fb
 8007494:	3fd34413 	.word	0x3fd34413
 8007498:	0800a899 	.word	0x0800a899
 800749c:	0800a8b0 	.word	0x0800a8b0
 80074a0:	7ff00000 	.word	0x7ff00000
 80074a4:	0800a895 	.word	0x0800a895
 80074a8:	0800a864 	.word	0x0800a864
 80074ac:	0800a863 	.word	0x0800a863
 80074b0:	3ff80000 	.word	0x3ff80000
 80074b4:	0800aa60 	.word	0x0800aa60
 80074b8:	0800a908 	.word	0x0800a908
 80074bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80074c0:	6018      	str	r0, [r3, #0]
 80074c2:	9b08      	ldr	r3, [sp, #32]
 80074c4:	2b0e      	cmp	r3, #14
 80074c6:	f200 80a1 	bhi.w	800760c <_dtoa_r+0x44c>
 80074ca:	2c00      	cmp	r4, #0
 80074cc:	f000 809e 	beq.w	800760c <_dtoa_r+0x44c>
 80074d0:	2f00      	cmp	r7, #0
 80074d2:	dd33      	ble.n	800753c <_dtoa_r+0x37c>
 80074d4:	4b9c      	ldr	r3, [pc, #624]	@ (8007748 <_dtoa_r+0x588>)
 80074d6:	f007 020f 	and.w	r2, r7, #15
 80074da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074de:	05f8      	lsls	r0, r7, #23
 80074e0:	e9d3 3400 	ldrd	r3, r4, [r3]
 80074e4:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 80074e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80074ec:	d516      	bpl.n	800751c <_dtoa_r+0x35c>
 80074ee:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80074f2:	4b96      	ldr	r3, [pc, #600]	@ (800774c <_dtoa_r+0x58c>)
 80074f4:	2603      	movs	r6, #3
 80074f6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80074fa:	f7f9 f9cb 	bl	8000894 <__aeabi_ddiv>
 80074fe:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007502:	f004 040f 	and.w	r4, r4, #15
 8007506:	4d91      	ldr	r5, [pc, #580]	@ (800774c <_dtoa_r+0x58c>)
 8007508:	b954      	cbnz	r4, 8007520 <_dtoa_r+0x360>
 800750a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800750e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007512:	f7f9 f9bf 	bl	8000894 <__aeabi_ddiv>
 8007516:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800751a:	e028      	b.n	800756e <_dtoa_r+0x3ae>
 800751c:	2602      	movs	r6, #2
 800751e:	e7f2      	b.n	8007506 <_dtoa_r+0x346>
 8007520:	07e1      	lsls	r1, r4, #31
 8007522:	d508      	bpl.n	8007536 <_dtoa_r+0x376>
 8007524:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007528:	e9d5 2300 	ldrd	r2, r3, [r5]
 800752c:	f7f9 f888 	bl	8000640 <__aeabi_dmul>
 8007530:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007534:	3601      	adds	r6, #1
 8007536:	1064      	asrs	r4, r4, #1
 8007538:	3508      	adds	r5, #8
 800753a:	e7e5      	b.n	8007508 <_dtoa_r+0x348>
 800753c:	f000 80af 	beq.w	800769e <_dtoa_r+0x4de>
 8007540:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007544:	427c      	negs	r4, r7
 8007546:	4b80      	ldr	r3, [pc, #512]	@ (8007748 <_dtoa_r+0x588>)
 8007548:	f004 020f 	and.w	r2, r4, #15
 800754c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007550:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007554:	f7f9 f874 	bl	8000640 <__aeabi_dmul>
 8007558:	2602      	movs	r6, #2
 800755a:	2300      	movs	r3, #0
 800755c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007560:	4d7a      	ldr	r5, [pc, #488]	@ (800774c <_dtoa_r+0x58c>)
 8007562:	1124      	asrs	r4, r4, #4
 8007564:	2c00      	cmp	r4, #0
 8007566:	f040 808f 	bne.w	8007688 <_dtoa_r+0x4c8>
 800756a:	2b00      	cmp	r3, #0
 800756c:	d1d3      	bne.n	8007516 <_dtoa_r+0x356>
 800756e:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007572:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007574:	2b00      	cmp	r3, #0
 8007576:	f000 8094 	beq.w	80076a2 <_dtoa_r+0x4e2>
 800757a:	2200      	movs	r2, #0
 800757c:	4620      	mov	r0, r4
 800757e:	4629      	mov	r1, r5
 8007580:	4b73      	ldr	r3, [pc, #460]	@ (8007750 <_dtoa_r+0x590>)
 8007582:	f7f9 facf 	bl	8000b24 <__aeabi_dcmplt>
 8007586:	2800      	cmp	r0, #0
 8007588:	f000 808b 	beq.w	80076a2 <_dtoa_r+0x4e2>
 800758c:	9b08      	ldr	r3, [sp, #32]
 800758e:	2b00      	cmp	r3, #0
 8007590:	f000 8087 	beq.w	80076a2 <_dtoa_r+0x4e2>
 8007594:	f1bb 0f00 	cmp.w	fp, #0
 8007598:	dd34      	ble.n	8007604 <_dtoa_r+0x444>
 800759a:	4620      	mov	r0, r4
 800759c:	2200      	movs	r2, #0
 800759e:	4629      	mov	r1, r5
 80075a0:	4b6c      	ldr	r3, [pc, #432]	@ (8007754 <_dtoa_r+0x594>)
 80075a2:	f7f9 f84d 	bl	8000640 <__aeabi_dmul>
 80075a6:	465c      	mov	r4, fp
 80075a8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80075ac:	f107 38ff 	add.w	r8, r7, #4294967295
 80075b0:	3601      	adds	r6, #1
 80075b2:	4630      	mov	r0, r6
 80075b4:	f7f8 ffda 	bl	800056c <__aeabi_i2d>
 80075b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80075bc:	f7f9 f840 	bl	8000640 <__aeabi_dmul>
 80075c0:	2200      	movs	r2, #0
 80075c2:	4b65      	ldr	r3, [pc, #404]	@ (8007758 <_dtoa_r+0x598>)
 80075c4:	f7f8 fe86 	bl	80002d4 <__adddf3>
 80075c8:	4605      	mov	r5, r0
 80075ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80075ce:	2c00      	cmp	r4, #0
 80075d0:	d16a      	bne.n	80076a8 <_dtoa_r+0x4e8>
 80075d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075d6:	2200      	movs	r2, #0
 80075d8:	4b60      	ldr	r3, [pc, #384]	@ (800775c <_dtoa_r+0x59c>)
 80075da:	f7f8 fe79 	bl	80002d0 <__aeabi_dsub>
 80075de:	4602      	mov	r2, r0
 80075e0:	460b      	mov	r3, r1
 80075e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80075e6:	462a      	mov	r2, r5
 80075e8:	4633      	mov	r3, r6
 80075ea:	f7f9 fab9 	bl	8000b60 <__aeabi_dcmpgt>
 80075ee:	2800      	cmp	r0, #0
 80075f0:	f040 8298 	bne.w	8007b24 <_dtoa_r+0x964>
 80075f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80075f8:	462a      	mov	r2, r5
 80075fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80075fe:	f7f9 fa91 	bl	8000b24 <__aeabi_dcmplt>
 8007602:	bb38      	cbnz	r0, 8007654 <_dtoa_r+0x494>
 8007604:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007608:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800760c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800760e:	2b00      	cmp	r3, #0
 8007610:	f2c0 8157 	blt.w	80078c2 <_dtoa_r+0x702>
 8007614:	2f0e      	cmp	r7, #14
 8007616:	f300 8154 	bgt.w	80078c2 <_dtoa_r+0x702>
 800761a:	4b4b      	ldr	r3, [pc, #300]	@ (8007748 <_dtoa_r+0x588>)
 800761c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007620:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007624:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007628:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800762a:	2b00      	cmp	r3, #0
 800762c:	f280 80e5 	bge.w	80077fa <_dtoa_r+0x63a>
 8007630:	9b08      	ldr	r3, [sp, #32]
 8007632:	2b00      	cmp	r3, #0
 8007634:	f300 80e1 	bgt.w	80077fa <_dtoa_r+0x63a>
 8007638:	d10c      	bne.n	8007654 <_dtoa_r+0x494>
 800763a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800763e:	2200      	movs	r2, #0
 8007640:	4b46      	ldr	r3, [pc, #280]	@ (800775c <_dtoa_r+0x59c>)
 8007642:	f7f8 fffd 	bl	8000640 <__aeabi_dmul>
 8007646:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800764a:	f7f9 fa7f 	bl	8000b4c <__aeabi_dcmpge>
 800764e:	2800      	cmp	r0, #0
 8007650:	f000 8266 	beq.w	8007b20 <_dtoa_r+0x960>
 8007654:	2400      	movs	r4, #0
 8007656:	4625      	mov	r5, r4
 8007658:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800765a:	4656      	mov	r6, sl
 800765c:	ea6f 0803 	mvn.w	r8, r3
 8007660:	2700      	movs	r7, #0
 8007662:	4621      	mov	r1, r4
 8007664:	4648      	mov	r0, r9
 8007666:	f000 fcbd 	bl	8007fe4 <_Bfree>
 800766a:	2d00      	cmp	r5, #0
 800766c:	f000 80bd 	beq.w	80077ea <_dtoa_r+0x62a>
 8007670:	b12f      	cbz	r7, 800767e <_dtoa_r+0x4be>
 8007672:	42af      	cmp	r7, r5
 8007674:	d003      	beq.n	800767e <_dtoa_r+0x4be>
 8007676:	4639      	mov	r1, r7
 8007678:	4648      	mov	r0, r9
 800767a:	f000 fcb3 	bl	8007fe4 <_Bfree>
 800767e:	4629      	mov	r1, r5
 8007680:	4648      	mov	r0, r9
 8007682:	f000 fcaf 	bl	8007fe4 <_Bfree>
 8007686:	e0b0      	b.n	80077ea <_dtoa_r+0x62a>
 8007688:	07e2      	lsls	r2, r4, #31
 800768a:	d505      	bpl.n	8007698 <_dtoa_r+0x4d8>
 800768c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007690:	f7f8 ffd6 	bl	8000640 <__aeabi_dmul>
 8007694:	2301      	movs	r3, #1
 8007696:	3601      	adds	r6, #1
 8007698:	1064      	asrs	r4, r4, #1
 800769a:	3508      	adds	r5, #8
 800769c:	e762      	b.n	8007564 <_dtoa_r+0x3a4>
 800769e:	2602      	movs	r6, #2
 80076a0:	e765      	b.n	800756e <_dtoa_r+0x3ae>
 80076a2:	46b8      	mov	r8, r7
 80076a4:	9c08      	ldr	r4, [sp, #32]
 80076a6:	e784      	b.n	80075b2 <_dtoa_r+0x3f2>
 80076a8:	4b27      	ldr	r3, [pc, #156]	@ (8007748 <_dtoa_r+0x588>)
 80076aa:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80076ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80076b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076b4:	4454      	add	r4, sl
 80076b6:	2900      	cmp	r1, #0
 80076b8:	d054      	beq.n	8007764 <_dtoa_r+0x5a4>
 80076ba:	2000      	movs	r0, #0
 80076bc:	4928      	ldr	r1, [pc, #160]	@ (8007760 <_dtoa_r+0x5a0>)
 80076be:	f7f9 f8e9 	bl	8000894 <__aeabi_ddiv>
 80076c2:	4633      	mov	r3, r6
 80076c4:	462a      	mov	r2, r5
 80076c6:	f7f8 fe03 	bl	80002d0 <__aeabi_dsub>
 80076ca:	4656      	mov	r6, sl
 80076cc:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80076d0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076d4:	f7f9 fa64 	bl	8000ba0 <__aeabi_d2iz>
 80076d8:	4605      	mov	r5, r0
 80076da:	f7f8 ff47 	bl	800056c <__aeabi_i2d>
 80076de:	4602      	mov	r2, r0
 80076e0:	460b      	mov	r3, r1
 80076e2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80076e6:	f7f8 fdf3 	bl	80002d0 <__aeabi_dsub>
 80076ea:	4602      	mov	r2, r0
 80076ec:	460b      	mov	r3, r1
 80076ee:	3530      	adds	r5, #48	@ 0x30
 80076f0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80076f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80076f8:	f806 5b01 	strb.w	r5, [r6], #1
 80076fc:	f7f9 fa12 	bl	8000b24 <__aeabi_dcmplt>
 8007700:	2800      	cmp	r0, #0
 8007702:	d172      	bne.n	80077ea <_dtoa_r+0x62a>
 8007704:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007708:	2000      	movs	r0, #0
 800770a:	4911      	ldr	r1, [pc, #68]	@ (8007750 <_dtoa_r+0x590>)
 800770c:	f7f8 fde0 	bl	80002d0 <__aeabi_dsub>
 8007710:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007714:	f7f9 fa06 	bl	8000b24 <__aeabi_dcmplt>
 8007718:	2800      	cmp	r0, #0
 800771a:	f040 80b4 	bne.w	8007886 <_dtoa_r+0x6c6>
 800771e:	42a6      	cmp	r6, r4
 8007720:	f43f af70 	beq.w	8007604 <_dtoa_r+0x444>
 8007724:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007728:	2200      	movs	r2, #0
 800772a:	4b0a      	ldr	r3, [pc, #40]	@ (8007754 <_dtoa_r+0x594>)
 800772c:	f7f8 ff88 	bl	8000640 <__aeabi_dmul>
 8007730:	2200      	movs	r2, #0
 8007732:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007736:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800773a:	4b06      	ldr	r3, [pc, #24]	@ (8007754 <_dtoa_r+0x594>)
 800773c:	f7f8 ff80 	bl	8000640 <__aeabi_dmul>
 8007740:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007744:	e7c4      	b.n	80076d0 <_dtoa_r+0x510>
 8007746:	bf00      	nop
 8007748:	0800aa60 	.word	0x0800aa60
 800774c:	0800aa38 	.word	0x0800aa38
 8007750:	3ff00000 	.word	0x3ff00000
 8007754:	40240000 	.word	0x40240000
 8007758:	401c0000 	.word	0x401c0000
 800775c:	40140000 	.word	0x40140000
 8007760:	3fe00000 	.word	0x3fe00000
 8007764:	4631      	mov	r1, r6
 8007766:	4628      	mov	r0, r5
 8007768:	f7f8 ff6a 	bl	8000640 <__aeabi_dmul>
 800776c:	4656      	mov	r6, sl
 800776e:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007772:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007774:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007778:	f7f9 fa12 	bl	8000ba0 <__aeabi_d2iz>
 800777c:	4605      	mov	r5, r0
 800777e:	f7f8 fef5 	bl	800056c <__aeabi_i2d>
 8007782:	4602      	mov	r2, r0
 8007784:	460b      	mov	r3, r1
 8007786:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800778a:	f7f8 fda1 	bl	80002d0 <__aeabi_dsub>
 800778e:	4602      	mov	r2, r0
 8007790:	460b      	mov	r3, r1
 8007792:	3530      	adds	r5, #48	@ 0x30
 8007794:	f806 5b01 	strb.w	r5, [r6], #1
 8007798:	42a6      	cmp	r6, r4
 800779a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800779e:	f04f 0200 	mov.w	r2, #0
 80077a2:	d124      	bne.n	80077ee <_dtoa_r+0x62e>
 80077a4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80077a8:	4bae      	ldr	r3, [pc, #696]	@ (8007a64 <_dtoa_r+0x8a4>)
 80077aa:	f7f8 fd93 	bl	80002d4 <__adddf3>
 80077ae:	4602      	mov	r2, r0
 80077b0:	460b      	mov	r3, r1
 80077b2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077b6:	f7f9 f9d3 	bl	8000b60 <__aeabi_dcmpgt>
 80077ba:	2800      	cmp	r0, #0
 80077bc:	d163      	bne.n	8007886 <_dtoa_r+0x6c6>
 80077be:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80077c2:	2000      	movs	r0, #0
 80077c4:	49a7      	ldr	r1, [pc, #668]	@ (8007a64 <_dtoa_r+0x8a4>)
 80077c6:	f7f8 fd83 	bl	80002d0 <__aeabi_dsub>
 80077ca:	4602      	mov	r2, r0
 80077cc:	460b      	mov	r3, r1
 80077ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80077d2:	f7f9 f9a7 	bl	8000b24 <__aeabi_dcmplt>
 80077d6:	2800      	cmp	r0, #0
 80077d8:	f43f af14 	beq.w	8007604 <_dtoa_r+0x444>
 80077dc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80077de:	1e73      	subs	r3, r6, #1
 80077e0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80077e2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80077e6:	2b30      	cmp	r3, #48	@ 0x30
 80077e8:	d0f8      	beq.n	80077dc <_dtoa_r+0x61c>
 80077ea:	4647      	mov	r7, r8
 80077ec:	e03b      	b.n	8007866 <_dtoa_r+0x6a6>
 80077ee:	4b9e      	ldr	r3, [pc, #632]	@ (8007a68 <_dtoa_r+0x8a8>)
 80077f0:	f7f8 ff26 	bl	8000640 <__aeabi_dmul>
 80077f4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80077f8:	e7bc      	b.n	8007774 <_dtoa_r+0x5b4>
 80077fa:	4656      	mov	r6, sl
 80077fc:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007800:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007804:	4620      	mov	r0, r4
 8007806:	4629      	mov	r1, r5
 8007808:	f7f9 f844 	bl	8000894 <__aeabi_ddiv>
 800780c:	f7f9 f9c8 	bl	8000ba0 <__aeabi_d2iz>
 8007810:	4680      	mov	r8, r0
 8007812:	f7f8 feab 	bl	800056c <__aeabi_i2d>
 8007816:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800781a:	f7f8 ff11 	bl	8000640 <__aeabi_dmul>
 800781e:	4602      	mov	r2, r0
 8007820:	460b      	mov	r3, r1
 8007822:	4620      	mov	r0, r4
 8007824:	4629      	mov	r1, r5
 8007826:	f7f8 fd53 	bl	80002d0 <__aeabi_dsub>
 800782a:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800782e:	9d08      	ldr	r5, [sp, #32]
 8007830:	f806 4b01 	strb.w	r4, [r6], #1
 8007834:	eba6 040a 	sub.w	r4, r6, sl
 8007838:	42a5      	cmp	r5, r4
 800783a:	4602      	mov	r2, r0
 800783c:	460b      	mov	r3, r1
 800783e:	d133      	bne.n	80078a8 <_dtoa_r+0x6e8>
 8007840:	f7f8 fd48 	bl	80002d4 <__adddf3>
 8007844:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007848:	4604      	mov	r4, r0
 800784a:	460d      	mov	r5, r1
 800784c:	f7f9 f988 	bl	8000b60 <__aeabi_dcmpgt>
 8007850:	b9c0      	cbnz	r0, 8007884 <_dtoa_r+0x6c4>
 8007852:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007856:	4620      	mov	r0, r4
 8007858:	4629      	mov	r1, r5
 800785a:	f7f9 f959 	bl	8000b10 <__aeabi_dcmpeq>
 800785e:	b110      	cbz	r0, 8007866 <_dtoa_r+0x6a6>
 8007860:	f018 0f01 	tst.w	r8, #1
 8007864:	d10e      	bne.n	8007884 <_dtoa_r+0x6c4>
 8007866:	4648      	mov	r0, r9
 8007868:	9903      	ldr	r1, [sp, #12]
 800786a:	f000 fbbb 	bl	8007fe4 <_Bfree>
 800786e:	2300      	movs	r3, #0
 8007870:	7033      	strb	r3, [r6, #0]
 8007872:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007874:	3701      	adds	r7, #1
 8007876:	601f      	str	r7, [r3, #0]
 8007878:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800787a:	2b00      	cmp	r3, #0
 800787c:	f000 824b 	beq.w	8007d16 <_dtoa_r+0xb56>
 8007880:	601e      	str	r6, [r3, #0]
 8007882:	e248      	b.n	8007d16 <_dtoa_r+0xb56>
 8007884:	46b8      	mov	r8, r7
 8007886:	4633      	mov	r3, r6
 8007888:	461e      	mov	r6, r3
 800788a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800788e:	2a39      	cmp	r2, #57	@ 0x39
 8007890:	d106      	bne.n	80078a0 <_dtoa_r+0x6e0>
 8007892:	459a      	cmp	sl, r3
 8007894:	d1f8      	bne.n	8007888 <_dtoa_r+0x6c8>
 8007896:	2230      	movs	r2, #48	@ 0x30
 8007898:	f108 0801 	add.w	r8, r8, #1
 800789c:	f88a 2000 	strb.w	r2, [sl]
 80078a0:	781a      	ldrb	r2, [r3, #0]
 80078a2:	3201      	adds	r2, #1
 80078a4:	701a      	strb	r2, [r3, #0]
 80078a6:	e7a0      	b.n	80077ea <_dtoa_r+0x62a>
 80078a8:	2200      	movs	r2, #0
 80078aa:	4b6f      	ldr	r3, [pc, #444]	@ (8007a68 <_dtoa_r+0x8a8>)
 80078ac:	f7f8 fec8 	bl	8000640 <__aeabi_dmul>
 80078b0:	2200      	movs	r2, #0
 80078b2:	2300      	movs	r3, #0
 80078b4:	4604      	mov	r4, r0
 80078b6:	460d      	mov	r5, r1
 80078b8:	f7f9 f92a 	bl	8000b10 <__aeabi_dcmpeq>
 80078bc:	2800      	cmp	r0, #0
 80078be:	d09f      	beq.n	8007800 <_dtoa_r+0x640>
 80078c0:	e7d1      	b.n	8007866 <_dtoa_r+0x6a6>
 80078c2:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80078c4:	2a00      	cmp	r2, #0
 80078c6:	f000 80ea 	beq.w	8007a9e <_dtoa_r+0x8de>
 80078ca:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80078cc:	2a01      	cmp	r2, #1
 80078ce:	f300 80cd 	bgt.w	8007a6c <_dtoa_r+0x8ac>
 80078d2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80078d4:	2a00      	cmp	r2, #0
 80078d6:	f000 80c1 	beq.w	8007a5c <_dtoa_r+0x89c>
 80078da:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80078de:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80078e0:	9e04      	ldr	r6, [sp, #16]
 80078e2:	9a04      	ldr	r2, [sp, #16]
 80078e4:	2101      	movs	r1, #1
 80078e6:	441a      	add	r2, r3
 80078e8:	9204      	str	r2, [sp, #16]
 80078ea:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078ec:	4648      	mov	r0, r9
 80078ee:	441a      	add	r2, r3
 80078f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80078f2:	f000 fc75 	bl	80081e0 <__i2b>
 80078f6:	4605      	mov	r5, r0
 80078f8:	b166      	cbz	r6, 8007914 <_dtoa_r+0x754>
 80078fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80078fc:	2b00      	cmp	r3, #0
 80078fe:	dd09      	ble.n	8007914 <_dtoa_r+0x754>
 8007900:	42b3      	cmp	r3, r6
 8007902:	bfa8      	it	ge
 8007904:	4633      	movge	r3, r6
 8007906:	9a04      	ldr	r2, [sp, #16]
 8007908:	1af6      	subs	r6, r6, r3
 800790a:	1ad2      	subs	r2, r2, r3
 800790c:	9204      	str	r2, [sp, #16]
 800790e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007910:	1ad3      	subs	r3, r2, r3
 8007912:	9309      	str	r3, [sp, #36]	@ 0x24
 8007914:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007916:	b30b      	cbz	r3, 800795c <_dtoa_r+0x79c>
 8007918:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800791a:	2b00      	cmp	r3, #0
 800791c:	f000 80c6 	beq.w	8007aac <_dtoa_r+0x8ec>
 8007920:	2c00      	cmp	r4, #0
 8007922:	f000 80c0 	beq.w	8007aa6 <_dtoa_r+0x8e6>
 8007926:	4629      	mov	r1, r5
 8007928:	4622      	mov	r2, r4
 800792a:	4648      	mov	r0, r9
 800792c:	f000 fd10 	bl	8008350 <__pow5mult>
 8007930:	9a03      	ldr	r2, [sp, #12]
 8007932:	4601      	mov	r1, r0
 8007934:	4605      	mov	r5, r0
 8007936:	4648      	mov	r0, r9
 8007938:	f000 fc68 	bl	800820c <__multiply>
 800793c:	9903      	ldr	r1, [sp, #12]
 800793e:	4680      	mov	r8, r0
 8007940:	4648      	mov	r0, r9
 8007942:	f000 fb4f 	bl	8007fe4 <_Bfree>
 8007946:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007948:	1b1b      	subs	r3, r3, r4
 800794a:	930a      	str	r3, [sp, #40]	@ 0x28
 800794c:	f000 80b1 	beq.w	8007ab2 <_dtoa_r+0x8f2>
 8007950:	4641      	mov	r1, r8
 8007952:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007954:	4648      	mov	r0, r9
 8007956:	f000 fcfb 	bl	8008350 <__pow5mult>
 800795a:	9003      	str	r0, [sp, #12]
 800795c:	2101      	movs	r1, #1
 800795e:	4648      	mov	r0, r9
 8007960:	f000 fc3e 	bl	80081e0 <__i2b>
 8007964:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007966:	4604      	mov	r4, r0
 8007968:	2b00      	cmp	r3, #0
 800796a:	f000 81d8 	beq.w	8007d1e <_dtoa_r+0xb5e>
 800796e:	461a      	mov	r2, r3
 8007970:	4601      	mov	r1, r0
 8007972:	4648      	mov	r0, r9
 8007974:	f000 fcec 	bl	8008350 <__pow5mult>
 8007978:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800797a:	4604      	mov	r4, r0
 800797c:	2b01      	cmp	r3, #1
 800797e:	f300 809f 	bgt.w	8007ac0 <_dtoa_r+0x900>
 8007982:	9b06      	ldr	r3, [sp, #24]
 8007984:	2b00      	cmp	r3, #0
 8007986:	f040 8097 	bne.w	8007ab8 <_dtoa_r+0x8f8>
 800798a:	9b07      	ldr	r3, [sp, #28]
 800798c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007990:	2b00      	cmp	r3, #0
 8007992:	f040 8093 	bne.w	8007abc <_dtoa_r+0x8fc>
 8007996:	9b07      	ldr	r3, [sp, #28]
 8007998:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800799c:	0d1b      	lsrs	r3, r3, #20
 800799e:	051b      	lsls	r3, r3, #20
 80079a0:	b133      	cbz	r3, 80079b0 <_dtoa_r+0x7f0>
 80079a2:	9b04      	ldr	r3, [sp, #16]
 80079a4:	3301      	adds	r3, #1
 80079a6:	9304      	str	r3, [sp, #16]
 80079a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079aa:	3301      	adds	r3, #1
 80079ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80079ae:	2301      	movs	r3, #1
 80079b0:	930a      	str	r3, [sp, #40]	@ 0x28
 80079b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	f000 81b8 	beq.w	8007d2a <_dtoa_r+0xb6a>
 80079ba:	6923      	ldr	r3, [r4, #16]
 80079bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079c0:	6918      	ldr	r0, [r3, #16]
 80079c2:	f000 fbc1 	bl	8008148 <__hi0bits>
 80079c6:	f1c0 0020 	rsb	r0, r0, #32
 80079ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079cc:	4418      	add	r0, r3
 80079ce:	f010 001f 	ands.w	r0, r0, #31
 80079d2:	f000 8082 	beq.w	8007ada <_dtoa_r+0x91a>
 80079d6:	f1c0 0320 	rsb	r3, r0, #32
 80079da:	2b04      	cmp	r3, #4
 80079dc:	dd73      	ble.n	8007ac6 <_dtoa_r+0x906>
 80079de:	9b04      	ldr	r3, [sp, #16]
 80079e0:	f1c0 001c 	rsb	r0, r0, #28
 80079e4:	4403      	add	r3, r0
 80079e6:	9304      	str	r3, [sp, #16]
 80079e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079ea:	4406      	add	r6, r0
 80079ec:	4403      	add	r3, r0
 80079ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80079f0:	9b04      	ldr	r3, [sp, #16]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	dd05      	ble.n	8007a02 <_dtoa_r+0x842>
 80079f6:	461a      	mov	r2, r3
 80079f8:	4648      	mov	r0, r9
 80079fa:	9903      	ldr	r1, [sp, #12]
 80079fc:	f000 fd02 	bl	8008404 <__lshift>
 8007a00:	9003      	str	r0, [sp, #12]
 8007a02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a04:	2b00      	cmp	r3, #0
 8007a06:	dd05      	ble.n	8007a14 <_dtoa_r+0x854>
 8007a08:	4621      	mov	r1, r4
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	4648      	mov	r0, r9
 8007a0e:	f000 fcf9 	bl	8008404 <__lshift>
 8007a12:	4604      	mov	r4, r0
 8007a14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a16:	2b00      	cmp	r3, #0
 8007a18:	d061      	beq.n	8007ade <_dtoa_r+0x91e>
 8007a1a:	4621      	mov	r1, r4
 8007a1c:	9803      	ldr	r0, [sp, #12]
 8007a1e:	f000 fd5d 	bl	80084dc <__mcmp>
 8007a22:	2800      	cmp	r0, #0
 8007a24:	da5b      	bge.n	8007ade <_dtoa_r+0x91e>
 8007a26:	2300      	movs	r3, #0
 8007a28:	220a      	movs	r2, #10
 8007a2a:	4648      	mov	r0, r9
 8007a2c:	9903      	ldr	r1, [sp, #12]
 8007a2e:	f000 fafb 	bl	8008028 <__multadd>
 8007a32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a34:	f107 38ff 	add.w	r8, r7, #4294967295
 8007a38:	9003      	str	r0, [sp, #12]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f000 8177 	beq.w	8007d2e <_dtoa_r+0xb6e>
 8007a40:	4629      	mov	r1, r5
 8007a42:	2300      	movs	r3, #0
 8007a44:	220a      	movs	r2, #10
 8007a46:	4648      	mov	r0, r9
 8007a48:	f000 faee 	bl	8008028 <__multadd>
 8007a4c:	f1bb 0f00 	cmp.w	fp, #0
 8007a50:	4605      	mov	r5, r0
 8007a52:	dc6f      	bgt.n	8007b34 <_dtoa_r+0x974>
 8007a54:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	dc49      	bgt.n	8007aee <_dtoa_r+0x92e>
 8007a5a:	e06b      	b.n	8007b34 <_dtoa_r+0x974>
 8007a5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007a62:	e73c      	b.n	80078de <_dtoa_r+0x71e>
 8007a64:	3fe00000 	.word	0x3fe00000
 8007a68:	40240000 	.word	0x40240000
 8007a6c:	9b08      	ldr	r3, [sp, #32]
 8007a6e:	1e5c      	subs	r4, r3, #1
 8007a70:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a72:	42a3      	cmp	r3, r4
 8007a74:	db09      	blt.n	8007a8a <_dtoa_r+0x8ca>
 8007a76:	1b1c      	subs	r4, r3, r4
 8007a78:	9b08      	ldr	r3, [sp, #32]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	f6bf af30 	bge.w	80078e0 <_dtoa_r+0x720>
 8007a80:	9b04      	ldr	r3, [sp, #16]
 8007a82:	9a08      	ldr	r2, [sp, #32]
 8007a84:	1a9e      	subs	r6, r3, r2
 8007a86:	2300      	movs	r3, #0
 8007a88:	e72b      	b.n	80078e2 <_dtoa_r+0x722>
 8007a8a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a8c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007a8e:	1ae3      	subs	r3, r4, r3
 8007a90:	441a      	add	r2, r3
 8007a92:	940a      	str	r4, [sp, #40]	@ 0x28
 8007a94:	9e04      	ldr	r6, [sp, #16]
 8007a96:	2400      	movs	r4, #0
 8007a98:	9b08      	ldr	r3, [sp, #32]
 8007a9a:	920e      	str	r2, [sp, #56]	@ 0x38
 8007a9c:	e721      	b.n	80078e2 <_dtoa_r+0x722>
 8007a9e:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8007aa0:	9e04      	ldr	r6, [sp, #16]
 8007aa2:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8007aa4:	e728      	b.n	80078f8 <_dtoa_r+0x738>
 8007aa6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007aaa:	e751      	b.n	8007950 <_dtoa_r+0x790>
 8007aac:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007aae:	9903      	ldr	r1, [sp, #12]
 8007ab0:	e750      	b.n	8007954 <_dtoa_r+0x794>
 8007ab2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007ab6:	e751      	b.n	800795c <_dtoa_r+0x79c>
 8007ab8:	2300      	movs	r3, #0
 8007aba:	e779      	b.n	80079b0 <_dtoa_r+0x7f0>
 8007abc:	9b06      	ldr	r3, [sp, #24]
 8007abe:	e777      	b.n	80079b0 <_dtoa_r+0x7f0>
 8007ac0:	2300      	movs	r3, #0
 8007ac2:	930a      	str	r3, [sp, #40]	@ 0x28
 8007ac4:	e779      	b.n	80079ba <_dtoa_r+0x7fa>
 8007ac6:	d093      	beq.n	80079f0 <_dtoa_r+0x830>
 8007ac8:	9a04      	ldr	r2, [sp, #16]
 8007aca:	331c      	adds	r3, #28
 8007acc:	441a      	add	r2, r3
 8007ace:	9204      	str	r2, [sp, #16]
 8007ad0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ad2:	441e      	add	r6, r3
 8007ad4:	441a      	add	r2, r3
 8007ad6:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ad8:	e78a      	b.n	80079f0 <_dtoa_r+0x830>
 8007ada:	4603      	mov	r3, r0
 8007adc:	e7f4      	b.n	8007ac8 <_dtoa_r+0x908>
 8007ade:	9b08      	ldr	r3, [sp, #32]
 8007ae0:	46b8      	mov	r8, r7
 8007ae2:	2b00      	cmp	r3, #0
 8007ae4:	dc20      	bgt.n	8007b28 <_dtoa_r+0x968>
 8007ae6:	469b      	mov	fp, r3
 8007ae8:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007aea:	2b02      	cmp	r3, #2
 8007aec:	dd1e      	ble.n	8007b2c <_dtoa_r+0x96c>
 8007aee:	f1bb 0f00 	cmp.w	fp, #0
 8007af2:	f47f adb1 	bne.w	8007658 <_dtoa_r+0x498>
 8007af6:	4621      	mov	r1, r4
 8007af8:	465b      	mov	r3, fp
 8007afa:	2205      	movs	r2, #5
 8007afc:	4648      	mov	r0, r9
 8007afe:	f000 fa93 	bl	8008028 <__multadd>
 8007b02:	4601      	mov	r1, r0
 8007b04:	4604      	mov	r4, r0
 8007b06:	9803      	ldr	r0, [sp, #12]
 8007b08:	f000 fce8 	bl	80084dc <__mcmp>
 8007b0c:	2800      	cmp	r0, #0
 8007b0e:	f77f ada3 	ble.w	8007658 <_dtoa_r+0x498>
 8007b12:	4656      	mov	r6, sl
 8007b14:	2331      	movs	r3, #49	@ 0x31
 8007b16:	f108 0801 	add.w	r8, r8, #1
 8007b1a:	f806 3b01 	strb.w	r3, [r6], #1
 8007b1e:	e59f      	b.n	8007660 <_dtoa_r+0x4a0>
 8007b20:	46b8      	mov	r8, r7
 8007b22:	9c08      	ldr	r4, [sp, #32]
 8007b24:	4625      	mov	r5, r4
 8007b26:	e7f4      	b.n	8007b12 <_dtoa_r+0x952>
 8007b28:	f8dd b020 	ldr.w	fp, [sp, #32]
 8007b2c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007b2e:	2b00      	cmp	r3, #0
 8007b30:	f000 8101 	beq.w	8007d36 <_dtoa_r+0xb76>
 8007b34:	2e00      	cmp	r6, #0
 8007b36:	dd05      	ble.n	8007b44 <_dtoa_r+0x984>
 8007b38:	4629      	mov	r1, r5
 8007b3a:	4632      	mov	r2, r6
 8007b3c:	4648      	mov	r0, r9
 8007b3e:	f000 fc61 	bl	8008404 <__lshift>
 8007b42:	4605      	mov	r5, r0
 8007b44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d05c      	beq.n	8007c04 <_dtoa_r+0xa44>
 8007b4a:	4648      	mov	r0, r9
 8007b4c:	6869      	ldr	r1, [r5, #4]
 8007b4e:	f000 fa09 	bl	8007f64 <_Balloc>
 8007b52:	4606      	mov	r6, r0
 8007b54:	b928      	cbnz	r0, 8007b62 <_dtoa_r+0x9a2>
 8007b56:	4602      	mov	r2, r0
 8007b58:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007b5c:	4b80      	ldr	r3, [pc, #512]	@ (8007d60 <_dtoa_r+0xba0>)
 8007b5e:	f7ff bb43 	b.w	80071e8 <_dtoa_r+0x28>
 8007b62:	692a      	ldr	r2, [r5, #16]
 8007b64:	f105 010c 	add.w	r1, r5, #12
 8007b68:	3202      	adds	r2, #2
 8007b6a:	0092      	lsls	r2, r2, #2
 8007b6c:	300c      	adds	r0, #12
 8007b6e:	f001 fec3 	bl	80098f8 <memcpy>
 8007b72:	2201      	movs	r2, #1
 8007b74:	4631      	mov	r1, r6
 8007b76:	4648      	mov	r0, r9
 8007b78:	f000 fc44 	bl	8008404 <__lshift>
 8007b7c:	462f      	mov	r7, r5
 8007b7e:	4605      	mov	r5, r0
 8007b80:	f10a 0301 	add.w	r3, sl, #1
 8007b84:	9304      	str	r3, [sp, #16]
 8007b86:	eb0a 030b 	add.w	r3, sl, fp
 8007b8a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b8c:	9b06      	ldr	r3, [sp, #24]
 8007b8e:	f003 0301 	and.w	r3, r3, #1
 8007b92:	9309      	str	r3, [sp, #36]	@ 0x24
 8007b94:	9b04      	ldr	r3, [sp, #16]
 8007b96:	4621      	mov	r1, r4
 8007b98:	9803      	ldr	r0, [sp, #12]
 8007b9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007b9e:	f7ff fa85 	bl	80070ac <quorem>
 8007ba2:	4603      	mov	r3, r0
 8007ba4:	4639      	mov	r1, r7
 8007ba6:	3330      	adds	r3, #48	@ 0x30
 8007ba8:	9006      	str	r0, [sp, #24]
 8007baa:	9803      	ldr	r0, [sp, #12]
 8007bac:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007bae:	f000 fc95 	bl	80084dc <__mcmp>
 8007bb2:	462a      	mov	r2, r5
 8007bb4:	9008      	str	r0, [sp, #32]
 8007bb6:	4621      	mov	r1, r4
 8007bb8:	4648      	mov	r0, r9
 8007bba:	f000 fcab 	bl	8008514 <__mdiff>
 8007bbe:	68c2      	ldr	r2, [r0, #12]
 8007bc0:	4606      	mov	r6, r0
 8007bc2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bc4:	bb02      	cbnz	r2, 8007c08 <_dtoa_r+0xa48>
 8007bc6:	4601      	mov	r1, r0
 8007bc8:	9803      	ldr	r0, [sp, #12]
 8007bca:	f000 fc87 	bl	80084dc <__mcmp>
 8007bce:	4602      	mov	r2, r0
 8007bd0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bd2:	4631      	mov	r1, r6
 8007bd4:	4648      	mov	r0, r9
 8007bd6:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8007bda:	f000 fa03 	bl	8007fe4 <_Bfree>
 8007bde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007be0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007be2:	9e04      	ldr	r6, [sp, #16]
 8007be4:	ea42 0103 	orr.w	r1, r2, r3
 8007be8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bea:	4319      	orrs	r1, r3
 8007bec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007bee:	d10d      	bne.n	8007c0c <_dtoa_r+0xa4c>
 8007bf0:	2b39      	cmp	r3, #57	@ 0x39
 8007bf2:	d027      	beq.n	8007c44 <_dtoa_r+0xa84>
 8007bf4:	9a08      	ldr	r2, [sp, #32]
 8007bf6:	2a00      	cmp	r2, #0
 8007bf8:	dd01      	ble.n	8007bfe <_dtoa_r+0xa3e>
 8007bfa:	9b06      	ldr	r3, [sp, #24]
 8007bfc:	3331      	adds	r3, #49	@ 0x31
 8007bfe:	f88b 3000 	strb.w	r3, [fp]
 8007c02:	e52e      	b.n	8007662 <_dtoa_r+0x4a2>
 8007c04:	4628      	mov	r0, r5
 8007c06:	e7b9      	b.n	8007b7c <_dtoa_r+0x9bc>
 8007c08:	2201      	movs	r2, #1
 8007c0a:	e7e2      	b.n	8007bd2 <_dtoa_r+0xa12>
 8007c0c:	9908      	ldr	r1, [sp, #32]
 8007c0e:	2900      	cmp	r1, #0
 8007c10:	db04      	blt.n	8007c1c <_dtoa_r+0xa5c>
 8007c12:	9820      	ldr	r0, [sp, #128]	@ 0x80
 8007c14:	4301      	orrs	r1, r0
 8007c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c18:	4301      	orrs	r1, r0
 8007c1a:	d120      	bne.n	8007c5e <_dtoa_r+0xa9e>
 8007c1c:	2a00      	cmp	r2, #0
 8007c1e:	ddee      	ble.n	8007bfe <_dtoa_r+0xa3e>
 8007c20:	2201      	movs	r2, #1
 8007c22:	9903      	ldr	r1, [sp, #12]
 8007c24:	4648      	mov	r0, r9
 8007c26:	9304      	str	r3, [sp, #16]
 8007c28:	f000 fbec 	bl	8008404 <__lshift>
 8007c2c:	4621      	mov	r1, r4
 8007c2e:	9003      	str	r0, [sp, #12]
 8007c30:	f000 fc54 	bl	80084dc <__mcmp>
 8007c34:	2800      	cmp	r0, #0
 8007c36:	9b04      	ldr	r3, [sp, #16]
 8007c38:	dc02      	bgt.n	8007c40 <_dtoa_r+0xa80>
 8007c3a:	d1e0      	bne.n	8007bfe <_dtoa_r+0xa3e>
 8007c3c:	07da      	lsls	r2, r3, #31
 8007c3e:	d5de      	bpl.n	8007bfe <_dtoa_r+0xa3e>
 8007c40:	2b39      	cmp	r3, #57	@ 0x39
 8007c42:	d1da      	bne.n	8007bfa <_dtoa_r+0xa3a>
 8007c44:	2339      	movs	r3, #57	@ 0x39
 8007c46:	f88b 3000 	strb.w	r3, [fp]
 8007c4a:	4633      	mov	r3, r6
 8007c4c:	461e      	mov	r6, r3
 8007c4e:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007c52:	3b01      	subs	r3, #1
 8007c54:	2a39      	cmp	r2, #57	@ 0x39
 8007c56:	d04e      	beq.n	8007cf6 <_dtoa_r+0xb36>
 8007c58:	3201      	adds	r2, #1
 8007c5a:	701a      	strb	r2, [r3, #0]
 8007c5c:	e501      	b.n	8007662 <_dtoa_r+0x4a2>
 8007c5e:	2a00      	cmp	r2, #0
 8007c60:	dd03      	ble.n	8007c6a <_dtoa_r+0xaaa>
 8007c62:	2b39      	cmp	r3, #57	@ 0x39
 8007c64:	d0ee      	beq.n	8007c44 <_dtoa_r+0xa84>
 8007c66:	3301      	adds	r3, #1
 8007c68:	e7c9      	b.n	8007bfe <_dtoa_r+0xa3e>
 8007c6a:	9a04      	ldr	r2, [sp, #16]
 8007c6c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007c6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007c72:	428a      	cmp	r2, r1
 8007c74:	d028      	beq.n	8007cc8 <_dtoa_r+0xb08>
 8007c76:	2300      	movs	r3, #0
 8007c78:	220a      	movs	r2, #10
 8007c7a:	9903      	ldr	r1, [sp, #12]
 8007c7c:	4648      	mov	r0, r9
 8007c7e:	f000 f9d3 	bl	8008028 <__multadd>
 8007c82:	42af      	cmp	r7, r5
 8007c84:	9003      	str	r0, [sp, #12]
 8007c86:	f04f 0300 	mov.w	r3, #0
 8007c8a:	f04f 020a 	mov.w	r2, #10
 8007c8e:	4639      	mov	r1, r7
 8007c90:	4648      	mov	r0, r9
 8007c92:	d107      	bne.n	8007ca4 <_dtoa_r+0xae4>
 8007c94:	f000 f9c8 	bl	8008028 <__multadd>
 8007c98:	4607      	mov	r7, r0
 8007c9a:	4605      	mov	r5, r0
 8007c9c:	9b04      	ldr	r3, [sp, #16]
 8007c9e:	3301      	adds	r3, #1
 8007ca0:	9304      	str	r3, [sp, #16]
 8007ca2:	e777      	b.n	8007b94 <_dtoa_r+0x9d4>
 8007ca4:	f000 f9c0 	bl	8008028 <__multadd>
 8007ca8:	4629      	mov	r1, r5
 8007caa:	4607      	mov	r7, r0
 8007cac:	2300      	movs	r3, #0
 8007cae:	220a      	movs	r2, #10
 8007cb0:	4648      	mov	r0, r9
 8007cb2:	f000 f9b9 	bl	8008028 <__multadd>
 8007cb6:	4605      	mov	r5, r0
 8007cb8:	e7f0      	b.n	8007c9c <_dtoa_r+0xadc>
 8007cba:	f1bb 0f00 	cmp.w	fp, #0
 8007cbe:	bfcc      	ite	gt
 8007cc0:	465e      	movgt	r6, fp
 8007cc2:	2601      	movle	r6, #1
 8007cc4:	2700      	movs	r7, #0
 8007cc6:	4456      	add	r6, sl
 8007cc8:	2201      	movs	r2, #1
 8007cca:	9903      	ldr	r1, [sp, #12]
 8007ccc:	4648      	mov	r0, r9
 8007cce:	9304      	str	r3, [sp, #16]
 8007cd0:	f000 fb98 	bl	8008404 <__lshift>
 8007cd4:	4621      	mov	r1, r4
 8007cd6:	9003      	str	r0, [sp, #12]
 8007cd8:	f000 fc00 	bl	80084dc <__mcmp>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	dcb4      	bgt.n	8007c4a <_dtoa_r+0xa8a>
 8007ce0:	d102      	bne.n	8007ce8 <_dtoa_r+0xb28>
 8007ce2:	9b04      	ldr	r3, [sp, #16]
 8007ce4:	07db      	lsls	r3, r3, #31
 8007ce6:	d4b0      	bmi.n	8007c4a <_dtoa_r+0xa8a>
 8007ce8:	4633      	mov	r3, r6
 8007cea:	461e      	mov	r6, r3
 8007cec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007cf0:	2a30      	cmp	r2, #48	@ 0x30
 8007cf2:	d0fa      	beq.n	8007cea <_dtoa_r+0xb2a>
 8007cf4:	e4b5      	b.n	8007662 <_dtoa_r+0x4a2>
 8007cf6:	459a      	cmp	sl, r3
 8007cf8:	d1a8      	bne.n	8007c4c <_dtoa_r+0xa8c>
 8007cfa:	2331      	movs	r3, #49	@ 0x31
 8007cfc:	f108 0801 	add.w	r8, r8, #1
 8007d00:	f88a 3000 	strb.w	r3, [sl]
 8007d04:	e4ad      	b.n	8007662 <_dtoa_r+0x4a2>
 8007d06:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007d08:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8007d64 <_dtoa_r+0xba4>
 8007d0c:	b11b      	cbz	r3, 8007d16 <_dtoa_r+0xb56>
 8007d0e:	f10a 0308 	add.w	r3, sl, #8
 8007d12:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007d14:	6013      	str	r3, [r2, #0]
 8007d16:	4650      	mov	r0, sl
 8007d18:	b017      	add	sp, #92	@ 0x5c
 8007d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d1e:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	f77f ae2e 	ble.w	8007982 <_dtoa_r+0x7c2>
 8007d26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d28:	930a      	str	r3, [sp, #40]	@ 0x28
 8007d2a:	2001      	movs	r0, #1
 8007d2c:	e64d      	b.n	80079ca <_dtoa_r+0x80a>
 8007d2e:	f1bb 0f00 	cmp.w	fp, #0
 8007d32:	f77f aed9 	ble.w	8007ae8 <_dtoa_r+0x928>
 8007d36:	4656      	mov	r6, sl
 8007d38:	4621      	mov	r1, r4
 8007d3a:	9803      	ldr	r0, [sp, #12]
 8007d3c:	f7ff f9b6 	bl	80070ac <quorem>
 8007d40:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8007d44:	f806 3b01 	strb.w	r3, [r6], #1
 8007d48:	eba6 020a 	sub.w	r2, r6, sl
 8007d4c:	4593      	cmp	fp, r2
 8007d4e:	ddb4      	ble.n	8007cba <_dtoa_r+0xafa>
 8007d50:	2300      	movs	r3, #0
 8007d52:	220a      	movs	r2, #10
 8007d54:	4648      	mov	r0, r9
 8007d56:	9903      	ldr	r1, [sp, #12]
 8007d58:	f000 f966 	bl	8008028 <__multadd>
 8007d5c:	9003      	str	r0, [sp, #12]
 8007d5e:	e7eb      	b.n	8007d38 <_dtoa_r+0xb78>
 8007d60:	0800a908 	.word	0x0800a908
 8007d64:	0800a88c 	.word	0x0800a88c

08007d68 <_free_r>:
 8007d68:	b538      	push	{r3, r4, r5, lr}
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	2900      	cmp	r1, #0
 8007d6e:	d040      	beq.n	8007df2 <_free_r+0x8a>
 8007d70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d74:	1f0c      	subs	r4, r1, #4
 8007d76:	2b00      	cmp	r3, #0
 8007d78:	bfb8      	it	lt
 8007d7a:	18e4      	addlt	r4, r4, r3
 8007d7c:	f000 f8e6 	bl	8007f4c <__malloc_lock>
 8007d80:	4a1c      	ldr	r2, [pc, #112]	@ (8007df4 <_free_r+0x8c>)
 8007d82:	6813      	ldr	r3, [r2, #0]
 8007d84:	b933      	cbnz	r3, 8007d94 <_free_r+0x2c>
 8007d86:	6063      	str	r3, [r4, #4]
 8007d88:	6014      	str	r4, [r2, #0]
 8007d8a:	4628      	mov	r0, r5
 8007d8c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d90:	f000 b8e2 	b.w	8007f58 <__malloc_unlock>
 8007d94:	42a3      	cmp	r3, r4
 8007d96:	d908      	bls.n	8007daa <_free_r+0x42>
 8007d98:	6820      	ldr	r0, [r4, #0]
 8007d9a:	1821      	adds	r1, r4, r0
 8007d9c:	428b      	cmp	r3, r1
 8007d9e:	bf01      	itttt	eq
 8007da0:	6819      	ldreq	r1, [r3, #0]
 8007da2:	685b      	ldreq	r3, [r3, #4]
 8007da4:	1809      	addeq	r1, r1, r0
 8007da6:	6021      	streq	r1, [r4, #0]
 8007da8:	e7ed      	b.n	8007d86 <_free_r+0x1e>
 8007daa:	461a      	mov	r2, r3
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	b10b      	cbz	r3, 8007db4 <_free_r+0x4c>
 8007db0:	42a3      	cmp	r3, r4
 8007db2:	d9fa      	bls.n	8007daa <_free_r+0x42>
 8007db4:	6811      	ldr	r1, [r2, #0]
 8007db6:	1850      	adds	r0, r2, r1
 8007db8:	42a0      	cmp	r0, r4
 8007dba:	d10b      	bne.n	8007dd4 <_free_r+0x6c>
 8007dbc:	6820      	ldr	r0, [r4, #0]
 8007dbe:	4401      	add	r1, r0
 8007dc0:	1850      	adds	r0, r2, r1
 8007dc2:	4283      	cmp	r3, r0
 8007dc4:	6011      	str	r1, [r2, #0]
 8007dc6:	d1e0      	bne.n	8007d8a <_free_r+0x22>
 8007dc8:	6818      	ldr	r0, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	4408      	add	r0, r1
 8007dce:	6010      	str	r0, [r2, #0]
 8007dd0:	6053      	str	r3, [r2, #4]
 8007dd2:	e7da      	b.n	8007d8a <_free_r+0x22>
 8007dd4:	d902      	bls.n	8007ddc <_free_r+0x74>
 8007dd6:	230c      	movs	r3, #12
 8007dd8:	602b      	str	r3, [r5, #0]
 8007dda:	e7d6      	b.n	8007d8a <_free_r+0x22>
 8007ddc:	6820      	ldr	r0, [r4, #0]
 8007dde:	1821      	adds	r1, r4, r0
 8007de0:	428b      	cmp	r3, r1
 8007de2:	bf01      	itttt	eq
 8007de4:	6819      	ldreq	r1, [r3, #0]
 8007de6:	685b      	ldreq	r3, [r3, #4]
 8007de8:	1809      	addeq	r1, r1, r0
 8007dea:	6021      	streq	r1, [r4, #0]
 8007dec:	6063      	str	r3, [r4, #4]
 8007dee:	6054      	str	r4, [r2, #4]
 8007df0:	e7cb      	b.n	8007d8a <_free_r+0x22>
 8007df2:	bd38      	pop	{r3, r4, r5, pc}
 8007df4:	20000530 	.word	0x20000530

08007df8 <malloc>:
 8007df8:	4b02      	ldr	r3, [pc, #8]	@ (8007e04 <malloc+0xc>)
 8007dfa:	4601      	mov	r1, r0
 8007dfc:	6818      	ldr	r0, [r3, #0]
 8007dfe:	f000 b825 	b.w	8007e4c <_malloc_r>
 8007e02:	bf00      	nop
 8007e04:	20000018 	.word	0x20000018

08007e08 <sbrk_aligned>:
 8007e08:	b570      	push	{r4, r5, r6, lr}
 8007e0a:	4e0f      	ldr	r6, [pc, #60]	@ (8007e48 <sbrk_aligned+0x40>)
 8007e0c:	460c      	mov	r4, r1
 8007e0e:	6831      	ldr	r1, [r6, #0]
 8007e10:	4605      	mov	r5, r0
 8007e12:	b911      	cbnz	r1, 8007e1a <sbrk_aligned+0x12>
 8007e14:	f001 fd60 	bl	80098d8 <_sbrk_r>
 8007e18:	6030      	str	r0, [r6, #0]
 8007e1a:	4621      	mov	r1, r4
 8007e1c:	4628      	mov	r0, r5
 8007e1e:	f001 fd5b 	bl	80098d8 <_sbrk_r>
 8007e22:	1c43      	adds	r3, r0, #1
 8007e24:	d103      	bne.n	8007e2e <sbrk_aligned+0x26>
 8007e26:	f04f 34ff 	mov.w	r4, #4294967295
 8007e2a:	4620      	mov	r0, r4
 8007e2c:	bd70      	pop	{r4, r5, r6, pc}
 8007e2e:	1cc4      	adds	r4, r0, #3
 8007e30:	f024 0403 	bic.w	r4, r4, #3
 8007e34:	42a0      	cmp	r0, r4
 8007e36:	d0f8      	beq.n	8007e2a <sbrk_aligned+0x22>
 8007e38:	1a21      	subs	r1, r4, r0
 8007e3a:	4628      	mov	r0, r5
 8007e3c:	f001 fd4c 	bl	80098d8 <_sbrk_r>
 8007e40:	3001      	adds	r0, #1
 8007e42:	d1f2      	bne.n	8007e2a <sbrk_aligned+0x22>
 8007e44:	e7ef      	b.n	8007e26 <sbrk_aligned+0x1e>
 8007e46:	bf00      	nop
 8007e48:	2000052c 	.word	0x2000052c

08007e4c <_malloc_r>:
 8007e4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007e50:	1ccd      	adds	r5, r1, #3
 8007e52:	f025 0503 	bic.w	r5, r5, #3
 8007e56:	3508      	adds	r5, #8
 8007e58:	2d0c      	cmp	r5, #12
 8007e5a:	bf38      	it	cc
 8007e5c:	250c      	movcc	r5, #12
 8007e5e:	2d00      	cmp	r5, #0
 8007e60:	4606      	mov	r6, r0
 8007e62:	db01      	blt.n	8007e68 <_malloc_r+0x1c>
 8007e64:	42a9      	cmp	r1, r5
 8007e66:	d904      	bls.n	8007e72 <_malloc_r+0x26>
 8007e68:	230c      	movs	r3, #12
 8007e6a:	6033      	str	r3, [r6, #0]
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007e72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007f48 <_malloc_r+0xfc>
 8007e76:	f000 f869 	bl	8007f4c <__malloc_lock>
 8007e7a:	f8d8 3000 	ldr.w	r3, [r8]
 8007e7e:	461c      	mov	r4, r3
 8007e80:	bb44      	cbnz	r4, 8007ed4 <_malloc_r+0x88>
 8007e82:	4629      	mov	r1, r5
 8007e84:	4630      	mov	r0, r6
 8007e86:	f7ff ffbf 	bl	8007e08 <sbrk_aligned>
 8007e8a:	1c43      	adds	r3, r0, #1
 8007e8c:	4604      	mov	r4, r0
 8007e8e:	d158      	bne.n	8007f42 <_malloc_r+0xf6>
 8007e90:	f8d8 4000 	ldr.w	r4, [r8]
 8007e94:	4627      	mov	r7, r4
 8007e96:	2f00      	cmp	r7, #0
 8007e98:	d143      	bne.n	8007f22 <_malloc_r+0xd6>
 8007e9a:	2c00      	cmp	r4, #0
 8007e9c:	d04b      	beq.n	8007f36 <_malloc_r+0xea>
 8007e9e:	6823      	ldr	r3, [r4, #0]
 8007ea0:	4639      	mov	r1, r7
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	eb04 0903 	add.w	r9, r4, r3
 8007ea8:	f001 fd16 	bl	80098d8 <_sbrk_r>
 8007eac:	4581      	cmp	r9, r0
 8007eae:	d142      	bne.n	8007f36 <_malloc_r+0xea>
 8007eb0:	6821      	ldr	r1, [r4, #0]
 8007eb2:	4630      	mov	r0, r6
 8007eb4:	1a6d      	subs	r5, r5, r1
 8007eb6:	4629      	mov	r1, r5
 8007eb8:	f7ff ffa6 	bl	8007e08 <sbrk_aligned>
 8007ebc:	3001      	adds	r0, #1
 8007ebe:	d03a      	beq.n	8007f36 <_malloc_r+0xea>
 8007ec0:	6823      	ldr	r3, [r4, #0]
 8007ec2:	442b      	add	r3, r5
 8007ec4:	6023      	str	r3, [r4, #0]
 8007ec6:	f8d8 3000 	ldr.w	r3, [r8]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	bb62      	cbnz	r2, 8007f28 <_malloc_r+0xdc>
 8007ece:	f8c8 7000 	str.w	r7, [r8]
 8007ed2:	e00f      	b.n	8007ef4 <_malloc_r+0xa8>
 8007ed4:	6822      	ldr	r2, [r4, #0]
 8007ed6:	1b52      	subs	r2, r2, r5
 8007ed8:	d420      	bmi.n	8007f1c <_malloc_r+0xd0>
 8007eda:	2a0b      	cmp	r2, #11
 8007edc:	d917      	bls.n	8007f0e <_malloc_r+0xc2>
 8007ede:	1961      	adds	r1, r4, r5
 8007ee0:	42a3      	cmp	r3, r4
 8007ee2:	6025      	str	r5, [r4, #0]
 8007ee4:	bf18      	it	ne
 8007ee6:	6059      	strne	r1, [r3, #4]
 8007ee8:	6863      	ldr	r3, [r4, #4]
 8007eea:	bf08      	it	eq
 8007eec:	f8c8 1000 	streq.w	r1, [r8]
 8007ef0:	5162      	str	r2, [r4, r5]
 8007ef2:	604b      	str	r3, [r1, #4]
 8007ef4:	4630      	mov	r0, r6
 8007ef6:	f000 f82f 	bl	8007f58 <__malloc_unlock>
 8007efa:	f104 000b 	add.w	r0, r4, #11
 8007efe:	1d23      	adds	r3, r4, #4
 8007f00:	f020 0007 	bic.w	r0, r0, #7
 8007f04:	1ac2      	subs	r2, r0, r3
 8007f06:	bf1c      	itt	ne
 8007f08:	1a1b      	subne	r3, r3, r0
 8007f0a:	50a3      	strne	r3, [r4, r2]
 8007f0c:	e7af      	b.n	8007e6e <_malloc_r+0x22>
 8007f0e:	6862      	ldr	r2, [r4, #4]
 8007f10:	42a3      	cmp	r3, r4
 8007f12:	bf0c      	ite	eq
 8007f14:	f8c8 2000 	streq.w	r2, [r8]
 8007f18:	605a      	strne	r2, [r3, #4]
 8007f1a:	e7eb      	b.n	8007ef4 <_malloc_r+0xa8>
 8007f1c:	4623      	mov	r3, r4
 8007f1e:	6864      	ldr	r4, [r4, #4]
 8007f20:	e7ae      	b.n	8007e80 <_malloc_r+0x34>
 8007f22:	463c      	mov	r4, r7
 8007f24:	687f      	ldr	r7, [r7, #4]
 8007f26:	e7b6      	b.n	8007e96 <_malloc_r+0x4a>
 8007f28:	461a      	mov	r2, r3
 8007f2a:	685b      	ldr	r3, [r3, #4]
 8007f2c:	42a3      	cmp	r3, r4
 8007f2e:	d1fb      	bne.n	8007f28 <_malloc_r+0xdc>
 8007f30:	2300      	movs	r3, #0
 8007f32:	6053      	str	r3, [r2, #4]
 8007f34:	e7de      	b.n	8007ef4 <_malloc_r+0xa8>
 8007f36:	230c      	movs	r3, #12
 8007f38:	4630      	mov	r0, r6
 8007f3a:	6033      	str	r3, [r6, #0]
 8007f3c:	f000 f80c 	bl	8007f58 <__malloc_unlock>
 8007f40:	e794      	b.n	8007e6c <_malloc_r+0x20>
 8007f42:	6005      	str	r5, [r0, #0]
 8007f44:	e7d6      	b.n	8007ef4 <_malloc_r+0xa8>
 8007f46:	bf00      	nop
 8007f48:	20000530 	.word	0x20000530

08007f4c <__malloc_lock>:
 8007f4c:	4801      	ldr	r0, [pc, #4]	@ (8007f54 <__malloc_lock+0x8>)
 8007f4e:	f7ff b898 	b.w	8007082 <__retarget_lock_acquire_recursive>
 8007f52:	bf00      	nop
 8007f54:	20000528 	.word	0x20000528

08007f58 <__malloc_unlock>:
 8007f58:	4801      	ldr	r0, [pc, #4]	@ (8007f60 <__malloc_unlock+0x8>)
 8007f5a:	f7ff b893 	b.w	8007084 <__retarget_lock_release_recursive>
 8007f5e:	bf00      	nop
 8007f60:	20000528 	.word	0x20000528

08007f64 <_Balloc>:
 8007f64:	b570      	push	{r4, r5, r6, lr}
 8007f66:	69c6      	ldr	r6, [r0, #28]
 8007f68:	4604      	mov	r4, r0
 8007f6a:	460d      	mov	r5, r1
 8007f6c:	b976      	cbnz	r6, 8007f8c <_Balloc+0x28>
 8007f6e:	2010      	movs	r0, #16
 8007f70:	f7ff ff42 	bl	8007df8 <malloc>
 8007f74:	4602      	mov	r2, r0
 8007f76:	61e0      	str	r0, [r4, #28]
 8007f78:	b920      	cbnz	r0, 8007f84 <_Balloc+0x20>
 8007f7a:	216b      	movs	r1, #107	@ 0x6b
 8007f7c:	4b17      	ldr	r3, [pc, #92]	@ (8007fdc <_Balloc+0x78>)
 8007f7e:	4818      	ldr	r0, [pc, #96]	@ (8007fe0 <_Balloc+0x7c>)
 8007f80:	f001 fcce 	bl	8009920 <__assert_func>
 8007f84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f88:	6006      	str	r6, [r0, #0]
 8007f8a:	60c6      	str	r6, [r0, #12]
 8007f8c:	69e6      	ldr	r6, [r4, #28]
 8007f8e:	68f3      	ldr	r3, [r6, #12]
 8007f90:	b183      	cbz	r3, 8007fb4 <_Balloc+0x50>
 8007f92:	69e3      	ldr	r3, [r4, #28]
 8007f94:	68db      	ldr	r3, [r3, #12]
 8007f96:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007f9a:	b9b8      	cbnz	r0, 8007fcc <_Balloc+0x68>
 8007f9c:	2101      	movs	r1, #1
 8007f9e:	fa01 f605 	lsl.w	r6, r1, r5
 8007fa2:	1d72      	adds	r2, r6, #5
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	0092      	lsls	r2, r2, #2
 8007fa8:	f001 fcd8 	bl	800995c <_calloc_r>
 8007fac:	b160      	cbz	r0, 8007fc8 <_Balloc+0x64>
 8007fae:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007fb2:	e00e      	b.n	8007fd2 <_Balloc+0x6e>
 8007fb4:	2221      	movs	r2, #33	@ 0x21
 8007fb6:	2104      	movs	r1, #4
 8007fb8:	4620      	mov	r0, r4
 8007fba:	f001 fccf 	bl	800995c <_calloc_r>
 8007fbe:	69e3      	ldr	r3, [r4, #28]
 8007fc0:	60f0      	str	r0, [r6, #12]
 8007fc2:	68db      	ldr	r3, [r3, #12]
 8007fc4:	2b00      	cmp	r3, #0
 8007fc6:	d1e4      	bne.n	8007f92 <_Balloc+0x2e>
 8007fc8:	2000      	movs	r0, #0
 8007fca:	bd70      	pop	{r4, r5, r6, pc}
 8007fcc:	6802      	ldr	r2, [r0, #0]
 8007fce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007fd8:	e7f7      	b.n	8007fca <_Balloc+0x66>
 8007fda:	bf00      	nop
 8007fdc:	0800a899 	.word	0x0800a899
 8007fe0:	0800a919 	.word	0x0800a919

08007fe4 <_Bfree>:
 8007fe4:	b570      	push	{r4, r5, r6, lr}
 8007fe6:	69c6      	ldr	r6, [r0, #28]
 8007fe8:	4605      	mov	r5, r0
 8007fea:	460c      	mov	r4, r1
 8007fec:	b976      	cbnz	r6, 800800c <_Bfree+0x28>
 8007fee:	2010      	movs	r0, #16
 8007ff0:	f7ff ff02 	bl	8007df8 <malloc>
 8007ff4:	4602      	mov	r2, r0
 8007ff6:	61e8      	str	r0, [r5, #28]
 8007ff8:	b920      	cbnz	r0, 8008004 <_Bfree+0x20>
 8007ffa:	218f      	movs	r1, #143	@ 0x8f
 8007ffc:	4b08      	ldr	r3, [pc, #32]	@ (8008020 <_Bfree+0x3c>)
 8007ffe:	4809      	ldr	r0, [pc, #36]	@ (8008024 <_Bfree+0x40>)
 8008000:	f001 fc8e 	bl	8009920 <__assert_func>
 8008004:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008008:	6006      	str	r6, [r0, #0]
 800800a:	60c6      	str	r6, [r0, #12]
 800800c:	b13c      	cbz	r4, 800801e <_Bfree+0x3a>
 800800e:	69eb      	ldr	r3, [r5, #28]
 8008010:	6862      	ldr	r2, [r4, #4]
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008018:	6021      	str	r1, [r4, #0]
 800801a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800801e:	bd70      	pop	{r4, r5, r6, pc}
 8008020:	0800a899 	.word	0x0800a899
 8008024:	0800a919 	.word	0x0800a919

08008028 <__multadd>:
 8008028:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800802c:	4607      	mov	r7, r0
 800802e:	460c      	mov	r4, r1
 8008030:	461e      	mov	r6, r3
 8008032:	2000      	movs	r0, #0
 8008034:	690d      	ldr	r5, [r1, #16]
 8008036:	f101 0c14 	add.w	ip, r1, #20
 800803a:	f8dc 3000 	ldr.w	r3, [ip]
 800803e:	3001      	adds	r0, #1
 8008040:	b299      	uxth	r1, r3
 8008042:	fb02 6101 	mla	r1, r2, r1, r6
 8008046:	0c1e      	lsrs	r6, r3, #16
 8008048:	0c0b      	lsrs	r3, r1, #16
 800804a:	fb02 3306 	mla	r3, r2, r6, r3
 800804e:	b289      	uxth	r1, r1
 8008050:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008054:	4285      	cmp	r5, r0
 8008056:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800805a:	f84c 1b04 	str.w	r1, [ip], #4
 800805e:	dcec      	bgt.n	800803a <__multadd+0x12>
 8008060:	b30e      	cbz	r6, 80080a6 <__multadd+0x7e>
 8008062:	68a3      	ldr	r3, [r4, #8]
 8008064:	42ab      	cmp	r3, r5
 8008066:	dc19      	bgt.n	800809c <__multadd+0x74>
 8008068:	6861      	ldr	r1, [r4, #4]
 800806a:	4638      	mov	r0, r7
 800806c:	3101      	adds	r1, #1
 800806e:	f7ff ff79 	bl	8007f64 <_Balloc>
 8008072:	4680      	mov	r8, r0
 8008074:	b928      	cbnz	r0, 8008082 <__multadd+0x5a>
 8008076:	4602      	mov	r2, r0
 8008078:	21ba      	movs	r1, #186	@ 0xba
 800807a:	4b0c      	ldr	r3, [pc, #48]	@ (80080ac <__multadd+0x84>)
 800807c:	480c      	ldr	r0, [pc, #48]	@ (80080b0 <__multadd+0x88>)
 800807e:	f001 fc4f 	bl	8009920 <__assert_func>
 8008082:	6922      	ldr	r2, [r4, #16]
 8008084:	f104 010c 	add.w	r1, r4, #12
 8008088:	3202      	adds	r2, #2
 800808a:	0092      	lsls	r2, r2, #2
 800808c:	300c      	adds	r0, #12
 800808e:	f001 fc33 	bl	80098f8 <memcpy>
 8008092:	4621      	mov	r1, r4
 8008094:	4638      	mov	r0, r7
 8008096:	f7ff ffa5 	bl	8007fe4 <_Bfree>
 800809a:	4644      	mov	r4, r8
 800809c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80080a0:	3501      	adds	r5, #1
 80080a2:	615e      	str	r6, [r3, #20]
 80080a4:	6125      	str	r5, [r4, #16]
 80080a6:	4620      	mov	r0, r4
 80080a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80080ac:	0800a908 	.word	0x0800a908
 80080b0:	0800a919 	.word	0x0800a919

080080b4 <__s2b>:
 80080b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80080b8:	4615      	mov	r5, r2
 80080ba:	2209      	movs	r2, #9
 80080bc:	461f      	mov	r7, r3
 80080be:	3308      	adds	r3, #8
 80080c0:	460c      	mov	r4, r1
 80080c2:	fb93 f3f2 	sdiv	r3, r3, r2
 80080c6:	4606      	mov	r6, r0
 80080c8:	2201      	movs	r2, #1
 80080ca:	2100      	movs	r1, #0
 80080cc:	429a      	cmp	r2, r3
 80080ce:	db09      	blt.n	80080e4 <__s2b+0x30>
 80080d0:	4630      	mov	r0, r6
 80080d2:	f7ff ff47 	bl	8007f64 <_Balloc>
 80080d6:	b940      	cbnz	r0, 80080ea <__s2b+0x36>
 80080d8:	4602      	mov	r2, r0
 80080da:	21d3      	movs	r1, #211	@ 0xd3
 80080dc:	4b18      	ldr	r3, [pc, #96]	@ (8008140 <__s2b+0x8c>)
 80080de:	4819      	ldr	r0, [pc, #100]	@ (8008144 <__s2b+0x90>)
 80080e0:	f001 fc1e 	bl	8009920 <__assert_func>
 80080e4:	0052      	lsls	r2, r2, #1
 80080e6:	3101      	adds	r1, #1
 80080e8:	e7f0      	b.n	80080cc <__s2b+0x18>
 80080ea:	9b08      	ldr	r3, [sp, #32]
 80080ec:	2d09      	cmp	r5, #9
 80080ee:	6143      	str	r3, [r0, #20]
 80080f0:	f04f 0301 	mov.w	r3, #1
 80080f4:	6103      	str	r3, [r0, #16]
 80080f6:	dd16      	ble.n	8008126 <__s2b+0x72>
 80080f8:	f104 0909 	add.w	r9, r4, #9
 80080fc:	46c8      	mov	r8, r9
 80080fe:	442c      	add	r4, r5
 8008100:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008104:	4601      	mov	r1, r0
 8008106:	220a      	movs	r2, #10
 8008108:	4630      	mov	r0, r6
 800810a:	3b30      	subs	r3, #48	@ 0x30
 800810c:	f7ff ff8c 	bl	8008028 <__multadd>
 8008110:	45a0      	cmp	r8, r4
 8008112:	d1f5      	bne.n	8008100 <__s2b+0x4c>
 8008114:	f1a5 0408 	sub.w	r4, r5, #8
 8008118:	444c      	add	r4, r9
 800811a:	1b2d      	subs	r5, r5, r4
 800811c:	1963      	adds	r3, r4, r5
 800811e:	42bb      	cmp	r3, r7
 8008120:	db04      	blt.n	800812c <__s2b+0x78>
 8008122:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008126:	2509      	movs	r5, #9
 8008128:	340a      	adds	r4, #10
 800812a:	e7f6      	b.n	800811a <__s2b+0x66>
 800812c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008130:	4601      	mov	r1, r0
 8008132:	220a      	movs	r2, #10
 8008134:	4630      	mov	r0, r6
 8008136:	3b30      	subs	r3, #48	@ 0x30
 8008138:	f7ff ff76 	bl	8008028 <__multadd>
 800813c:	e7ee      	b.n	800811c <__s2b+0x68>
 800813e:	bf00      	nop
 8008140:	0800a908 	.word	0x0800a908
 8008144:	0800a919 	.word	0x0800a919

08008148 <__hi0bits>:
 8008148:	4603      	mov	r3, r0
 800814a:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800814e:	bf3a      	itte	cc
 8008150:	0403      	lslcc	r3, r0, #16
 8008152:	2010      	movcc	r0, #16
 8008154:	2000      	movcs	r0, #0
 8008156:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800815a:	bf3c      	itt	cc
 800815c:	021b      	lslcc	r3, r3, #8
 800815e:	3008      	addcc	r0, #8
 8008160:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008164:	bf3c      	itt	cc
 8008166:	011b      	lslcc	r3, r3, #4
 8008168:	3004      	addcc	r0, #4
 800816a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800816e:	bf3c      	itt	cc
 8008170:	009b      	lslcc	r3, r3, #2
 8008172:	3002      	addcc	r0, #2
 8008174:	2b00      	cmp	r3, #0
 8008176:	db05      	blt.n	8008184 <__hi0bits+0x3c>
 8008178:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800817c:	f100 0001 	add.w	r0, r0, #1
 8008180:	bf08      	it	eq
 8008182:	2020      	moveq	r0, #32
 8008184:	4770      	bx	lr

08008186 <__lo0bits>:
 8008186:	6803      	ldr	r3, [r0, #0]
 8008188:	4602      	mov	r2, r0
 800818a:	f013 0007 	ands.w	r0, r3, #7
 800818e:	d00b      	beq.n	80081a8 <__lo0bits+0x22>
 8008190:	07d9      	lsls	r1, r3, #31
 8008192:	d421      	bmi.n	80081d8 <__lo0bits+0x52>
 8008194:	0798      	lsls	r0, r3, #30
 8008196:	bf49      	itett	mi
 8008198:	085b      	lsrmi	r3, r3, #1
 800819a:	089b      	lsrpl	r3, r3, #2
 800819c:	2001      	movmi	r0, #1
 800819e:	6013      	strmi	r3, [r2, #0]
 80081a0:	bf5c      	itt	pl
 80081a2:	2002      	movpl	r0, #2
 80081a4:	6013      	strpl	r3, [r2, #0]
 80081a6:	4770      	bx	lr
 80081a8:	b299      	uxth	r1, r3
 80081aa:	b909      	cbnz	r1, 80081b0 <__lo0bits+0x2a>
 80081ac:	2010      	movs	r0, #16
 80081ae:	0c1b      	lsrs	r3, r3, #16
 80081b0:	b2d9      	uxtb	r1, r3
 80081b2:	b909      	cbnz	r1, 80081b8 <__lo0bits+0x32>
 80081b4:	3008      	adds	r0, #8
 80081b6:	0a1b      	lsrs	r3, r3, #8
 80081b8:	0719      	lsls	r1, r3, #28
 80081ba:	bf04      	itt	eq
 80081bc:	091b      	lsreq	r3, r3, #4
 80081be:	3004      	addeq	r0, #4
 80081c0:	0799      	lsls	r1, r3, #30
 80081c2:	bf04      	itt	eq
 80081c4:	089b      	lsreq	r3, r3, #2
 80081c6:	3002      	addeq	r0, #2
 80081c8:	07d9      	lsls	r1, r3, #31
 80081ca:	d403      	bmi.n	80081d4 <__lo0bits+0x4e>
 80081cc:	085b      	lsrs	r3, r3, #1
 80081ce:	f100 0001 	add.w	r0, r0, #1
 80081d2:	d003      	beq.n	80081dc <__lo0bits+0x56>
 80081d4:	6013      	str	r3, [r2, #0]
 80081d6:	4770      	bx	lr
 80081d8:	2000      	movs	r0, #0
 80081da:	4770      	bx	lr
 80081dc:	2020      	movs	r0, #32
 80081de:	4770      	bx	lr

080081e0 <__i2b>:
 80081e0:	b510      	push	{r4, lr}
 80081e2:	460c      	mov	r4, r1
 80081e4:	2101      	movs	r1, #1
 80081e6:	f7ff febd 	bl	8007f64 <_Balloc>
 80081ea:	4602      	mov	r2, r0
 80081ec:	b928      	cbnz	r0, 80081fa <__i2b+0x1a>
 80081ee:	f240 1145 	movw	r1, #325	@ 0x145
 80081f2:	4b04      	ldr	r3, [pc, #16]	@ (8008204 <__i2b+0x24>)
 80081f4:	4804      	ldr	r0, [pc, #16]	@ (8008208 <__i2b+0x28>)
 80081f6:	f001 fb93 	bl	8009920 <__assert_func>
 80081fa:	2301      	movs	r3, #1
 80081fc:	6144      	str	r4, [r0, #20]
 80081fe:	6103      	str	r3, [r0, #16]
 8008200:	bd10      	pop	{r4, pc}
 8008202:	bf00      	nop
 8008204:	0800a908 	.word	0x0800a908
 8008208:	0800a919 	.word	0x0800a919

0800820c <__multiply>:
 800820c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008210:	4617      	mov	r7, r2
 8008212:	690a      	ldr	r2, [r1, #16]
 8008214:	693b      	ldr	r3, [r7, #16]
 8008216:	4689      	mov	r9, r1
 8008218:	429a      	cmp	r2, r3
 800821a:	bfa2      	ittt	ge
 800821c:	463b      	movge	r3, r7
 800821e:	460f      	movge	r7, r1
 8008220:	4699      	movge	r9, r3
 8008222:	693d      	ldr	r5, [r7, #16]
 8008224:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008228:	68bb      	ldr	r3, [r7, #8]
 800822a:	6879      	ldr	r1, [r7, #4]
 800822c:	eb05 060a 	add.w	r6, r5, sl
 8008230:	42b3      	cmp	r3, r6
 8008232:	b085      	sub	sp, #20
 8008234:	bfb8      	it	lt
 8008236:	3101      	addlt	r1, #1
 8008238:	f7ff fe94 	bl	8007f64 <_Balloc>
 800823c:	b930      	cbnz	r0, 800824c <__multiply+0x40>
 800823e:	4602      	mov	r2, r0
 8008240:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8008244:	4b40      	ldr	r3, [pc, #256]	@ (8008348 <__multiply+0x13c>)
 8008246:	4841      	ldr	r0, [pc, #260]	@ (800834c <__multiply+0x140>)
 8008248:	f001 fb6a 	bl	8009920 <__assert_func>
 800824c:	f100 0414 	add.w	r4, r0, #20
 8008250:	4623      	mov	r3, r4
 8008252:	2200      	movs	r2, #0
 8008254:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008258:	4573      	cmp	r3, lr
 800825a:	d320      	bcc.n	800829e <__multiply+0x92>
 800825c:	f107 0814 	add.w	r8, r7, #20
 8008260:	f109 0114 	add.w	r1, r9, #20
 8008264:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008268:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800826c:	9302      	str	r3, [sp, #8]
 800826e:	1beb      	subs	r3, r5, r7
 8008270:	3b15      	subs	r3, #21
 8008272:	f023 0303 	bic.w	r3, r3, #3
 8008276:	3304      	adds	r3, #4
 8008278:	3715      	adds	r7, #21
 800827a:	42bd      	cmp	r5, r7
 800827c:	bf38      	it	cc
 800827e:	2304      	movcc	r3, #4
 8008280:	9301      	str	r3, [sp, #4]
 8008282:	9b02      	ldr	r3, [sp, #8]
 8008284:	9103      	str	r1, [sp, #12]
 8008286:	428b      	cmp	r3, r1
 8008288:	d80c      	bhi.n	80082a4 <__multiply+0x98>
 800828a:	2e00      	cmp	r6, #0
 800828c:	dd03      	ble.n	8008296 <__multiply+0x8a>
 800828e:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008292:	2b00      	cmp	r3, #0
 8008294:	d055      	beq.n	8008342 <__multiply+0x136>
 8008296:	6106      	str	r6, [r0, #16]
 8008298:	b005      	add	sp, #20
 800829a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800829e:	f843 2b04 	str.w	r2, [r3], #4
 80082a2:	e7d9      	b.n	8008258 <__multiply+0x4c>
 80082a4:	f8b1 a000 	ldrh.w	sl, [r1]
 80082a8:	f1ba 0f00 	cmp.w	sl, #0
 80082ac:	d01f      	beq.n	80082ee <__multiply+0xe2>
 80082ae:	46c4      	mov	ip, r8
 80082b0:	46a1      	mov	r9, r4
 80082b2:	2700      	movs	r7, #0
 80082b4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80082b8:	f8d9 3000 	ldr.w	r3, [r9]
 80082bc:	fa1f fb82 	uxth.w	fp, r2
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	fb0a 330b 	mla	r3, sl, fp, r3
 80082c6:	443b      	add	r3, r7
 80082c8:	f8d9 7000 	ldr.w	r7, [r9]
 80082cc:	0c12      	lsrs	r2, r2, #16
 80082ce:	0c3f      	lsrs	r7, r7, #16
 80082d0:	fb0a 7202 	mla	r2, sl, r2, r7
 80082d4:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80082d8:	b29b      	uxth	r3, r3
 80082da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082de:	4565      	cmp	r5, ip
 80082e0:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80082e4:	f849 3b04 	str.w	r3, [r9], #4
 80082e8:	d8e4      	bhi.n	80082b4 <__multiply+0xa8>
 80082ea:	9b01      	ldr	r3, [sp, #4]
 80082ec:	50e7      	str	r7, [r4, r3]
 80082ee:	9b03      	ldr	r3, [sp, #12]
 80082f0:	3104      	adds	r1, #4
 80082f2:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80082f6:	f1b9 0f00 	cmp.w	r9, #0
 80082fa:	d020      	beq.n	800833e <__multiply+0x132>
 80082fc:	4647      	mov	r7, r8
 80082fe:	46a4      	mov	ip, r4
 8008300:	f04f 0a00 	mov.w	sl, #0
 8008304:	6823      	ldr	r3, [r4, #0]
 8008306:	f8b7 b000 	ldrh.w	fp, [r7]
 800830a:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800830e:	b29b      	uxth	r3, r3
 8008310:	fb09 220b 	mla	r2, r9, fp, r2
 8008314:	4452      	add	r2, sl
 8008316:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800831a:	f84c 3b04 	str.w	r3, [ip], #4
 800831e:	f857 3b04 	ldr.w	r3, [r7], #4
 8008322:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008326:	f8bc 3000 	ldrh.w	r3, [ip]
 800832a:	42bd      	cmp	r5, r7
 800832c:	fb09 330a 	mla	r3, r9, sl, r3
 8008330:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008334:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008338:	d8e5      	bhi.n	8008306 <__multiply+0xfa>
 800833a:	9a01      	ldr	r2, [sp, #4]
 800833c:	50a3      	str	r3, [r4, r2]
 800833e:	3404      	adds	r4, #4
 8008340:	e79f      	b.n	8008282 <__multiply+0x76>
 8008342:	3e01      	subs	r6, #1
 8008344:	e7a1      	b.n	800828a <__multiply+0x7e>
 8008346:	bf00      	nop
 8008348:	0800a908 	.word	0x0800a908
 800834c:	0800a919 	.word	0x0800a919

08008350 <__pow5mult>:
 8008350:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008354:	4615      	mov	r5, r2
 8008356:	f012 0203 	ands.w	r2, r2, #3
 800835a:	4607      	mov	r7, r0
 800835c:	460e      	mov	r6, r1
 800835e:	d007      	beq.n	8008370 <__pow5mult+0x20>
 8008360:	4c25      	ldr	r4, [pc, #148]	@ (80083f8 <__pow5mult+0xa8>)
 8008362:	3a01      	subs	r2, #1
 8008364:	2300      	movs	r3, #0
 8008366:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800836a:	f7ff fe5d 	bl	8008028 <__multadd>
 800836e:	4606      	mov	r6, r0
 8008370:	10ad      	asrs	r5, r5, #2
 8008372:	d03d      	beq.n	80083f0 <__pow5mult+0xa0>
 8008374:	69fc      	ldr	r4, [r7, #28]
 8008376:	b97c      	cbnz	r4, 8008398 <__pow5mult+0x48>
 8008378:	2010      	movs	r0, #16
 800837a:	f7ff fd3d 	bl	8007df8 <malloc>
 800837e:	4602      	mov	r2, r0
 8008380:	61f8      	str	r0, [r7, #28]
 8008382:	b928      	cbnz	r0, 8008390 <__pow5mult+0x40>
 8008384:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008388:	4b1c      	ldr	r3, [pc, #112]	@ (80083fc <__pow5mult+0xac>)
 800838a:	481d      	ldr	r0, [pc, #116]	@ (8008400 <__pow5mult+0xb0>)
 800838c:	f001 fac8 	bl	8009920 <__assert_func>
 8008390:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008394:	6004      	str	r4, [r0, #0]
 8008396:	60c4      	str	r4, [r0, #12]
 8008398:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800839c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80083a0:	b94c      	cbnz	r4, 80083b6 <__pow5mult+0x66>
 80083a2:	f240 2171 	movw	r1, #625	@ 0x271
 80083a6:	4638      	mov	r0, r7
 80083a8:	f7ff ff1a 	bl	80081e0 <__i2b>
 80083ac:	2300      	movs	r3, #0
 80083ae:	4604      	mov	r4, r0
 80083b0:	f8c8 0008 	str.w	r0, [r8, #8]
 80083b4:	6003      	str	r3, [r0, #0]
 80083b6:	f04f 0900 	mov.w	r9, #0
 80083ba:	07eb      	lsls	r3, r5, #31
 80083bc:	d50a      	bpl.n	80083d4 <__pow5mult+0x84>
 80083be:	4631      	mov	r1, r6
 80083c0:	4622      	mov	r2, r4
 80083c2:	4638      	mov	r0, r7
 80083c4:	f7ff ff22 	bl	800820c <__multiply>
 80083c8:	4680      	mov	r8, r0
 80083ca:	4631      	mov	r1, r6
 80083cc:	4638      	mov	r0, r7
 80083ce:	f7ff fe09 	bl	8007fe4 <_Bfree>
 80083d2:	4646      	mov	r6, r8
 80083d4:	106d      	asrs	r5, r5, #1
 80083d6:	d00b      	beq.n	80083f0 <__pow5mult+0xa0>
 80083d8:	6820      	ldr	r0, [r4, #0]
 80083da:	b938      	cbnz	r0, 80083ec <__pow5mult+0x9c>
 80083dc:	4622      	mov	r2, r4
 80083de:	4621      	mov	r1, r4
 80083e0:	4638      	mov	r0, r7
 80083e2:	f7ff ff13 	bl	800820c <__multiply>
 80083e6:	6020      	str	r0, [r4, #0]
 80083e8:	f8c0 9000 	str.w	r9, [r0]
 80083ec:	4604      	mov	r4, r0
 80083ee:	e7e4      	b.n	80083ba <__pow5mult+0x6a>
 80083f0:	4630      	mov	r0, r6
 80083f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80083f6:	bf00      	nop
 80083f8:	0800aa2c 	.word	0x0800aa2c
 80083fc:	0800a899 	.word	0x0800a899
 8008400:	0800a919 	.word	0x0800a919

08008404 <__lshift>:
 8008404:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008408:	460c      	mov	r4, r1
 800840a:	4607      	mov	r7, r0
 800840c:	4691      	mov	r9, r2
 800840e:	6923      	ldr	r3, [r4, #16]
 8008410:	6849      	ldr	r1, [r1, #4]
 8008412:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008416:	68a3      	ldr	r3, [r4, #8]
 8008418:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800841c:	f108 0601 	add.w	r6, r8, #1
 8008420:	42b3      	cmp	r3, r6
 8008422:	db0b      	blt.n	800843c <__lshift+0x38>
 8008424:	4638      	mov	r0, r7
 8008426:	f7ff fd9d 	bl	8007f64 <_Balloc>
 800842a:	4605      	mov	r5, r0
 800842c:	b948      	cbnz	r0, 8008442 <__lshift+0x3e>
 800842e:	4602      	mov	r2, r0
 8008430:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008434:	4b27      	ldr	r3, [pc, #156]	@ (80084d4 <__lshift+0xd0>)
 8008436:	4828      	ldr	r0, [pc, #160]	@ (80084d8 <__lshift+0xd4>)
 8008438:	f001 fa72 	bl	8009920 <__assert_func>
 800843c:	3101      	adds	r1, #1
 800843e:	005b      	lsls	r3, r3, #1
 8008440:	e7ee      	b.n	8008420 <__lshift+0x1c>
 8008442:	2300      	movs	r3, #0
 8008444:	f100 0114 	add.w	r1, r0, #20
 8008448:	f100 0210 	add.w	r2, r0, #16
 800844c:	4618      	mov	r0, r3
 800844e:	4553      	cmp	r3, sl
 8008450:	db33      	blt.n	80084ba <__lshift+0xb6>
 8008452:	6920      	ldr	r0, [r4, #16]
 8008454:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008458:	f104 0314 	add.w	r3, r4, #20
 800845c:	f019 091f 	ands.w	r9, r9, #31
 8008460:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008464:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008468:	d02b      	beq.n	80084c2 <__lshift+0xbe>
 800846a:	468a      	mov	sl, r1
 800846c:	2200      	movs	r2, #0
 800846e:	f1c9 0e20 	rsb	lr, r9, #32
 8008472:	6818      	ldr	r0, [r3, #0]
 8008474:	fa00 f009 	lsl.w	r0, r0, r9
 8008478:	4310      	orrs	r0, r2
 800847a:	f84a 0b04 	str.w	r0, [sl], #4
 800847e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008482:	459c      	cmp	ip, r3
 8008484:	fa22 f20e 	lsr.w	r2, r2, lr
 8008488:	d8f3      	bhi.n	8008472 <__lshift+0x6e>
 800848a:	ebac 0304 	sub.w	r3, ip, r4
 800848e:	3b15      	subs	r3, #21
 8008490:	f023 0303 	bic.w	r3, r3, #3
 8008494:	3304      	adds	r3, #4
 8008496:	f104 0015 	add.w	r0, r4, #21
 800849a:	4560      	cmp	r0, ip
 800849c:	bf88      	it	hi
 800849e:	2304      	movhi	r3, #4
 80084a0:	50ca      	str	r2, [r1, r3]
 80084a2:	b10a      	cbz	r2, 80084a8 <__lshift+0xa4>
 80084a4:	f108 0602 	add.w	r6, r8, #2
 80084a8:	3e01      	subs	r6, #1
 80084aa:	4638      	mov	r0, r7
 80084ac:	4621      	mov	r1, r4
 80084ae:	612e      	str	r6, [r5, #16]
 80084b0:	f7ff fd98 	bl	8007fe4 <_Bfree>
 80084b4:	4628      	mov	r0, r5
 80084b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80084be:	3301      	adds	r3, #1
 80084c0:	e7c5      	b.n	800844e <__lshift+0x4a>
 80084c2:	3904      	subs	r1, #4
 80084c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80084c8:	459c      	cmp	ip, r3
 80084ca:	f841 2f04 	str.w	r2, [r1, #4]!
 80084ce:	d8f9      	bhi.n	80084c4 <__lshift+0xc0>
 80084d0:	e7ea      	b.n	80084a8 <__lshift+0xa4>
 80084d2:	bf00      	nop
 80084d4:	0800a908 	.word	0x0800a908
 80084d8:	0800a919 	.word	0x0800a919

080084dc <__mcmp>:
 80084dc:	4603      	mov	r3, r0
 80084de:	690a      	ldr	r2, [r1, #16]
 80084e0:	6900      	ldr	r0, [r0, #16]
 80084e2:	b530      	push	{r4, r5, lr}
 80084e4:	1a80      	subs	r0, r0, r2
 80084e6:	d10e      	bne.n	8008506 <__mcmp+0x2a>
 80084e8:	3314      	adds	r3, #20
 80084ea:	3114      	adds	r1, #20
 80084ec:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80084f0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80084f4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80084f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80084fc:	4295      	cmp	r5, r2
 80084fe:	d003      	beq.n	8008508 <__mcmp+0x2c>
 8008500:	d205      	bcs.n	800850e <__mcmp+0x32>
 8008502:	f04f 30ff 	mov.w	r0, #4294967295
 8008506:	bd30      	pop	{r4, r5, pc}
 8008508:	42a3      	cmp	r3, r4
 800850a:	d3f3      	bcc.n	80084f4 <__mcmp+0x18>
 800850c:	e7fb      	b.n	8008506 <__mcmp+0x2a>
 800850e:	2001      	movs	r0, #1
 8008510:	e7f9      	b.n	8008506 <__mcmp+0x2a>
	...

08008514 <__mdiff>:
 8008514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008518:	4689      	mov	r9, r1
 800851a:	4606      	mov	r6, r0
 800851c:	4611      	mov	r1, r2
 800851e:	4648      	mov	r0, r9
 8008520:	4614      	mov	r4, r2
 8008522:	f7ff ffdb 	bl	80084dc <__mcmp>
 8008526:	1e05      	subs	r5, r0, #0
 8008528:	d112      	bne.n	8008550 <__mdiff+0x3c>
 800852a:	4629      	mov	r1, r5
 800852c:	4630      	mov	r0, r6
 800852e:	f7ff fd19 	bl	8007f64 <_Balloc>
 8008532:	4602      	mov	r2, r0
 8008534:	b928      	cbnz	r0, 8008542 <__mdiff+0x2e>
 8008536:	f240 2137 	movw	r1, #567	@ 0x237
 800853a:	4b3e      	ldr	r3, [pc, #248]	@ (8008634 <__mdiff+0x120>)
 800853c:	483e      	ldr	r0, [pc, #248]	@ (8008638 <__mdiff+0x124>)
 800853e:	f001 f9ef 	bl	8009920 <__assert_func>
 8008542:	2301      	movs	r3, #1
 8008544:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008548:	4610      	mov	r0, r2
 800854a:	b003      	add	sp, #12
 800854c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008550:	bfbc      	itt	lt
 8008552:	464b      	movlt	r3, r9
 8008554:	46a1      	movlt	r9, r4
 8008556:	4630      	mov	r0, r6
 8008558:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800855c:	bfba      	itte	lt
 800855e:	461c      	movlt	r4, r3
 8008560:	2501      	movlt	r5, #1
 8008562:	2500      	movge	r5, #0
 8008564:	f7ff fcfe 	bl	8007f64 <_Balloc>
 8008568:	4602      	mov	r2, r0
 800856a:	b918      	cbnz	r0, 8008574 <__mdiff+0x60>
 800856c:	f240 2145 	movw	r1, #581	@ 0x245
 8008570:	4b30      	ldr	r3, [pc, #192]	@ (8008634 <__mdiff+0x120>)
 8008572:	e7e3      	b.n	800853c <__mdiff+0x28>
 8008574:	f100 0b14 	add.w	fp, r0, #20
 8008578:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800857c:	f109 0310 	add.w	r3, r9, #16
 8008580:	60c5      	str	r5, [r0, #12]
 8008582:	f04f 0c00 	mov.w	ip, #0
 8008586:	f109 0514 	add.w	r5, r9, #20
 800858a:	46d9      	mov	r9, fp
 800858c:	6926      	ldr	r6, [r4, #16]
 800858e:	f104 0e14 	add.w	lr, r4, #20
 8008592:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008596:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800859a:	9301      	str	r3, [sp, #4]
 800859c:	9b01      	ldr	r3, [sp, #4]
 800859e:	f85e 0b04 	ldr.w	r0, [lr], #4
 80085a2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80085a6:	b281      	uxth	r1, r0
 80085a8:	9301      	str	r3, [sp, #4]
 80085aa:	fa1f f38a 	uxth.w	r3, sl
 80085ae:	1a5b      	subs	r3, r3, r1
 80085b0:	0c00      	lsrs	r0, r0, #16
 80085b2:	4463      	add	r3, ip
 80085b4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80085b8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80085bc:	b29b      	uxth	r3, r3
 80085be:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80085c2:	4576      	cmp	r6, lr
 80085c4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80085c8:	f849 3b04 	str.w	r3, [r9], #4
 80085cc:	d8e6      	bhi.n	800859c <__mdiff+0x88>
 80085ce:	1b33      	subs	r3, r6, r4
 80085d0:	3b15      	subs	r3, #21
 80085d2:	f023 0303 	bic.w	r3, r3, #3
 80085d6:	3415      	adds	r4, #21
 80085d8:	3304      	adds	r3, #4
 80085da:	42a6      	cmp	r6, r4
 80085dc:	bf38      	it	cc
 80085de:	2304      	movcc	r3, #4
 80085e0:	441d      	add	r5, r3
 80085e2:	445b      	add	r3, fp
 80085e4:	461e      	mov	r6, r3
 80085e6:	462c      	mov	r4, r5
 80085e8:	4544      	cmp	r4, r8
 80085ea:	d30e      	bcc.n	800860a <__mdiff+0xf6>
 80085ec:	f108 0103 	add.w	r1, r8, #3
 80085f0:	1b49      	subs	r1, r1, r5
 80085f2:	f021 0103 	bic.w	r1, r1, #3
 80085f6:	3d03      	subs	r5, #3
 80085f8:	45a8      	cmp	r8, r5
 80085fa:	bf38      	it	cc
 80085fc:	2100      	movcc	r1, #0
 80085fe:	440b      	add	r3, r1
 8008600:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008604:	b199      	cbz	r1, 800862e <__mdiff+0x11a>
 8008606:	6117      	str	r7, [r2, #16]
 8008608:	e79e      	b.n	8008548 <__mdiff+0x34>
 800860a:	46e6      	mov	lr, ip
 800860c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008610:	fa1f fc81 	uxth.w	ip, r1
 8008614:	44f4      	add	ip, lr
 8008616:	0c08      	lsrs	r0, r1, #16
 8008618:	4471      	add	r1, lr
 800861a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800861e:	b289      	uxth	r1, r1
 8008620:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008624:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008628:	f846 1b04 	str.w	r1, [r6], #4
 800862c:	e7dc      	b.n	80085e8 <__mdiff+0xd4>
 800862e:	3f01      	subs	r7, #1
 8008630:	e7e6      	b.n	8008600 <__mdiff+0xec>
 8008632:	bf00      	nop
 8008634:	0800a908 	.word	0x0800a908
 8008638:	0800a919 	.word	0x0800a919

0800863c <__ulp>:
 800863c:	4b0e      	ldr	r3, [pc, #56]	@ (8008678 <__ulp+0x3c>)
 800863e:	400b      	ands	r3, r1
 8008640:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008644:	2b00      	cmp	r3, #0
 8008646:	dc08      	bgt.n	800865a <__ulp+0x1e>
 8008648:	425b      	negs	r3, r3
 800864a:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800864e:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008652:	da04      	bge.n	800865e <__ulp+0x22>
 8008654:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008658:	4113      	asrs	r3, r2
 800865a:	2200      	movs	r2, #0
 800865c:	e008      	b.n	8008670 <__ulp+0x34>
 800865e:	f1a2 0314 	sub.w	r3, r2, #20
 8008662:	2b1e      	cmp	r3, #30
 8008664:	bfd6      	itet	le
 8008666:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800866a:	2201      	movgt	r2, #1
 800866c:	40da      	lsrle	r2, r3
 800866e:	2300      	movs	r3, #0
 8008670:	4619      	mov	r1, r3
 8008672:	4610      	mov	r0, r2
 8008674:	4770      	bx	lr
 8008676:	bf00      	nop
 8008678:	7ff00000 	.word	0x7ff00000

0800867c <__b2d>:
 800867c:	6902      	ldr	r2, [r0, #16]
 800867e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008680:	f100 0614 	add.w	r6, r0, #20
 8008684:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008688:	f852 4c04 	ldr.w	r4, [r2, #-4]
 800868c:	4f1e      	ldr	r7, [pc, #120]	@ (8008708 <__b2d+0x8c>)
 800868e:	4620      	mov	r0, r4
 8008690:	f7ff fd5a 	bl	8008148 <__hi0bits>
 8008694:	4603      	mov	r3, r0
 8008696:	f1c0 0020 	rsb	r0, r0, #32
 800869a:	2b0a      	cmp	r3, #10
 800869c:	f1a2 0504 	sub.w	r5, r2, #4
 80086a0:	6008      	str	r0, [r1, #0]
 80086a2:	dc12      	bgt.n	80086ca <__b2d+0x4e>
 80086a4:	42ae      	cmp	r6, r5
 80086a6:	bf2c      	ite	cs
 80086a8:	2200      	movcs	r2, #0
 80086aa:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80086ae:	f1c3 0c0b 	rsb	ip, r3, #11
 80086b2:	3315      	adds	r3, #21
 80086b4:	fa24 fe0c 	lsr.w	lr, r4, ip
 80086b8:	fa04 f303 	lsl.w	r3, r4, r3
 80086bc:	fa22 f20c 	lsr.w	r2, r2, ip
 80086c0:	ea4e 0107 	orr.w	r1, lr, r7
 80086c4:	431a      	orrs	r2, r3
 80086c6:	4610      	mov	r0, r2
 80086c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80086ca:	42ae      	cmp	r6, r5
 80086cc:	bf36      	itet	cc
 80086ce:	f1a2 0508 	subcc.w	r5, r2, #8
 80086d2:	2200      	movcs	r2, #0
 80086d4:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 80086d8:	3b0b      	subs	r3, #11
 80086da:	d012      	beq.n	8008702 <__b2d+0x86>
 80086dc:	f1c3 0720 	rsb	r7, r3, #32
 80086e0:	fa22 f107 	lsr.w	r1, r2, r7
 80086e4:	409c      	lsls	r4, r3
 80086e6:	430c      	orrs	r4, r1
 80086e8:	42b5      	cmp	r5, r6
 80086ea:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 80086ee:	bf94      	ite	ls
 80086f0:	2400      	movls	r4, #0
 80086f2:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 80086f6:	409a      	lsls	r2, r3
 80086f8:	40fc      	lsrs	r4, r7
 80086fa:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 80086fe:	4322      	orrs	r2, r4
 8008700:	e7e1      	b.n	80086c6 <__b2d+0x4a>
 8008702:	ea44 0107 	orr.w	r1, r4, r7
 8008706:	e7de      	b.n	80086c6 <__b2d+0x4a>
 8008708:	3ff00000 	.word	0x3ff00000

0800870c <__d2b>:
 800870c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008710:	2101      	movs	r1, #1
 8008712:	4690      	mov	r8, r2
 8008714:	4699      	mov	r9, r3
 8008716:	9e08      	ldr	r6, [sp, #32]
 8008718:	f7ff fc24 	bl	8007f64 <_Balloc>
 800871c:	4604      	mov	r4, r0
 800871e:	b930      	cbnz	r0, 800872e <__d2b+0x22>
 8008720:	4602      	mov	r2, r0
 8008722:	f240 310f 	movw	r1, #783	@ 0x30f
 8008726:	4b23      	ldr	r3, [pc, #140]	@ (80087b4 <__d2b+0xa8>)
 8008728:	4823      	ldr	r0, [pc, #140]	@ (80087b8 <__d2b+0xac>)
 800872a:	f001 f8f9 	bl	8009920 <__assert_func>
 800872e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008732:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008736:	b10d      	cbz	r5, 800873c <__d2b+0x30>
 8008738:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800873c:	9301      	str	r3, [sp, #4]
 800873e:	f1b8 0300 	subs.w	r3, r8, #0
 8008742:	d024      	beq.n	800878e <__d2b+0x82>
 8008744:	4668      	mov	r0, sp
 8008746:	9300      	str	r3, [sp, #0]
 8008748:	f7ff fd1d 	bl	8008186 <__lo0bits>
 800874c:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008750:	b1d8      	cbz	r0, 800878a <__d2b+0x7e>
 8008752:	f1c0 0320 	rsb	r3, r0, #32
 8008756:	fa02 f303 	lsl.w	r3, r2, r3
 800875a:	430b      	orrs	r3, r1
 800875c:	40c2      	lsrs	r2, r0
 800875e:	6163      	str	r3, [r4, #20]
 8008760:	9201      	str	r2, [sp, #4]
 8008762:	9b01      	ldr	r3, [sp, #4]
 8008764:	2b00      	cmp	r3, #0
 8008766:	bf0c      	ite	eq
 8008768:	2201      	moveq	r2, #1
 800876a:	2202      	movne	r2, #2
 800876c:	61a3      	str	r3, [r4, #24]
 800876e:	6122      	str	r2, [r4, #16]
 8008770:	b1ad      	cbz	r5, 800879e <__d2b+0x92>
 8008772:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008776:	4405      	add	r5, r0
 8008778:	6035      	str	r5, [r6, #0]
 800877a:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800877e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008780:	6018      	str	r0, [r3, #0]
 8008782:	4620      	mov	r0, r4
 8008784:	b002      	add	sp, #8
 8008786:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800878a:	6161      	str	r1, [r4, #20]
 800878c:	e7e9      	b.n	8008762 <__d2b+0x56>
 800878e:	a801      	add	r0, sp, #4
 8008790:	f7ff fcf9 	bl	8008186 <__lo0bits>
 8008794:	9b01      	ldr	r3, [sp, #4]
 8008796:	2201      	movs	r2, #1
 8008798:	6163      	str	r3, [r4, #20]
 800879a:	3020      	adds	r0, #32
 800879c:	e7e7      	b.n	800876e <__d2b+0x62>
 800879e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80087a2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80087a6:	6030      	str	r0, [r6, #0]
 80087a8:	6918      	ldr	r0, [r3, #16]
 80087aa:	f7ff fccd 	bl	8008148 <__hi0bits>
 80087ae:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80087b2:	e7e4      	b.n	800877e <__d2b+0x72>
 80087b4:	0800a908 	.word	0x0800a908
 80087b8:	0800a919 	.word	0x0800a919

080087bc <__ratio>:
 80087bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80087c0:	b085      	sub	sp, #20
 80087c2:	e9cd 1000 	strd	r1, r0, [sp]
 80087c6:	a902      	add	r1, sp, #8
 80087c8:	f7ff ff58 	bl	800867c <__b2d>
 80087cc:	468b      	mov	fp, r1
 80087ce:	4606      	mov	r6, r0
 80087d0:	460f      	mov	r7, r1
 80087d2:	9800      	ldr	r0, [sp, #0]
 80087d4:	a903      	add	r1, sp, #12
 80087d6:	f7ff ff51 	bl	800867c <__b2d>
 80087da:	460d      	mov	r5, r1
 80087dc:	9b01      	ldr	r3, [sp, #4]
 80087de:	4689      	mov	r9, r1
 80087e0:	6919      	ldr	r1, [r3, #16]
 80087e2:	9b00      	ldr	r3, [sp, #0]
 80087e4:	4604      	mov	r4, r0
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	4630      	mov	r0, r6
 80087ea:	1ac9      	subs	r1, r1, r3
 80087ec:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80087f0:	1a9b      	subs	r3, r3, r2
 80087f2:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	bfcd      	iteet	gt
 80087fa:	463a      	movgt	r2, r7
 80087fc:	462a      	movle	r2, r5
 80087fe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008802:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008806:	bfd8      	it	le
 8008808:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800880c:	464b      	mov	r3, r9
 800880e:	4622      	mov	r2, r4
 8008810:	4659      	mov	r1, fp
 8008812:	f7f8 f83f 	bl	8000894 <__aeabi_ddiv>
 8008816:	b005      	add	sp, #20
 8008818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800881c <__copybits>:
 800881c:	3901      	subs	r1, #1
 800881e:	b570      	push	{r4, r5, r6, lr}
 8008820:	1149      	asrs	r1, r1, #5
 8008822:	6914      	ldr	r4, [r2, #16]
 8008824:	3101      	adds	r1, #1
 8008826:	f102 0314 	add.w	r3, r2, #20
 800882a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800882e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008832:	1f05      	subs	r5, r0, #4
 8008834:	42a3      	cmp	r3, r4
 8008836:	d30c      	bcc.n	8008852 <__copybits+0x36>
 8008838:	1aa3      	subs	r3, r4, r2
 800883a:	3b11      	subs	r3, #17
 800883c:	f023 0303 	bic.w	r3, r3, #3
 8008840:	3211      	adds	r2, #17
 8008842:	42a2      	cmp	r2, r4
 8008844:	bf88      	it	hi
 8008846:	2300      	movhi	r3, #0
 8008848:	4418      	add	r0, r3
 800884a:	2300      	movs	r3, #0
 800884c:	4288      	cmp	r0, r1
 800884e:	d305      	bcc.n	800885c <__copybits+0x40>
 8008850:	bd70      	pop	{r4, r5, r6, pc}
 8008852:	f853 6b04 	ldr.w	r6, [r3], #4
 8008856:	f845 6f04 	str.w	r6, [r5, #4]!
 800885a:	e7eb      	b.n	8008834 <__copybits+0x18>
 800885c:	f840 3b04 	str.w	r3, [r0], #4
 8008860:	e7f4      	b.n	800884c <__copybits+0x30>

08008862 <__any_on>:
 8008862:	f100 0214 	add.w	r2, r0, #20
 8008866:	6900      	ldr	r0, [r0, #16]
 8008868:	114b      	asrs	r3, r1, #5
 800886a:	4298      	cmp	r0, r3
 800886c:	b510      	push	{r4, lr}
 800886e:	db11      	blt.n	8008894 <__any_on+0x32>
 8008870:	dd0a      	ble.n	8008888 <__any_on+0x26>
 8008872:	f011 011f 	ands.w	r1, r1, #31
 8008876:	d007      	beq.n	8008888 <__any_on+0x26>
 8008878:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800887c:	fa24 f001 	lsr.w	r0, r4, r1
 8008880:	fa00 f101 	lsl.w	r1, r0, r1
 8008884:	428c      	cmp	r4, r1
 8008886:	d10b      	bne.n	80088a0 <__any_on+0x3e>
 8008888:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800888c:	4293      	cmp	r3, r2
 800888e:	d803      	bhi.n	8008898 <__any_on+0x36>
 8008890:	2000      	movs	r0, #0
 8008892:	bd10      	pop	{r4, pc}
 8008894:	4603      	mov	r3, r0
 8008896:	e7f7      	b.n	8008888 <__any_on+0x26>
 8008898:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800889c:	2900      	cmp	r1, #0
 800889e:	d0f5      	beq.n	800888c <__any_on+0x2a>
 80088a0:	2001      	movs	r0, #1
 80088a2:	e7f6      	b.n	8008892 <__any_on+0x30>

080088a4 <sulp>:
 80088a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088a8:	460f      	mov	r7, r1
 80088aa:	4690      	mov	r8, r2
 80088ac:	f7ff fec6 	bl	800863c <__ulp>
 80088b0:	4604      	mov	r4, r0
 80088b2:	460d      	mov	r5, r1
 80088b4:	f1b8 0f00 	cmp.w	r8, #0
 80088b8:	d011      	beq.n	80088de <sulp+0x3a>
 80088ba:	f3c7 530a 	ubfx	r3, r7, #20, #11
 80088be:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	dd0b      	ble.n	80088de <sulp+0x3a>
 80088c6:	2400      	movs	r4, #0
 80088c8:	051b      	lsls	r3, r3, #20
 80088ca:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80088ce:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80088d2:	4622      	mov	r2, r4
 80088d4:	462b      	mov	r3, r5
 80088d6:	f7f7 feb3 	bl	8000640 <__aeabi_dmul>
 80088da:	4604      	mov	r4, r0
 80088dc:	460d      	mov	r5, r1
 80088de:	4620      	mov	r0, r4
 80088e0:	4629      	mov	r1, r5
 80088e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080088e8 <_strtod_l>:
 80088e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80088ec:	b09f      	sub	sp, #124	@ 0x7c
 80088ee:	9217      	str	r2, [sp, #92]	@ 0x5c
 80088f0:	2200      	movs	r2, #0
 80088f2:	460c      	mov	r4, r1
 80088f4:	921a      	str	r2, [sp, #104]	@ 0x68
 80088f6:	f04f 0a00 	mov.w	sl, #0
 80088fa:	f04f 0b00 	mov.w	fp, #0
 80088fe:	460a      	mov	r2, r1
 8008900:	9005      	str	r0, [sp, #20]
 8008902:	9219      	str	r2, [sp, #100]	@ 0x64
 8008904:	7811      	ldrb	r1, [r2, #0]
 8008906:	292b      	cmp	r1, #43	@ 0x2b
 8008908:	d048      	beq.n	800899c <_strtod_l+0xb4>
 800890a:	d836      	bhi.n	800897a <_strtod_l+0x92>
 800890c:	290d      	cmp	r1, #13
 800890e:	d830      	bhi.n	8008972 <_strtod_l+0x8a>
 8008910:	2908      	cmp	r1, #8
 8008912:	d830      	bhi.n	8008976 <_strtod_l+0x8e>
 8008914:	2900      	cmp	r1, #0
 8008916:	d039      	beq.n	800898c <_strtod_l+0xa4>
 8008918:	2200      	movs	r2, #0
 800891a:	920e      	str	r2, [sp, #56]	@ 0x38
 800891c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800891e:	782a      	ldrb	r2, [r5, #0]
 8008920:	2a30      	cmp	r2, #48	@ 0x30
 8008922:	f040 80b0 	bne.w	8008a86 <_strtod_l+0x19e>
 8008926:	786a      	ldrb	r2, [r5, #1]
 8008928:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800892c:	2a58      	cmp	r2, #88	@ 0x58
 800892e:	d16c      	bne.n	8008a0a <_strtod_l+0x122>
 8008930:	9302      	str	r3, [sp, #8]
 8008932:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008934:	4a8f      	ldr	r2, [pc, #572]	@ (8008b74 <_strtod_l+0x28c>)
 8008936:	9301      	str	r3, [sp, #4]
 8008938:	ab1a      	add	r3, sp, #104	@ 0x68
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	9805      	ldr	r0, [sp, #20]
 800893e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008940:	a919      	add	r1, sp, #100	@ 0x64
 8008942:	f001 f887 	bl	8009a54 <__gethex>
 8008946:	f010 060f 	ands.w	r6, r0, #15
 800894a:	4604      	mov	r4, r0
 800894c:	d005      	beq.n	800895a <_strtod_l+0x72>
 800894e:	2e06      	cmp	r6, #6
 8008950:	d126      	bne.n	80089a0 <_strtod_l+0xb8>
 8008952:	2300      	movs	r3, #0
 8008954:	3501      	adds	r5, #1
 8008956:	9519      	str	r5, [sp, #100]	@ 0x64
 8008958:	930e      	str	r3, [sp, #56]	@ 0x38
 800895a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800895c:	2b00      	cmp	r3, #0
 800895e:	f040 8582 	bne.w	8009466 <_strtod_l+0xb7e>
 8008962:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008964:	b1bb      	cbz	r3, 8008996 <_strtod_l+0xae>
 8008966:	4650      	mov	r0, sl
 8008968:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 800896c:	b01f      	add	sp, #124	@ 0x7c
 800896e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008972:	2920      	cmp	r1, #32
 8008974:	d1d0      	bne.n	8008918 <_strtod_l+0x30>
 8008976:	3201      	adds	r2, #1
 8008978:	e7c3      	b.n	8008902 <_strtod_l+0x1a>
 800897a:	292d      	cmp	r1, #45	@ 0x2d
 800897c:	d1cc      	bne.n	8008918 <_strtod_l+0x30>
 800897e:	2101      	movs	r1, #1
 8008980:	910e      	str	r1, [sp, #56]	@ 0x38
 8008982:	1c51      	adds	r1, r2, #1
 8008984:	9119      	str	r1, [sp, #100]	@ 0x64
 8008986:	7852      	ldrb	r2, [r2, #1]
 8008988:	2a00      	cmp	r2, #0
 800898a:	d1c7      	bne.n	800891c <_strtod_l+0x34>
 800898c:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800898e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008990:	2b00      	cmp	r3, #0
 8008992:	f040 8566 	bne.w	8009462 <_strtod_l+0xb7a>
 8008996:	4650      	mov	r0, sl
 8008998:	4659      	mov	r1, fp
 800899a:	e7e7      	b.n	800896c <_strtod_l+0x84>
 800899c:	2100      	movs	r1, #0
 800899e:	e7ef      	b.n	8008980 <_strtod_l+0x98>
 80089a0:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80089a2:	b13a      	cbz	r2, 80089b4 <_strtod_l+0xcc>
 80089a4:	2135      	movs	r1, #53	@ 0x35
 80089a6:	a81c      	add	r0, sp, #112	@ 0x70
 80089a8:	f7ff ff38 	bl	800881c <__copybits>
 80089ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80089ae:	9805      	ldr	r0, [sp, #20]
 80089b0:	f7ff fb18 	bl	8007fe4 <_Bfree>
 80089b4:	3e01      	subs	r6, #1
 80089b6:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80089b8:	2e04      	cmp	r6, #4
 80089ba:	d806      	bhi.n	80089ca <_strtod_l+0xe2>
 80089bc:	e8df f006 	tbb	[pc, r6]
 80089c0:	201d0314 	.word	0x201d0314
 80089c4:	14          	.byte	0x14
 80089c5:	00          	.byte	0x00
 80089c6:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80089ca:	05e1      	lsls	r1, r4, #23
 80089cc:	bf48      	it	mi
 80089ce:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80089d2:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80089d6:	0d1b      	lsrs	r3, r3, #20
 80089d8:	051b      	lsls	r3, r3, #20
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d1bd      	bne.n	800895a <_strtod_l+0x72>
 80089de:	f7fe fb25 	bl	800702c <__errno>
 80089e2:	2322      	movs	r3, #34	@ 0x22
 80089e4:	6003      	str	r3, [r0, #0]
 80089e6:	e7b8      	b.n	800895a <_strtod_l+0x72>
 80089e8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80089ec:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80089f0:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80089f4:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80089f8:	e7e7      	b.n	80089ca <_strtod_l+0xe2>
 80089fa:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8008b78 <_strtod_l+0x290>
 80089fe:	e7e4      	b.n	80089ca <_strtod_l+0xe2>
 8008a00:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8008a04:	f04f 3aff 	mov.w	sl, #4294967295
 8008a08:	e7df      	b.n	80089ca <_strtod_l+0xe2>
 8008a0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a0c:	1c5a      	adds	r2, r3, #1
 8008a0e:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a10:	785b      	ldrb	r3, [r3, #1]
 8008a12:	2b30      	cmp	r3, #48	@ 0x30
 8008a14:	d0f9      	beq.n	8008a0a <_strtod_l+0x122>
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d09f      	beq.n	800895a <_strtod_l+0x72>
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	2700      	movs	r7, #0
 8008a1e:	220a      	movs	r2, #10
 8008a20:	46b9      	mov	r9, r7
 8008a22:	9308      	str	r3, [sp, #32]
 8008a24:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008a26:	970b      	str	r7, [sp, #44]	@ 0x2c
 8008a28:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a2a:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8008a2c:	7805      	ldrb	r5, [r0, #0]
 8008a2e:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8008a32:	b2d9      	uxtb	r1, r3
 8008a34:	2909      	cmp	r1, #9
 8008a36:	d928      	bls.n	8008a8a <_strtod_l+0x1a2>
 8008a38:	2201      	movs	r2, #1
 8008a3a:	4950      	ldr	r1, [pc, #320]	@ (8008b7c <_strtod_l+0x294>)
 8008a3c:	f7fe fa83 	bl	8006f46 <strncmp>
 8008a40:	2800      	cmp	r0, #0
 8008a42:	d032      	beq.n	8008aaa <_strtod_l+0x1c2>
 8008a44:	2000      	movs	r0, #0
 8008a46:	462a      	mov	r2, r5
 8008a48:	4603      	mov	r3, r0
 8008a4a:	464d      	mov	r5, r9
 8008a4c:	900a      	str	r0, [sp, #40]	@ 0x28
 8008a4e:	2a65      	cmp	r2, #101	@ 0x65
 8008a50:	d001      	beq.n	8008a56 <_strtod_l+0x16e>
 8008a52:	2a45      	cmp	r2, #69	@ 0x45
 8008a54:	d114      	bne.n	8008a80 <_strtod_l+0x198>
 8008a56:	b91d      	cbnz	r5, 8008a60 <_strtod_l+0x178>
 8008a58:	9a08      	ldr	r2, [sp, #32]
 8008a5a:	4302      	orrs	r2, r0
 8008a5c:	d096      	beq.n	800898c <_strtod_l+0xa4>
 8008a5e:	2500      	movs	r5, #0
 8008a60:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8008a62:	1c62      	adds	r2, r4, #1
 8008a64:	9219      	str	r2, [sp, #100]	@ 0x64
 8008a66:	7862      	ldrb	r2, [r4, #1]
 8008a68:	2a2b      	cmp	r2, #43	@ 0x2b
 8008a6a:	d07a      	beq.n	8008b62 <_strtod_l+0x27a>
 8008a6c:	2a2d      	cmp	r2, #45	@ 0x2d
 8008a6e:	d07e      	beq.n	8008b6e <_strtod_l+0x286>
 8008a70:	f04f 0c00 	mov.w	ip, #0
 8008a74:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8008a78:	2909      	cmp	r1, #9
 8008a7a:	f240 8085 	bls.w	8008b88 <_strtod_l+0x2a0>
 8008a7e:	9419      	str	r4, [sp, #100]	@ 0x64
 8008a80:	f04f 0800 	mov.w	r8, #0
 8008a84:	e0a5      	b.n	8008bd2 <_strtod_l+0x2ea>
 8008a86:	2300      	movs	r3, #0
 8008a88:	e7c8      	b.n	8008a1c <_strtod_l+0x134>
 8008a8a:	f1b9 0f08 	cmp.w	r9, #8
 8008a8e:	bfd8      	it	le
 8008a90:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8008a92:	f100 0001 	add.w	r0, r0, #1
 8008a96:	bfd6      	itet	le
 8008a98:	fb02 3301 	mlale	r3, r2, r1, r3
 8008a9c:	fb02 3707 	mlagt	r7, r2, r7, r3
 8008aa0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8008aa2:	f109 0901 	add.w	r9, r9, #1
 8008aa6:	9019      	str	r0, [sp, #100]	@ 0x64
 8008aa8:	e7bf      	b.n	8008a2a <_strtod_l+0x142>
 8008aaa:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008aac:	1c5a      	adds	r2, r3, #1
 8008aae:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ab0:	785a      	ldrb	r2, [r3, #1]
 8008ab2:	f1b9 0f00 	cmp.w	r9, #0
 8008ab6:	d03b      	beq.n	8008b30 <_strtod_l+0x248>
 8008ab8:	464d      	mov	r5, r9
 8008aba:	900a      	str	r0, [sp, #40]	@ 0x28
 8008abc:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8008ac0:	2b09      	cmp	r3, #9
 8008ac2:	d912      	bls.n	8008aea <_strtod_l+0x202>
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	e7c2      	b.n	8008a4e <_strtod_l+0x166>
 8008ac8:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008aca:	3001      	adds	r0, #1
 8008acc:	1c5a      	adds	r2, r3, #1
 8008ace:	9219      	str	r2, [sp, #100]	@ 0x64
 8008ad0:	785a      	ldrb	r2, [r3, #1]
 8008ad2:	2a30      	cmp	r2, #48	@ 0x30
 8008ad4:	d0f8      	beq.n	8008ac8 <_strtod_l+0x1e0>
 8008ad6:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8008ada:	2b08      	cmp	r3, #8
 8008adc:	f200 84c8 	bhi.w	8009470 <_strtod_l+0xb88>
 8008ae0:	900a      	str	r0, [sp, #40]	@ 0x28
 8008ae2:	2000      	movs	r0, #0
 8008ae4:	4605      	mov	r5, r0
 8008ae6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008ae8:	930c      	str	r3, [sp, #48]	@ 0x30
 8008aea:	3a30      	subs	r2, #48	@ 0x30
 8008aec:	f100 0301 	add.w	r3, r0, #1
 8008af0:	d018      	beq.n	8008b24 <_strtod_l+0x23c>
 8008af2:	462e      	mov	r6, r5
 8008af4:	f04f 0e0a 	mov.w	lr, #10
 8008af8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008afa:	4419      	add	r1, r3
 8008afc:	910a      	str	r1, [sp, #40]	@ 0x28
 8008afe:	1c71      	adds	r1, r6, #1
 8008b00:	eba1 0c05 	sub.w	ip, r1, r5
 8008b04:	4563      	cmp	r3, ip
 8008b06:	dc15      	bgt.n	8008b34 <_strtod_l+0x24c>
 8008b08:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8008b0c:	182b      	adds	r3, r5, r0
 8008b0e:	2b08      	cmp	r3, #8
 8008b10:	f105 0501 	add.w	r5, r5, #1
 8008b14:	4405      	add	r5, r0
 8008b16:	dc1a      	bgt.n	8008b4e <_strtod_l+0x266>
 8008b18:	230a      	movs	r3, #10
 8008b1a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b1c:	fb03 2301 	mla	r3, r3, r1, r2
 8008b20:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008b22:	2300      	movs	r3, #0
 8008b24:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b26:	4618      	mov	r0, r3
 8008b28:	1c51      	adds	r1, r2, #1
 8008b2a:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b2c:	7852      	ldrb	r2, [r2, #1]
 8008b2e:	e7c5      	b.n	8008abc <_strtod_l+0x1d4>
 8008b30:	4648      	mov	r0, r9
 8008b32:	e7ce      	b.n	8008ad2 <_strtod_l+0x1ea>
 8008b34:	2e08      	cmp	r6, #8
 8008b36:	dc05      	bgt.n	8008b44 <_strtod_l+0x25c>
 8008b38:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008b3a:	fb0e f606 	mul.w	r6, lr, r6
 8008b3e:	960b      	str	r6, [sp, #44]	@ 0x2c
 8008b40:	460e      	mov	r6, r1
 8008b42:	e7dc      	b.n	8008afe <_strtod_l+0x216>
 8008b44:	2910      	cmp	r1, #16
 8008b46:	bfd8      	it	le
 8008b48:	fb0e f707 	mulle.w	r7, lr, r7
 8008b4c:	e7f8      	b.n	8008b40 <_strtod_l+0x258>
 8008b4e:	2b0f      	cmp	r3, #15
 8008b50:	bfdc      	itt	le
 8008b52:	230a      	movle	r3, #10
 8008b54:	fb03 2707 	mlale	r7, r3, r7, r2
 8008b58:	e7e3      	b.n	8008b22 <_strtod_l+0x23a>
 8008b5a:	2300      	movs	r3, #0
 8008b5c:	930a      	str	r3, [sp, #40]	@ 0x28
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e77a      	b.n	8008a58 <_strtod_l+0x170>
 8008b62:	f04f 0c00 	mov.w	ip, #0
 8008b66:	1ca2      	adds	r2, r4, #2
 8008b68:	9219      	str	r2, [sp, #100]	@ 0x64
 8008b6a:	78a2      	ldrb	r2, [r4, #2]
 8008b6c:	e782      	b.n	8008a74 <_strtod_l+0x18c>
 8008b6e:	f04f 0c01 	mov.w	ip, #1
 8008b72:	e7f8      	b.n	8008b66 <_strtod_l+0x27e>
 8008b74:	0800ab3c 	.word	0x0800ab3c
 8008b78:	7ff00000 	.word	0x7ff00000
 8008b7c:	0800a972 	.word	0x0800a972
 8008b80:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008b82:	1c51      	adds	r1, r2, #1
 8008b84:	9119      	str	r1, [sp, #100]	@ 0x64
 8008b86:	7852      	ldrb	r2, [r2, #1]
 8008b88:	2a30      	cmp	r2, #48	@ 0x30
 8008b8a:	d0f9      	beq.n	8008b80 <_strtod_l+0x298>
 8008b8c:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8008b90:	2908      	cmp	r1, #8
 8008b92:	f63f af75 	bhi.w	8008a80 <_strtod_l+0x198>
 8008b96:	f04f 080a 	mov.w	r8, #10
 8008b9a:	3a30      	subs	r2, #48	@ 0x30
 8008b9c:	9209      	str	r2, [sp, #36]	@ 0x24
 8008b9e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ba0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8008ba2:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8008ba4:	1c56      	adds	r6, r2, #1
 8008ba6:	9619      	str	r6, [sp, #100]	@ 0x64
 8008ba8:	7852      	ldrb	r2, [r2, #1]
 8008baa:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8008bae:	f1be 0f09 	cmp.w	lr, #9
 8008bb2:	d939      	bls.n	8008c28 <_strtod_l+0x340>
 8008bb4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8008bb6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8008bba:	1a76      	subs	r6, r6, r1
 8008bbc:	2e08      	cmp	r6, #8
 8008bbe:	dc03      	bgt.n	8008bc8 <_strtod_l+0x2e0>
 8008bc0:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008bc2:	4588      	cmp	r8, r1
 8008bc4:	bfa8      	it	ge
 8008bc6:	4688      	movge	r8, r1
 8008bc8:	f1bc 0f00 	cmp.w	ip, #0
 8008bcc:	d001      	beq.n	8008bd2 <_strtod_l+0x2ea>
 8008bce:	f1c8 0800 	rsb	r8, r8, #0
 8008bd2:	2d00      	cmp	r5, #0
 8008bd4:	d14e      	bne.n	8008c74 <_strtod_l+0x38c>
 8008bd6:	9908      	ldr	r1, [sp, #32]
 8008bd8:	4308      	orrs	r0, r1
 8008bda:	f47f aebe 	bne.w	800895a <_strtod_l+0x72>
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	f47f aed4 	bne.w	800898c <_strtod_l+0xa4>
 8008be4:	2a69      	cmp	r2, #105	@ 0x69
 8008be6:	d028      	beq.n	8008c3a <_strtod_l+0x352>
 8008be8:	dc25      	bgt.n	8008c36 <_strtod_l+0x34e>
 8008bea:	2a49      	cmp	r2, #73	@ 0x49
 8008bec:	d025      	beq.n	8008c3a <_strtod_l+0x352>
 8008bee:	2a4e      	cmp	r2, #78	@ 0x4e
 8008bf0:	f47f aecc 	bne.w	800898c <_strtod_l+0xa4>
 8008bf4:	4999      	ldr	r1, [pc, #612]	@ (8008e5c <_strtod_l+0x574>)
 8008bf6:	a819      	add	r0, sp, #100	@ 0x64
 8008bf8:	f001 f94e 	bl	8009e98 <__match>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	f43f aec5 	beq.w	800898c <_strtod_l+0xa4>
 8008c02:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c04:	781b      	ldrb	r3, [r3, #0]
 8008c06:	2b28      	cmp	r3, #40	@ 0x28
 8008c08:	d12e      	bne.n	8008c68 <_strtod_l+0x380>
 8008c0a:	4995      	ldr	r1, [pc, #596]	@ (8008e60 <_strtod_l+0x578>)
 8008c0c:	aa1c      	add	r2, sp, #112	@ 0x70
 8008c0e:	a819      	add	r0, sp, #100	@ 0x64
 8008c10:	f001 f956 	bl	8009ec0 <__hexnan>
 8008c14:	2805      	cmp	r0, #5
 8008c16:	d127      	bne.n	8008c68 <_strtod_l+0x380>
 8008c18:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8008c1a:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8008c1e:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8008c22:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8008c26:	e698      	b.n	800895a <_strtod_l+0x72>
 8008c28:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008c2a:	fb08 2101 	mla	r1, r8, r1, r2
 8008c2e:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8008c32:	9209      	str	r2, [sp, #36]	@ 0x24
 8008c34:	e7b5      	b.n	8008ba2 <_strtod_l+0x2ba>
 8008c36:	2a6e      	cmp	r2, #110	@ 0x6e
 8008c38:	e7da      	b.n	8008bf0 <_strtod_l+0x308>
 8008c3a:	498a      	ldr	r1, [pc, #552]	@ (8008e64 <_strtod_l+0x57c>)
 8008c3c:	a819      	add	r0, sp, #100	@ 0x64
 8008c3e:	f001 f92b 	bl	8009e98 <__match>
 8008c42:	2800      	cmp	r0, #0
 8008c44:	f43f aea2 	beq.w	800898c <_strtod_l+0xa4>
 8008c48:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c4a:	4987      	ldr	r1, [pc, #540]	@ (8008e68 <_strtod_l+0x580>)
 8008c4c:	3b01      	subs	r3, #1
 8008c4e:	a819      	add	r0, sp, #100	@ 0x64
 8008c50:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c52:	f001 f921 	bl	8009e98 <__match>
 8008c56:	b910      	cbnz	r0, 8008c5e <_strtod_l+0x376>
 8008c58:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8008c5a:	3301      	adds	r3, #1
 8008c5c:	9319      	str	r3, [sp, #100]	@ 0x64
 8008c5e:	f04f 0a00 	mov.w	sl, #0
 8008c62:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8008e6c <_strtod_l+0x584>
 8008c66:	e678      	b.n	800895a <_strtod_l+0x72>
 8008c68:	4881      	ldr	r0, [pc, #516]	@ (8008e70 <_strtod_l+0x588>)
 8008c6a:	f000 fe53 	bl	8009914 <nan>
 8008c6e:	4682      	mov	sl, r0
 8008c70:	468b      	mov	fp, r1
 8008c72:	e672      	b.n	800895a <_strtod_l+0x72>
 8008c74:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008c76:	f1b9 0f00 	cmp.w	r9, #0
 8008c7a:	bf08      	it	eq
 8008c7c:	46a9      	moveq	r9, r5
 8008c7e:	eba8 0303 	sub.w	r3, r8, r3
 8008c82:	2d10      	cmp	r5, #16
 8008c84:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8008c86:	462c      	mov	r4, r5
 8008c88:	9309      	str	r3, [sp, #36]	@ 0x24
 8008c8a:	bfa8      	it	ge
 8008c8c:	2410      	movge	r4, #16
 8008c8e:	f7f7 fc5d 	bl	800054c <__aeabi_ui2d>
 8008c92:	2d09      	cmp	r5, #9
 8008c94:	4682      	mov	sl, r0
 8008c96:	468b      	mov	fp, r1
 8008c98:	dc11      	bgt.n	8008cbe <_strtod_l+0x3d6>
 8008c9a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	f43f ae5c 	beq.w	800895a <_strtod_l+0x72>
 8008ca2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ca4:	dd76      	ble.n	8008d94 <_strtod_l+0x4ac>
 8008ca6:	2b16      	cmp	r3, #22
 8008ca8:	dc5d      	bgt.n	8008d66 <_strtod_l+0x47e>
 8008caa:	4972      	ldr	r1, [pc, #456]	@ (8008e74 <_strtod_l+0x58c>)
 8008cac:	4652      	mov	r2, sl
 8008cae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008cb2:	465b      	mov	r3, fp
 8008cb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008cb8:	f7f7 fcc2 	bl	8000640 <__aeabi_dmul>
 8008cbc:	e7d7      	b.n	8008c6e <_strtod_l+0x386>
 8008cbe:	4b6d      	ldr	r3, [pc, #436]	@ (8008e74 <_strtod_l+0x58c>)
 8008cc0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008cc4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8008cc8:	f7f7 fcba 	bl	8000640 <__aeabi_dmul>
 8008ccc:	4682      	mov	sl, r0
 8008cce:	4638      	mov	r0, r7
 8008cd0:	468b      	mov	fp, r1
 8008cd2:	f7f7 fc3b 	bl	800054c <__aeabi_ui2d>
 8008cd6:	4602      	mov	r2, r0
 8008cd8:	460b      	mov	r3, r1
 8008cda:	4650      	mov	r0, sl
 8008cdc:	4659      	mov	r1, fp
 8008cde:	f7f7 faf9 	bl	80002d4 <__adddf3>
 8008ce2:	2d0f      	cmp	r5, #15
 8008ce4:	4682      	mov	sl, r0
 8008ce6:	468b      	mov	fp, r1
 8008ce8:	ddd7      	ble.n	8008c9a <_strtod_l+0x3b2>
 8008cea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008cec:	1b2c      	subs	r4, r5, r4
 8008cee:	441c      	add	r4, r3
 8008cf0:	2c00      	cmp	r4, #0
 8008cf2:	f340 8093 	ble.w	8008e1c <_strtod_l+0x534>
 8008cf6:	f014 030f 	ands.w	r3, r4, #15
 8008cfa:	d00a      	beq.n	8008d12 <_strtod_l+0x42a>
 8008cfc:	495d      	ldr	r1, [pc, #372]	@ (8008e74 <_strtod_l+0x58c>)
 8008cfe:	4652      	mov	r2, sl
 8008d00:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008d04:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d08:	465b      	mov	r3, fp
 8008d0a:	f7f7 fc99 	bl	8000640 <__aeabi_dmul>
 8008d0e:	4682      	mov	sl, r0
 8008d10:	468b      	mov	fp, r1
 8008d12:	f034 040f 	bics.w	r4, r4, #15
 8008d16:	d073      	beq.n	8008e00 <_strtod_l+0x518>
 8008d18:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8008d1c:	dd49      	ble.n	8008db2 <_strtod_l+0x4ca>
 8008d1e:	2400      	movs	r4, #0
 8008d20:	46a0      	mov	r8, r4
 8008d22:	46a1      	mov	r9, r4
 8008d24:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008d26:	2322      	movs	r3, #34	@ 0x22
 8008d28:	f04f 0a00 	mov.w	sl, #0
 8008d2c:	9a05      	ldr	r2, [sp, #20]
 8008d2e:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8008e6c <_strtod_l+0x584>
 8008d32:	6013      	str	r3, [r2, #0]
 8008d34:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	f43f ae0f 	beq.w	800895a <_strtod_l+0x72>
 8008d3c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8008d3e:	9805      	ldr	r0, [sp, #20]
 8008d40:	f7ff f950 	bl	8007fe4 <_Bfree>
 8008d44:	4649      	mov	r1, r9
 8008d46:	9805      	ldr	r0, [sp, #20]
 8008d48:	f7ff f94c 	bl	8007fe4 <_Bfree>
 8008d4c:	4641      	mov	r1, r8
 8008d4e:	9805      	ldr	r0, [sp, #20]
 8008d50:	f7ff f948 	bl	8007fe4 <_Bfree>
 8008d54:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008d56:	9805      	ldr	r0, [sp, #20]
 8008d58:	f7ff f944 	bl	8007fe4 <_Bfree>
 8008d5c:	4621      	mov	r1, r4
 8008d5e:	9805      	ldr	r0, [sp, #20]
 8008d60:	f7ff f940 	bl	8007fe4 <_Bfree>
 8008d64:	e5f9      	b.n	800895a <_strtod_l+0x72>
 8008d66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008d68:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8008d6c:	4293      	cmp	r3, r2
 8008d6e:	dbbc      	blt.n	8008cea <_strtod_l+0x402>
 8008d70:	4c40      	ldr	r4, [pc, #256]	@ (8008e74 <_strtod_l+0x58c>)
 8008d72:	f1c5 050f 	rsb	r5, r5, #15
 8008d76:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8008d7a:	4652      	mov	r2, sl
 8008d7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008d80:	465b      	mov	r3, fp
 8008d82:	f7f7 fc5d 	bl	8000640 <__aeabi_dmul>
 8008d86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008d88:	1b5d      	subs	r5, r3, r5
 8008d8a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8008d8e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008d92:	e791      	b.n	8008cb8 <_strtod_l+0x3d0>
 8008d94:	3316      	adds	r3, #22
 8008d96:	dba8      	blt.n	8008cea <_strtod_l+0x402>
 8008d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008d9a:	4650      	mov	r0, sl
 8008d9c:	eba3 0808 	sub.w	r8, r3, r8
 8008da0:	4b34      	ldr	r3, [pc, #208]	@ (8008e74 <_strtod_l+0x58c>)
 8008da2:	4659      	mov	r1, fp
 8008da4:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8008da8:	e9d8 2300 	ldrd	r2, r3, [r8]
 8008dac:	f7f7 fd72 	bl	8000894 <__aeabi_ddiv>
 8008db0:	e75d      	b.n	8008c6e <_strtod_l+0x386>
 8008db2:	2300      	movs	r3, #0
 8008db4:	4650      	mov	r0, sl
 8008db6:	4659      	mov	r1, fp
 8008db8:	461e      	mov	r6, r3
 8008dba:	4f2f      	ldr	r7, [pc, #188]	@ (8008e78 <_strtod_l+0x590>)
 8008dbc:	1124      	asrs	r4, r4, #4
 8008dbe:	2c01      	cmp	r4, #1
 8008dc0:	dc21      	bgt.n	8008e06 <_strtod_l+0x51e>
 8008dc2:	b10b      	cbz	r3, 8008dc8 <_strtod_l+0x4e0>
 8008dc4:	4682      	mov	sl, r0
 8008dc6:	468b      	mov	fp, r1
 8008dc8:	492b      	ldr	r1, [pc, #172]	@ (8008e78 <_strtod_l+0x590>)
 8008dca:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8008dce:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8008dd2:	4652      	mov	r2, sl
 8008dd4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008dd8:	465b      	mov	r3, fp
 8008dda:	f7f7 fc31 	bl	8000640 <__aeabi_dmul>
 8008dde:	4b23      	ldr	r3, [pc, #140]	@ (8008e6c <_strtod_l+0x584>)
 8008de0:	460a      	mov	r2, r1
 8008de2:	400b      	ands	r3, r1
 8008de4:	4925      	ldr	r1, [pc, #148]	@ (8008e7c <_strtod_l+0x594>)
 8008de6:	4682      	mov	sl, r0
 8008de8:	428b      	cmp	r3, r1
 8008dea:	d898      	bhi.n	8008d1e <_strtod_l+0x436>
 8008dec:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8008df0:	428b      	cmp	r3, r1
 8008df2:	bf86      	itte	hi
 8008df4:	f04f 3aff 	movhi.w	sl, #4294967295
 8008df8:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 8008e80 <_strtod_l+0x598>
 8008dfc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8008e00:	2300      	movs	r3, #0
 8008e02:	9308      	str	r3, [sp, #32]
 8008e04:	e076      	b.n	8008ef4 <_strtod_l+0x60c>
 8008e06:	07e2      	lsls	r2, r4, #31
 8008e08:	d504      	bpl.n	8008e14 <_strtod_l+0x52c>
 8008e0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e0e:	f7f7 fc17 	bl	8000640 <__aeabi_dmul>
 8008e12:	2301      	movs	r3, #1
 8008e14:	3601      	adds	r6, #1
 8008e16:	1064      	asrs	r4, r4, #1
 8008e18:	3708      	adds	r7, #8
 8008e1a:	e7d0      	b.n	8008dbe <_strtod_l+0x4d6>
 8008e1c:	d0f0      	beq.n	8008e00 <_strtod_l+0x518>
 8008e1e:	4264      	negs	r4, r4
 8008e20:	f014 020f 	ands.w	r2, r4, #15
 8008e24:	d00a      	beq.n	8008e3c <_strtod_l+0x554>
 8008e26:	4b13      	ldr	r3, [pc, #76]	@ (8008e74 <_strtod_l+0x58c>)
 8008e28:	4650      	mov	r0, sl
 8008e2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008e2e:	4659      	mov	r1, fp
 8008e30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e34:	f7f7 fd2e 	bl	8000894 <__aeabi_ddiv>
 8008e38:	4682      	mov	sl, r0
 8008e3a:	468b      	mov	fp, r1
 8008e3c:	1124      	asrs	r4, r4, #4
 8008e3e:	d0df      	beq.n	8008e00 <_strtod_l+0x518>
 8008e40:	2c1f      	cmp	r4, #31
 8008e42:	dd1f      	ble.n	8008e84 <_strtod_l+0x59c>
 8008e44:	2400      	movs	r4, #0
 8008e46:	46a0      	mov	r8, r4
 8008e48:	46a1      	mov	r9, r4
 8008e4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8008e4c:	2322      	movs	r3, #34	@ 0x22
 8008e4e:	9a05      	ldr	r2, [sp, #20]
 8008e50:	f04f 0a00 	mov.w	sl, #0
 8008e54:	f04f 0b00 	mov.w	fp, #0
 8008e58:	6013      	str	r3, [r2, #0]
 8008e5a:	e76b      	b.n	8008d34 <_strtod_l+0x44c>
 8008e5c:	0800a860 	.word	0x0800a860
 8008e60:	0800ab28 	.word	0x0800ab28
 8008e64:	0800a858 	.word	0x0800a858
 8008e68:	0800a88f 	.word	0x0800a88f
 8008e6c:	7ff00000 	.word	0x7ff00000
 8008e70:	0800a9c8 	.word	0x0800a9c8
 8008e74:	0800aa60 	.word	0x0800aa60
 8008e78:	0800aa38 	.word	0x0800aa38
 8008e7c:	7ca00000 	.word	0x7ca00000
 8008e80:	7fefffff 	.word	0x7fefffff
 8008e84:	f014 0310 	ands.w	r3, r4, #16
 8008e88:	bf18      	it	ne
 8008e8a:	236a      	movne	r3, #106	@ 0x6a
 8008e8c:	4650      	mov	r0, sl
 8008e8e:	9308      	str	r3, [sp, #32]
 8008e90:	4659      	mov	r1, fp
 8008e92:	2300      	movs	r3, #0
 8008e94:	4e77      	ldr	r6, [pc, #476]	@ (8009074 <_strtod_l+0x78c>)
 8008e96:	07e7      	lsls	r7, r4, #31
 8008e98:	d504      	bpl.n	8008ea4 <_strtod_l+0x5bc>
 8008e9a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008e9e:	f7f7 fbcf 	bl	8000640 <__aeabi_dmul>
 8008ea2:	2301      	movs	r3, #1
 8008ea4:	1064      	asrs	r4, r4, #1
 8008ea6:	f106 0608 	add.w	r6, r6, #8
 8008eaa:	d1f4      	bne.n	8008e96 <_strtod_l+0x5ae>
 8008eac:	b10b      	cbz	r3, 8008eb2 <_strtod_l+0x5ca>
 8008eae:	4682      	mov	sl, r0
 8008eb0:	468b      	mov	fp, r1
 8008eb2:	9b08      	ldr	r3, [sp, #32]
 8008eb4:	b1b3      	cbz	r3, 8008ee4 <_strtod_l+0x5fc>
 8008eb6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008eba:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	4659      	mov	r1, fp
 8008ec2:	dd0f      	ble.n	8008ee4 <_strtod_l+0x5fc>
 8008ec4:	2b1f      	cmp	r3, #31
 8008ec6:	dd58      	ble.n	8008f7a <_strtod_l+0x692>
 8008ec8:	2b34      	cmp	r3, #52	@ 0x34
 8008eca:	bfd8      	it	le
 8008ecc:	f04f 33ff 	movle.w	r3, #4294967295
 8008ed0:	f04f 0a00 	mov.w	sl, #0
 8008ed4:	bfcf      	iteee	gt
 8008ed6:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8008eda:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8008ede:	4093      	lslle	r3, r2
 8008ee0:	ea03 0b01 	andle.w	fp, r3, r1
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	4650      	mov	r0, sl
 8008eea:	4659      	mov	r1, fp
 8008eec:	f7f7 fe10 	bl	8000b10 <__aeabi_dcmpeq>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	d1a7      	bne.n	8008e44 <_strtod_l+0x55c>
 8008ef4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008ef6:	464a      	mov	r2, r9
 8008ef8:	9300      	str	r3, [sp, #0]
 8008efa:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8008efc:	462b      	mov	r3, r5
 8008efe:	9805      	ldr	r0, [sp, #20]
 8008f00:	f7ff f8d8 	bl	80080b4 <__s2b>
 8008f04:	900b      	str	r0, [sp, #44]	@ 0x2c
 8008f06:	2800      	cmp	r0, #0
 8008f08:	f43f af09 	beq.w	8008d1e <_strtod_l+0x436>
 8008f0c:	2400      	movs	r4, #0
 8008f0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008f10:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008f12:	2a00      	cmp	r2, #0
 8008f14:	eba3 0308 	sub.w	r3, r3, r8
 8008f18:	bfa8      	it	ge
 8008f1a:	2300      	movge	r3, #0
 8008f1c:	46a0      	mov	r8, r4
 8008f1e:	9312      	str	r3, [sp, #72]	@ 0x48
 8008f20:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8008f24:	9316      	str	r3, [sp, #88]	@ 0x58
 8008f26:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f28:	9805      	ldr	r0, [sp, #20]
 8008f2a:	6859      	ldr	r1, [r3, #4]
 8008f2c:	f7ff f81a 	bl	8007f64 <_Balloc>
 8008f30:	4681      	mov	r9, r0
 8008f32:	2800      	cmp	r0, #0
 8008f34:	f43f aef7 	beq.w	8008d26 <_strtod_l+0x43e>
 8008f38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008f3a:	300c      	adds	r0, #12
 8008f3c:	691a      	ldr	r2, [r3, #16]
 8008f3e:	f103 010c 	add.w	r1, r3, #12
 8008f42:	3202      	adds	r2, #2
 8008f44:	0092      	lsls	r2, r2, #2
 8008f46:	f000 fcd7 	bl	80098f8 <memcpy>
 8008f4a:	ab1c      	add	r3, sp, #112	@ 0x70
 8008f4c:	9301      	str	r3, [sp, #4]
 8008f4e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8008f50:	9300      	str	r3, [sp, #0]
 8008f52:	4652      	mov	r2, sl
 8008f54:	465b      	mov	r3, fp
 8008f56:	9805      	ldr	r0, [sp, #20]
 8008f58:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8008f5c:	f7ff fbd6 	bl	800870c <__d2b>
 8008f60:	901a      	str	r0, [sp, #104]	@ 0x68
 8008f62:	2800      	cmp	r0, #0
 8008f64:	f43f aedf 	beq.w	8008d26 <_strtod_l+0x43e>
 8008f68:	2101      	movs	r1, #1
 8008f6a:	9805      	ldr	r0, [sp, #20]
 8008f6c:	f7ff f938 	bl	80081e0 <__i2b>
 8008f70:	4680      	mov	r8, r0
 8008f72:	b948      	cbnz	r0, 8008f88 <_strtod_l+0x6a0>
 8008f74:	f04f 0800 	mov.w	r8, #0
 8008f78:	e6d5      	b.n	8008d26 <_strtod_l+0x43e>
 8008f7a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008f82:	ea03 0a0a 	and.w	sl, r3, sl
 8008f86:	e7ad      	b.n	8008ee4 <_strtod_l+0x5fc>
 8008f88:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8008f8a:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8008f8c:	2d00      	cmp	r5, #0
 8008f8e:	bfab      	itete	ge
 8008f90:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8008f92:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8008f94:	18ef      	addge	r7, r5, r3
 8008f96:	1b5e      	sublt	r6, r3, r5
 8008f98:	9b08      	ldr	r3, [sp, #32]
 8008f9a:	bfa8      	it	ge
 8008f9c:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8008f9e:	eba5 0503 	sub.w	r5, r5, r3
 8008fa2:	4415      	add	r5, r2
 8008fa4:	4b34      	ldr	r3, [pc, #208]	@ (8009078 <_strtod_l+0x790>)
 8008fa6:	f105 35ff 	add.w	r5, r5, #4294967295
 8008faa:	bfb8      	it	lt
 8008fac:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8008fae:	429d      	cmp	r5, r3
 8008fb0:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8008fb4:	da50      	bge.n	8009058 <_strtod_l+0x770>
 8008fb6:	1b5b      	subs	r3, r3, r5
 8008fb8:	2b1f      	cmp	r3, #31
 8008fba:	f04f 0101 	mov.w	r1, #1
 8008fbe:	eba2 0203 	sub.w	r2, r2, r3
 8008fc2:	dc3d      	bgt.n	8009040 <_strtod_l+0x758>
 8008fc4:	fa01 f303 	lsl.w	r3, r1, r3
 8008fc8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8008fca:	2300      	movs	r3, #0
 8008fcc:	9310      	str	r3, [sp, #64]	@ 0x40
 8008fce:	18bd      	adds	r5, r7, r2
 8008fd0:	9b08      	ldr	r3, [sp, #32]
 8008fd2:	42af      	cmp	r7, r5
 8008fd4:	4416      	add	r6, r2
 8008fd6:	441e      	add	r6, r3
 8008fd8:	463b      	mov	r3, r7
 8008fda:	bfa8      	it	ge
 8008fdc:	462b      	movge	r3, r5
 8008fde:	42b3      	cmp	r3, r6
 8008fe0:	bfa8      	it	ge
 8008fe2:	4633      	movge	r3, r6
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	bfc2      	ittt	gt
 8008fe8:	1aed      	subgt	r5, r5, r3
 8008fea:	1af6      	subgt	r6, r6, r3
 8008fec:	1aff      	subgt	r7, r7, r3
 8008fee:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	dd16      	ble.n	8009022 <_strtod_l+0x73a>
 8008ff4:	4641      	mov	r1, r8
 8008ff6:	461a      	mov	r2, r3
 8008ff8:	9805      	ldr	r0, [sp, #20]
 8008ffa:	f7ff f9a9 	bl	8008350 <__pow5mult>
 8008ffe:	4680      	mov	r8, r0
 8009000:	2800      	cmp	r0, #0
 8009002:	d0b7      	beq.n	8008f74 <_strtod_l+0x68c>
 8009004:	4601      	mov	r1, r0
 8009006:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009008:	9805      	ldr	r0, [sp, #20]
 800900a:	f7ff f8ff 	bl	800820c <__multiply>
 800900e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009010:	2800      	cmp	r0, #0
 8009012:	f43f ae88 	beq.w	8008d26 <_strtod_l+0x43e>
 8009016:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009018:	9805      	ldr	r0, [sp, #20]
 800901a:	f7fe ffe3 	bl	8007fe4 <_Bfree>
 800901e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009020:	931a      	str	r3, [sp, #104]	@ 0x68
 8009022:	2d00      	cmp	r5, #0
 8009024:	dc1d      	bgt.n	8009062 <_strtod_l+0x77a>
 8009026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009028:	2b00      	cmp	r3, #0
 800902a:	dd27      	ble.n	800907c <_strtod_l+0x794>
 800902c:	4649      	mov	r1, r9
 800902e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009030:	9805      	ldr	r0, [sp, #20]
 8009032:	f7ff f98d 	bl	8008350 <__pow5mult>
 8009036:	4681      	mov	r9, r0
 8009038:	bb00      	cbnz	r0, 800907c <_strtod_l+0x794>
 800903a:	f04f 0900 	mov.w	r9, #0
 800903e:	e672      	b.n	8008d26 <_strtod_l+0x43e>
 8009040:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009044:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009048:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800904c:	35e2      	adds	r5, #226	@ 0xe2
 800904e:	fa01 f305 	lsl.w	r3, r1, r5
 8009052:	9310      	str	r3, [sp, #64]	@ 0x40
 8009054:	9113      	str	r1, [sp, #76]	@ 0x4c
 8009056:	e7ba      	b.n	8008fce <_strtod_l+0x6e6>
 8009058:	2300      	movs	r3, #0
 800905a:	9310      	str	r3, [sp, #64]	@ 0x40
 800905c:	2301      	movs	r3, #1
 800905e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009060:	e7b5      	b.n	8008fce <_strtod_l+0x6e6>
 8009062:	462a      	mov	r2, r5
 8009064:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009066:	9805      	ldr	r0, [sp, #20]
 8009068:	f7ff f9cc 	bl	8008404 <__lshift>
 800906c:	901a      	str	r0, [sp, #104]	@ 0x68
 800906e:	2800      	cmp	r0, #0
 8009070:	d1d9      	bne.n	8009026 <_strtod_l+0x73e>
 8009072:	e658      	b.n	8008d26 <_strtod_l+0x43e>
 8009074:	0800ab50 	.word	0x0800ab50
 8009078:	fffffc02 	.word	0xfffffc02
 800907c:	2e00      	cmp	r6, #0
 800907e:	dd07      	ble.n	8009090 <_strtod_l+0x7a8>
 8009080:	4649      	mov	r1, r9
 8009082:	4632      	mov	r2, r6
 8009084:	9805      	ldr	r0, [sp, #20]
 8009086:	f7ff f9bd 	bl	8008404 <__lshift>
 800908a:	4681      	mov	r9, r0
 800908c:	2800      	cmp	r0, #0
 800908e:	d0d4      	beq.n	800903a <_strtod_l+0x752>
 8009090:	2f00      	cmp	r7, #0
 8009092:	dd08      	ble.n	80090a6 <_strtod_l+0x7be>
 8009094:	4641      	mov	r1, r8
 8009096:	463a      	mov	r2, r7
 8009098:	9805      	ldr	r0, [sp, #20]
 800909a:	f7ff f9b3 	bl	8008404 <__lshift>
 800909e:	4680      	mov	r8, r0
 80090a0:	2800      	cmp	r0, #0
 80090a2:	f43f ae40 	beq.w	8008d26 <_strtod_l+0x43e>
 80090a6:	464a      	mov	r2, r9
 80090a8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090aa:	9805      	ldr	r0, [sp, #20]
 80090ac:	f7ff fa32 	bl	8008514 <__mdiff>
 80090b0:	4604      	mov	r4, r0
 80090b2:	2800      	cmp	r0, #0
 80090b4:	f43f ae37 	beq.w	8008d26 <_strtod_l+0x43e>
 80090b8:	68c3      	ldr	r3, [r0, #12]
 80090ba:	4641      	mov	r1, r8
 80090bc:	930f      	str	r3, [sp, #60]	@ 0x3c
 80090be:	2300      	movs	r3, #0
 80090c0:	60c3      	str	r3, [r0, #12]
 80090c2:	f7ff fa0b 	bl	80084dc <__mcmp>
 80090c6:	2800      	cmp	r0, #0
 80090c8:	da3d      	bge.n	8009146 <_strtod_l+0x85e>
 80090ca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80090cc:	ea53 030a 	orrs.w	r3, r3, sl
 80090d0:	d163      	bne.n	800919a <_strtod_l+0x8b2>
 80090d2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d15f      	bne.n	800919a <_strtod_l+0x8b2>
 80090da:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090de:	0d1b      	lsrs	r3, r3, #20
 80090e0:	051b      	lsls	r3, r3, #20
 80090e2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80090e6:	d958      	bls.n	800919a <_strtod_l+0x8b2>
 80090e8:	6963      	ldr	r3, [r4, #20]
 80090ea:	b913      	cbnz	r3, 80090f2 <_strtod_l+0x80a>
 80090ec:	6923      	ldr	r3, [r4, #16]
 80090ee:	2b01      	cmp	r3, #1
 80090f0:	dd53      	ble.n	800919a <_strtod_l+0x8b2>
 80090f2:	4621      	mov	r1, r4
 80090f4:	2201      	movs	r2, #1
 80090f6:	9805      	ldr	r0, [sp, #20]
 80090f8:	f7ff f984 	bl	8008404 <__lshift>
 80090fc:	4641      	mov	r1, r8
 80090fe:	4604      	mov	r4, r0
 8009100:	f7ff f9ec 	bl	80084dc <__mcmp>
 8009104:	2800      	cmp	r0, #0
 8009106:	dd48      	ble.n	800919a <_strtod_l+0x8b2>
 8009108:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800910c:	9a08      	ldr	r2, [sp, #32]
 800910e:	0d1b      	lsrs	r3, r3, #20
 8009110:	051b      	lsls	r3, r3, #20
 8009112:	2a00      	cmp	r2, #0
 8009114:	d062      	beq.n	80091dc <_strtod_l+0x8f4>
 8009116:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800911a:	d85f      	bhi.n	80091dc <_strtod_l+0x8f4>
 800911c:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009120:	f67f ae94 	bls.w	8008e4c <_strtod_l+0x564>
 8009124:	4650      	mov	r0, sl
 8009126:	4659      	mov	r1, fp
 8009128:	4ba3      	ldr	r3, [pc, #652]	@ (80093b8 <_strtod_l+0xad0>)
 800912a:	2200      	movs	r2, #0
 800912c:	f7f7 fa88 	bl	8000640 <__aeabi_dmul>
 8009130:	4ba2      	ldr	r3, [pc, #648]	@ (80093bc <_strtod_l+0xad4>)
 8009132:	4682      	mov	sl, r0
 8009134:	400b      	ands	r3, r1
 8009136:	468b      	mov	fp, r1
 8009138:	2b00      	cmp	r3, #0
 800913a:	f47f adff 	bne.w	8008d3c <_strtod_l+0x454>
 800913e:	2322      	movs	r3, #34	@ 0x22
 8009140:	9a05      	ldr	r2, [sp, #20]
 8009142:	6013      	str	r3, [r2, #0]
 8009144:	e5fa      	b.n	8008d3c <_strtod_l+0x454>
 8009146:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800914a:	d165      	bne.n	8009218 <_strtod_l+0x930>
 800914c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800914e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009152:	b35a      	cbz	r2, 80091ac <_strtod_l+0x8c4>
 8009154:	4a9a      	ldr	r2, [pc, #616]	@ (80093c0 <_strtod_l+0xad8>)
 8009156:	4293      	cmp	r3, r2
 8009158:	d12b      	bne.n	80091b2 <_strtod_l+0x8ca>
 800915a:	9b08      	ldr	r3, [sp, #32]
 800915c:	4651      	mov	r1, sl
 800915e:	b303      	cbz	r3, 80091a2 <_strtod_l+0x8ba>
 8009160:	465a      	mov	r2, fp
 8009162:	4b96      	ldr	r3, [pc, #600]	@ (80093bc <_strtod_l+0xad4>)
 8009164:	4013      	ands	r3, r2
 8009166:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800916a:	f04f 32ff 	mov.w	r2, #4294967295
 800916e:	d81b      	bhi.n	80091a8 <_strtod_l+0x8c0>
 8009170:	0d1b      	lsrs	r3, r3, #20
 8009172:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009176:	fa02 f303 	lsl.w	r3, r2, r3
 800917a:	4299      	cmp	r1, r3
 800917c:	d119      	bne.n	80091b2 <_strtod_l+0x8ca>
 800917e:	4b91      	ldr	r3, [pc, #580]	@ (80093c4 <_strtod_l+0xadc>)
 8009180:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009182:	429a      	cmp	r2, r3
 8009184:	d102      	bne.n	800918c <_strtod_l+0x8a4>
 8009186:	3101      	adds	r1, #1
 8009188:	f43f adcd 	beq.w	8008d26 <_strtod_l+0x43e>
 800918c:	f04f 0a00 	mov.w	sl, #0
 8009190:	4b8a      	ldr	r3, [pc, #552]	@ (80093bc <_strtod_l+0xad4>)
 8009192:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009194:	401a      	ands	r2, r3
 8009196:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800919a:	9b08      	ldr	r3, [sp, #32]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d1c1      	bne.n	8009124 <_strtod_l+0x83c>
 80091a0:	e5cc      	b.n	8008d3c <_strtod_l+0x454>
 80091a2:	f04f 33ff 	mov.w	r3, #4294967295
 80091a6:	e7e8      	b.n	800917a <_strtod_l+0x892>
 80091a8:	4613      	mov	r3, r2
 80091aa:	e7e6      	b.n	800917a <_strtod_l+0x892>
 80091ac:	ea53 030a 	orrs.w	r3, r3, sl
 80091b0:	d0aa      	beq.n	8009108 <_strtod_l+0x820>
 80091b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80091b4:	b1db      	cbz	r3, 80091ee <_strtod_l+0x906>
 80091b6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80091b8:	4213      	tst	r3, r2
 80091ba:	d0ee      	beq.n	800919a <_strtod_l+0x8b2>
 80091bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80091be:	4650      	mov	r0, sl
 80091c0:	4659      	mov	r1, fp
 80091c2:	9a08      	ldr	r2, [sp, #32]
 80091c4:	b1bb      	cbz	r3, 80091f6 <_strtod_l+0x90e>
 80091c6:	f7ff fb6d 	bl	80088a4 <sulp>
 80091ca:	4602      	mov	r2, r0
 80091cc:	460b      	mov	r3, r1
 80091ce:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80091d2:	f7f7 f87f 	bl	80002d4 <__adddf3>
 80091d6:	4682      	mov	sl, r0
 80091d8:	468b      	mov	fp, r1
 80091da:	e7de      	b.n	800919a <_strtod_l+0x8b2>
 80091dc:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80091e0:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80091e4:	f04f 3aff 	mov.w	sl, #4294967295
 80091e8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80091ec:	e7d5      	b.n	800919a <_strtod_l+0x8b2>
 80091ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80091f0:	ea13 0f0a 	tst.w	r3, sl
 80091f4:	e7e1      	b.n	80091ba <_strtod_l+0x8d2>
 80091f6:	f7ff fb55 	bl	80088a4 <sulp>
 80091fa:	4602      	mov	r2, r0
 80091fc:	460b      	mov	r3, r1
 80091fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009202:	f7f7 f865 	bl	80002d0 <__aeabi_dsub>
 8009206:	2200      	movs	r2, #0
 8009208:	2300      	movs	r3, #0
 800920a:	4682      	mov	sl, r0
 800920c:	468b      	mov	fp, r1
 800920e:	f7f7 fc7f 	bl	8000b10 <__aeabi_dcmpeq>
 8009212:	2800      	cmp	r0, #0
 8009214:	d0c1      	beq.n	800919a <_strtod_l+0x8b2>
 8009216:	e619      	b.n	8008e4c <_strtod_l+0x564>
 8009218:	4641      	mov	r1, r8
 800921a:	4620      	mov	r0, r4
 800921c:	f7ff face 	bl	80087bc <__ratio>
 8009220:	2200      	movs	r2, #0
 8009222:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8009226:	4606      	mov	r6, r0
 8009228:	460f      	mov	r7, r1
 800922a:	f7f7 fc85 	bl	8000b38 <__aeabi_dcmple>
 800922e:	2800      	cmp	r0, #0
 8009230:	d06d      	beq.n	800930e <_strtod_l+0xa26>
 8009232:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009234:	2b00      	cmp	r3, #0
 8009236:	d178      	bne.n	800932a <_strtod_l+0xa42>
 8009238:	f1ba 0f00 	cmp.w	sl, #0
 800923c:	d156      	bne.n	80092ec <_strtod_l+0xa04>
 800923e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009240:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009244:	2b00      	cmp	r3, #0
 8009246:	d158      	bne.n	80092fa <_strtod_l+0xa12>
 8009248:	2200      	movs	r2, #0
 800924a:	4630      	mov	r0, r6
 800924c:	4639      	mov	r1, r7
 800924e:	4b5e      	ldr	r3, [pc, #376]	@ (80093c8 <_strtod_l+0xae0>)
 8009250:	f7f7 fc68 	bl	8000b24 <__aeabi_dcmplt>
 8009254:	2800      	cmp	r0, #0
 8009256:	d157      	bne.n	8009308 <_strtod_l+0xa20>
 8009258:	4630      	mov	r0, r6
 800925a:	4639      	mov	r1, r7
 800925c:	2200      	movs	r2, #0
 800925e:	4b5b      	ldr	r3, [pc, #364]	@ (80093cc <_strtod_l+0xae4>)
 8009260:	f7f7 f9ee 	bl	8000640 <__aeabi_dmul>
 8009264:	4606      	mov	r6, r0
 8009266:	460f      	mov	r7, r1
 8009268:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800926c:	9606      	str	r6, [sp, #24]
 800926e:	9307      	str	r3, [sp, #28]
 8009270:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009274:	4d51      	ldr	r5, [pc, #324]	@ (80093bc <_strtod_l+0xad4>)
 8009276:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800927a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800927c:	401d      	ands	r5, r3
 800927e:	4b54      	ldr	r3, [pc, #336]	@ (80093d0 <_strtod_l+0xae8>)
 8009280:	429d      	cmp	r5, r3
 8009282:	f040 80ab 	bne.w	80093dc <_strtod_l+0xaf4>
 8009286:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009288:	4650      	mov	r0, sl
 800928a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800928e:	4659      	mov	r1, fp
 8009290:	f7ff f9d4 	bl	800863c <__ulp>
 8009294:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009298:	f7f7 f9d2 	bl	8000640 <__aeabi_dmul>
 800929c:	4652      	mov	r2, sl
 800929e:	465b      	mov	r3, fp
 80092a0:	f7f7 f818 	bl	80002d4 <__adddf3>
 80092a4:	460b      	mov	r3, r1
 80092a6:	4945      	ldr	r1, [pc, #276]	@ (80093bc <_strtod_l+0xad4>)
 80092a8:	4a4a      	ldr	r2, [pc, #296]	@ (80093d4 <_strtod_l+0xaec>)
 80092aa:	4019      	ands	r1, r3
 80092ac:	4291      	cmp	r1, r2
 80092ae:	4682      	mov	sl, r0
 80092b0:	d942      	bls.n	8009338 <_strtod_l+0xa50>
 80092b2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80092b4:	4b43      	ldr	r3, [pc, #268]	@ (80093c4 <_strtod_l+0xadc>)
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d103      	bne.n	80092c2 <_strtod_l+0x9da>
 80092ba:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80092bc:	3301      	adds	r3, #1
 80092be:	f43f ad32 	beq.w	8008d26 <_strtod_l+0x43e>
 80092c2:	f04f 3aff 	mov.w	sl, #4294967295
 80092c6:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 80093c4 <_strtod_l+0xadc>
 80092ca:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80092cc:	9805      	ldr	r0, [sp, #20]
 80092ce:	f7fe fe89 	bl	8007fe4 <_Bfree>
 80092d2:	4649      	mov	r1, r9
 80092d4:	9805      	ldr	r0, [sp, #20]
 80092d6:	f7fe fe85 	bl	8007fe4 <_Bfree>
 80092da:	4641      	mov	r1, r8
 80092dc:	9805      	ldr	r0, [sp, #20]
 80092de:	f7fe fe81 	bl	8007fe4 <_Bfree>
 80092e2:	4621      	mov	r1, r4
 80092e4:	9805      	ldr	r0, [sp, #20]
 80092e6:	f7fe fe7d 	bl	8007fe4 <_Bfree>
 80092ea:	e61c      	b.n	8008f26 <_strtod_l+0x63e>
 80092ec:	f1ba 0f01 	cmp.w	sl, #1
 80092f0:	d103      	bne.n	80092fa <_strtod_l+0xa12>
 80092f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	f43f ada9 	beq.w	8008e4c <_strtod_l+0x564>
 80092fa:	2200      	movs	r2, #0
 80092fc:	4b36      	ldr	r3, [pc, #216]	@ (80093d8 <_strtod_l+0xaf0>)
 80092fe:	2600      	movs	r6, #0
 8009300:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009304:	4f30      	ldr	r7, [pc, #192]	@ (80093c8 <_strtod_l+0xae0>)
 8009306:	e7b3      	b.n	8009270 <_strtod_l+0x988>
 8009308:	2600      	movs	r6, #0
 800930a:	4f30      	ldr	r7, [pc, #192]	@ (80093cc <_strtod_l+0xae4>)
 800930c:	e7ac      	b.n	8009268 <_strtod_l+0x980>
 800930e:	4630      	mov	r0, r6
 8009310:	4639      	mov	r1, r7
 8009312:	4b2e      	ldr	r3, [pc, #184]	@ (80093cc <_strtod_l+0xae4>)
 8009314:	2200      	movs	r2, #0
 8009316:	f7f7 f993 	bl	8000640 <__aeabi_dmul>
 800931a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800931c:	4606      	mov	r6, r0
 800931e:	460f      	mov	r7, r1
 8009320:	2b00      	cmp	r3, #0
 8009322:	d0a1      	beq.n	8009268 <_strtod_l+0x980>
 8009324:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009328:	e7a2      	b.n	8009270 <_strtod_l+0x988>
 800932a:	2200      	movs	r2, #0
 800932c:	4b26      	ldr	r3, [pc, #152]	@ (80093c8 <_strtod_l+0xae0>)
 800932e:	4616      	mov	r6, r2
 8009330:	461f      	mov	r7, r3
 8009332:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009336:	e79b      	b.n	8009270 <_strtod_l+0x988>
 8009338:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800933c:	9b08      	ldr	r3, [sp, #32]
 800933e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009342:	2b00      	cmp	r3, #0
 8009344:	d1c1      	bne.n	80092ca <_strtod_l+0x9e2>
 8009346:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800934a:	0d1b      	lsrs	r3, r3, #20
 800934c:	051b      	lsls	r3, r3, #20
 800934e:	429d      	cmp	r5, r3
 8009350:	d1bb      	bne.n	80092ca <_strtod_l+0x9e2>
 8009352:	4630      	mov	r0, r6
 8009354:	4639      	mov	r1, r7
 8009356:	f7f7 fdef 	bl	8000f38 <__aeabi_d2lz>
 800935a:	f7f7 f943 	bl	80005e4 <__aeabi_l2d>
 800935e:	4602      	mov	r2, r0
 8009360:	460b      	mov	r3, r1
 8009362:	4630      	mov	r0, r6
 8009364:	4639      	mov	r1, r7
 8009366:	f7f6 ffb3 	bl	80002d0 <__aeabi_dsub>
 800936a:	460b      	mov	r3, r1
 800936c:	4602      	mov	r2, r0
 800936e:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009372:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009376:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009378:	ea46 060a 	orr.w	r6, r6, sl
 800937c:	431e      	orrs	r6, r3
 800937e:	d06a      	beq.n	8009456 <_strtod_l+0xb6e>
 8009380:	a309      	add	r3, pc, #36	@ (adr r3, 80093a8 <_strtod_l+0xac0>)
 8009382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009386:	f7f7 fbcd 	bl	8000b24 <__aeabi_dcmplt>
 800938a:	2800      	cmp	r0, #0
 800938c:	f47f acd6 	bne.w	8008d3c <_strtod_l+0x454>
 8009390:	a307      	add	r3, pc, #28	@ (adr r3, 80093b0 <_strtod_l+0xac8>)
 8009392:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009396:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800939a:	f7f7 fbe1 	bl	8000b60 <__aeabi_dcmpgt>
 800939e:	2800      	cmp	r0, #0
 80093a0:	d093      	beq.n	80092ca <_strtod_l+0x9e2>
 80093a2:	e4cb      	b.n	8008d3c <_strtod_l+0x454>
 80093a4:	f3af 8000 	nop.w
 80093a8:	94a03595 	.word	0x94a03595
 80093ac:	3fdfffff 	.word	0x3fdfffff
 80093b0:	35afe535 	.word	0x35afe535
 80093b4:	3fe00000 	.word	0x3fe00000
 80093b8:	39500000 	.word	0x39500000
 80093bc:	7ff00000 	.word	0x7ff00000
 80093c0:	000fffff 	.word	0x000fffff
 80093c4:	7fefffff 	.word	0x7fefffff
 80093c8:	3ff00000 	.word	0x3ff00000
 80093cc:	3fe00000 	.word	0x3fe00000
 80093d0:	7fe00000 	.word	0x7fe00000
 80093d4:	7c9fffff 	.word	0x7c9fffff
 80093d8:	bff00000 	.word	0xbff00000
 80093dc:	9b08      	ldr	r3, [sp, #32]
 80093de:	b323      	cbz	r3, 800942a <_strtod_l+0xb42>
 80093e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80093e4:	d821      	bhi.n	800942a <_strtod_l+0xb42>
 80093e6:	a328      	add	r3, pc, #160	@ (adr r3, 8009488 <_strtod_l+0xba0>)
 80093e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093ec:	4630      	mov	r0, r6
 80093ee:	4639      	mov	r1, r7
 80093f0:	f7f7 fba2 	bl	8000b38 <__aeabi_dcmple>
 80093f4:	b1a0      	cbz	r0, 8009420 <_strtod_l+0xb38>
 80093f6:	4639      	mov	r1, r7
 80093f8:	4630      	mov	r0, r6
 80093fa:	f7f7 fbf9 	bl	8000bf0 <__aeabi_d2uiz>
 80093fe:	2801      	cmp	r0, #1
 8009400:	bf38      	it	cc
 8009402:	2001      	movcc	r0, #1
 8009404:	f7f7 f8a2 	bl	800054c <__aeabi_ui2d>
 8009408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800940a:	4606      	mov	r6, r0
 800940c:	460f      	mov	r7, r1
 800940e:	b9fb      	cbnz	r3, 8009450 <_strtod_l+0xb68>
 8009410:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009414:	9014      	str	r0, [sp, #80]	@ 0x50
 8009416:	9315      	str	r3, [sp, #84]	@ 0x54
 8009418:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800941c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009420:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009422:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009426:	1b5b      	subs	r3, r3, r5
 8009428:	9311      	str	r3, [sp, #68]	@ 0x44
 800942a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800942e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009432:	f7ff f903 	bl	800863c <__ulp>
 8009436:	4602      	mov	r2, r0
 8009438:	460b      	mov	r3, r1
 800943a:	4650      	mov	r0, sl
 800943c:	4659      	mov	r1, fp
 800943e:	f7f7 f8ff 	bl	8000640 <__aeabi_dmul>
 8009442:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009446:	f7f6 ff45 	bl	80002d4 <__adddf3>
 800944a:	4682      	mov	sl, r0
 800944c:	468b      	mov	fp, r1
 800944e:	e775      	b.n	800933c <_strtod_l+0xa54>
 8009450:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009454:	e7e0      	b.n	8009418 <_strtod_l+0xb30>
 8009456:	a30e      	add	r3, pc, #56	@ (adr r3, 8009490 <_strtod_l+0xba8>)
 8009458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800945c:	f7f7 fb62 	bl	8000b24 <__aeabi_dcmplt>
 8009460:	e79d      	b.n	800939e <_strtod_l+0xab6>
 8009462:	2300      	movs	r3, #0
 8009464:	930e      	str	r3, [sp, #56]	@ 0x38
 8009466:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009468:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800946a:	6013      	str	r3, [r2, #0]
 800946c:	f7ff ba79 	b.w	8008962 <_strtod_l+0x7a>
 8009470:	2a65      	cmp	r2, #101	@ 0x65
 8009472:	f43f ab72 	beq.w	8008b5a <_strtod_l+0x272>
 8009476:	2a45      	cmp	r2, #69	@ 0x45
 8009478:	f43f ab6f 	beq.w	8008b5a <_strtod_l+0x272>
 800947c:	2301      	movs	r3, #1
 800947e:	f7ff bbaa 	b.w	8008bd6 <_strtod_l+0x2ee>
 8009482:	bf00      	nop
 8009484:	f3af 8000 	nop.w
 8009488:	ffc00000 	.word	0xffc00000
 800948c:	41dfffff 	.word	0x41dfffff
 8009490:	94a03595 	.word	0x94a03595
 8009494:	3fcfffff 	.word	0x3fcfffff

08009498 <_strtod_r>:
 8009498:	4b01      	ldr	r3, [pc, #4]	@ (80094a0 <_strtod_r+0x8>)
 800949a:	f7ff ba25 	b.w	80088e8 <_strtod_l>
 800949e:	bf00      	nop
 80094a0:	20000068 	.word	0x20000068

080094a4 <__ssputs_r>:
 80094a4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094a8:	461f      	mov	r7, r3
 80094aa:	688e      	ldr	r6, [r1, #8]
 80094ac:	4682      	mov	sl, r0
 80094ae:	42be      	cmp	r6, r7
 80094b0:	460c      	mov	r4, r1
 80094b2:	4690      	mov	r8, r2
 80094b4:	680b      	ldr	r3, [r1, #0]
 80094b6:	d82d      	bhi.n	8009514 <__ssputs_r+0x70>
 80094b8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80094bc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80094c0:	d026      	beq.n	8009510 <__ssputs_r+0x6c>
 80094c2:	6965      	ldr	r5, [r4, #20]
 80094c4:	6909      	ldr	r1, [r1, #16]
 80094c6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80094ca:	eba3 0901 	sub.w	r9, r3, r1
 80094ce:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80094d2:	1c7b      	adds	r3, r7, #1
 80094d4:	444b      	add	r3, r9
 80094d6:	106d      	asrs	r5, r5, #1
 80094d8:	429d      	cmp	r5, r3
 80094da:	bf38      	it	cc
 80094dc:	461d      	movcc	r5, r3
 80094de:	0553      	lsls	r3, r2, #21
 80094e0:	d527      	bpl.n	8009532 <__ssputs_r+0x8e>
 80094e2:	4629      	mov	r1, r5
 80094e4:	f7fe fcb2 	bl	8007e4c <_malloc_r>
 80094e8:	4606      	mov	r6, r0
 80094ea:	b360      	cbz	r0, 8009546 <__ssputs_r+0xa2>
 80094ec:	464a      	mov	r2, r9
 80094ee:	6921      	ldr	r1, [r4, #16]
 80094f0:	f000 fa02 	bl	80098f8 <memcpy>
 80094f4:	89a3      	ldrh	r3, [r4, #12]
 80094f6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80094fa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80094fe:	81a3      	strh	r3, [r4, #12]
 8009500:	6126      	str	r6, [r4, #16]
 8009502:	444e      	add	r6, r9
 8009504:	6026      	str	r6, [r4, #0]
 8009506:	463e      	mov	r6, r7
 8009508:	6165      	str	r5, [r4, #20]
 800950a:	eba5 0509 	sub.w	r5, r5, r9
 800950e:	60a5      	str	r5, [r4, #8]
 8009510:	42be      	cmp	r6, r7
 8009512:	d900      	bls.n	8009516 <__ssputs_r+0x72>
 8009514:	463e      	mov	r6, r7
 8009516:	4632      	mov	r2, r6
 8009518:	4641      	mov	r1, r8
 800951a:	6820      	ldr	r0, [r4, #0]
 800951c:	f000 f9c2 	bl	80098a4 <memmove>
 8009520:	2000      	movs	r0, #0
 8009522:	68a3      	ldr	r3, [r4, #8]
 8009524:	1b9b      	subs	r3, r3, r6
 8009526:	60a3      	str	r3, [r4, #8]
 8009528:	6823      	ldr	r3, [r4, #0]
 800952a:	4433      	add	r3, r6
 800952c:	6023      	str	r3, [r4, #0]
 800952e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009532:	462a      	mov	r2, r5
 8009534:	f000 fd71 	bl	800a01a <_realloc_r>
 8009538:	4606      	mov	r6, r0
 800953a:	2800      	cmp	r0, #0
 800953c:	d1e0      	bne.n	8009500 <__ssputs_r+0x5c>
 800953e:	4650      	mov	r0, sl
 8009540:	6921      	ldr	r1, [r4, #16]
 8009542:	f7fe fc11 	bl	8007d68 <_free_r>
 8009546:	230c      	movs	r3, #12
 8009548:	f8ca 3000 	str.w	r3, [sl]
 800954c:	89a3      	ldrh	r3, [r4, #12]
 800954e:	f04f 30ff 	mov.w	r0, #4294967295
 8009552:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009556:	81a3      	strh	r3, [r4, #12]
 8009558:	e7e9      	b.n	800952e <__ssputs_r+0x8a>
	...

0800955c <_svfiprintf_r>:
 800955c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009560:	4698      	mov	r8, r3
 8009562:	898b      	ldrh	r3, [r1, #12]
 8009564:	4607      	mov	r7, r0
 8009566:	061b      	lsls	r3, r3, #24
 8009568:	460d      	mov	r5, r1
 800956a:	4614      	mov	r4, r2
 800956c:	b09d      	sub	sp, #116	@ 0x74
 800956e:	d510      	bpl.n	8009592 <_svfiprintf_r+0x36>
 8009570:	690b      	ldr	r3, [r1, #16]
 8009572:	b973      	cbnz	r3, 8009592 <_svfiprintf_r+0x36>
 8009574:	2140      	movs	r1, #64	@ 0x40
 8009576:	f7fe fc69 	bl	8007e4c <_malloc_r>
 800957a:	6028      	str	r0, [r5, #0]
 800957c:	6128      	str	r0, [r5, #16]
 800957e:	b930      	cbnz	r0, 800958e <_svfiprintf_r+0x32>
 8009580:	230c      	movs	r3, #12
 8009582:	603b      	str	r3, [r7, #0]
 8009584:	f04f 30ff 	mov.w	r0, #4294967295
 8009588:	b01d      	add	sp, #116	@ 0x74
 800958a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800958e:	2340      	movs	r3, #64	@ 0x40
 8009590:	616b      	str	r3, [r5, #20]
 8009592:	2300      	movs	r3, #0
 8009594:	9309      	str	r3, [sp, #36]	@ 0x24
 8009596:	2320      	movs	r3, #32
 8009598:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800959c:	2330      	movs	r3, #48	@ 0x30
 800959e:	f04f 0901 	mov.w	r9, #1
 80095a2:	f8cd 800c 	str.w	r8, [sp, #12]
 80095a6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009740 <_svfiprintf_r+0x1e4>
 80095aa:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80095ae:	4623      	mov	r3, r4
 80095b0:	469a      	mov	sl, r3
 80095b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80095b6:	b10a      	cbz	r2, 80095bc <_svfiprintf_r+0x60>
 80095b8:	2a25      	cmp	r2, #37	@ 0x25
 80095ba:	d1f9      	bne.n	80095b0 <_svfiprintf_r+0x54>
 80095bc:	ebba 0b04 	subs.w	fp, sl, r4
 80095c0:	d00b      	beq.n	80095da <_svfiprintf_r+0x7e>
 80095c2:	465b      	mov	r3, fp
 80095c4:	4622      	mov	r2, r4
 80095c6:	4629      	mov	r1, r5
 80095c8:	4638      	mov	r0, r7
 80095ca:	f7ff ff6b 	bl	80094a4 <__ssputs_r>
 80095ce:	3001      	adds	r0, #1
 80095d0:	f000 80a7 	beq.w	8009722 <_svfiprintf_r+0x1c6>
 80095d4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80095d6:	445a      	add	r2, fp
 80095d8:	9209      	str	r2, [sp, #36]	@ 0x24
 80095da:	f89a 3000 	ldrb.w	r3, [sl]
 80095de:	2b00      	cmp	r3, #0
 80095e0:	f000 809f 	beq.w	8009722 <_svfiprintf_r+0x1c6>
 80095e4:	2300      	movs	r3, #0
 80095e6:	f04f 32ff 	mov.w	r2, #4294967295
 80095ea:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80095ee:	f10a 0a01 	add.w	sl, sl, #1
 80095f2:	9304      	str	r3, [sp, #16]
 80095f4:	9307      	str	r3, [sp, #28]
 80095f6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80095fa:	931a      	str	r3, [sp, #104]	@ 0x68
 80095fc:	4654      	mov	r4, sl
 80095fe:	2205      	movs	r2, #5
 8009600:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009604:	484e      	ldr	r0, [pc, #312]	@ (8009740 <_svfiprintf_r+0x1e4>)
 8009606:	f7fd fd3e 	bl	8007086 <memchr>
 800960a:	9a04      	ldr	r2, [sp, #16]
 800960c:	b9d8      	cbnz	r0, 8009646 <_svfiprintf_r+0xea>
 800960e:	06d0      	lsls	r0, r2, #27
 8009610:	bf44      	itt	mi
 8009612:	2320      	movmi	r3, #32
 8009614:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009618:	0711      	lsls	r1, r2, #28
 800961a:	bf44      	itt	mi
 800961c:	232b      	movmi	r3, #43	@ 0x2b
 800961e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009622:	f89a 3000 	ldrb.w	r3, [sl]
 8009626:	2b2a      	cmp	r3, #42	@ 0x2a
 8009628:	d015      	beq.n	8009656 <_svfiprintf_r+0xfa>
 800962a:	4654      	mov	r4, sl
 800962c:	2000      	movs	r0, #0
 800962e:	f04f 0c0a 	mov.w	ip, #10
 8009632:	9a07      	ldr	r2, [sp, #28]
 8009634:	4621      	mov	r1, r4
 8009636:	f811 3b01 	ldrb.w	r3, [r1], #1
 800963a:	3b30      	subs	r3, #48	@ 0x30
 800963c:	2b09      	cmp	r3, #9
 800963e:	d94b      	bls.n	80096d8 <_svfiprintf_r+0x17c>
 8009640:	b1b0      	cbz	r0, 8009670 <_svfiprintf_r+0x114>
 8009642:	9207      	str	r2, [sp, #28]
 8009644:	e014      	b.n	8009670 <_svfiprintf_r+0x114>
 8009646:	eba0 0308 	sub.w	r3, r0, r8
 800964a:	fa09 f303 	lsl.w	r3, r9, r3
 800964e:	4313      	orrs	r3, r2
 8009650:	46a2      	mov	sl, r4
 8009652:	9304      	str	r3, [sp, #16]
 8009654:	e7d2      	b.n	80095fc <_svfiprintf_r+0xa0>
 8009656:	9b03      	ldr	r3, [sp, #12]
 8009658:	1d19      	adds	r1, r3, #4
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	9103      	str	r1, [sp, #12]
 800965e:	2b00      	cmp	r3, #0
 8009660:	bfbb      	ittet	lt
 8009662:	425b      	neglt	r3, r3
 8009664:	f042 0202 	orrlt.w	r2, r2, #2
 8009668:	9307      	strge	r3, [sp, #28]
 800966a:	9307      	strlt	r3, [sp, #28]
 800966c:	bfb8      	it	lt
 800966e:	9204      	strlt	r2, [sp, #16]
 8009670:	7823      	ldrb	r3, [r4, #0]
 8009672:	2b2e      	cmp	r3, #46	@ 0x2e
 8009674:	d10a      	bne.n	800968c <_svfiprintf_r+0x130>
 8009676:	7863      	ldrb	r3, [r4, #1]
 8009678:	2b2a      	cmp	r3, #42	@ 0x2a
 800967a:	d132      	bne.n	80096e2 <_svfiprintf_r+0x186>
 800967c:	9b03      	ldr	r3, [sp, #12]
 800967e:	3402      	adds	r4, #2
 8009680:	1d1a      	adds	r2, r3, #4
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	9203      	str	r2, [sp, #12]
 8009686:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800968a:	9305      	str	r3, [sp, #20]
 800968c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009744 <_svfiprintf_r+0x1e8>
 8009690:	2203      	movs	r2, #3
 8009692:	4650      	mov	r0, sl
 8009694:	7821      	ldrb	r1, [r4, #0]
 8009696:	f7fd fcf6 	bl	8007086 <memchr>
 800969a:	b138      	cbz	r0, 80096ac <_svfiprintf_r+0x150>
 800969c:	2240      	movs	r2, #64	@ 0x40
 800969e:	9b04      	ldr	r3, [sp, #16]
 80096a0:	eba0 000a 	sub.w	r0, r0, sl
 80096a4:	4082      	lsls	r2, r0
 80096a6:	4313      	orrs	r3, r2
 80096a8:	3401      	adds	r4, #1
 80096aa:	9304      	str	r3, [sp, #16]
 80096ac:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b0:	2206      	movs	r2, #6
 80096b2:	4825      	ldr	r0, [pc, #148]	@ (8009748 <_svfiprintf_r+0x1ec>)
 80096b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80096b8:	f7fd fce5 	bl	8007086 <memchr>
 80096bc:	2800      	cmp	r0, #0
 80096be:	d036      	beq.n	800972e <_svfiprintf_r+0x1d2>
 80096c0:	4b22      	ldr	r3, [pc, #136]	@ (800974c <_svfiprintf_r+0x1f0>)
 80096c2:	bb1b      	cbnz	r3, 800970c <_svfiprintf_r+0x1b0>
 80096c4:	9b03      	ldr	r3, [sp, #12]
 80096c6:	3307      	adds	r3, #7
 80096c8:	f023 0307 	bic.w	r3, r3, #7
 80096cc:	3308      	adds	r3, #8
 80096ce:	9303      	str	r3, [sp, #12]
 80096d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096d2:	4433      	add	r3, r6
 80096d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80096d6:	e76a      	b.n	80095ae <_svfiprintf_r+0x52>
 80096d8:	460c      	mov	r4, r1
 80096da:	2001      	movs	r0, #1
 80096dc:	fb0c 3202 	mla	r2, ip, r2, r3
 80096e0:	e7a8      	b.n	8009634 <_svfiprintf_r+0xd8>
 80096e2:	2300      	movs	r3, #0
 80096e4:	f04f 0c0a 	mov.w	ip, #10
 80096e8:	4619      	mov	r1, r3
 80096ea:	3401      	adds	r4, #1
 80096ec:	9305      	str	r3, [sp, #20]
 80096ee:	4620      	mov	r0, r4
 80096f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80096f4:	3a30      	subs	r2, #48	@ 0x30
 80096f6:	2a09      	cmp	r2, #9
 80096f8:	d903      	bls.n	8009702 <_svfiprintf_r+0x1a6>
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d0c6      	beq.n	800968c <_svfiprintf_r+0x130>
 80096fe:	9105      	str	r1, [sp, #20]
 8009700:	e7c4      	b.n	800968c <_svfiprintf_r+0x130>
 8009702:	4604      	mov	r4, r0
 8009704:	2301      	movs	r3, #1
 8009706:	fb0c 2101 	mla	r1, ip, r1, r2
 800970a:	e7f0      	b.n	80096ee <_svfiprintf_r+0x192>
 800970c:	ab03      	add	r3, sp, #12
 800970e:	9300      	str	r3, [sp, #0]
 8009710:	462a      	mov	r2, r5
 8009712:	4638      	mov	r0, r7
 8009714:	4b0e      	ldr	r3, [pc, #56]	@ (8009750 <_svfiprintf_r+0x1f4>)
 8009716:	a904      	add	r1, sp, #16
 8009718:	f7fc fd20 	bl	800615c <_printf_float>
 800971c:	1c42      	adds	r2, r0, #1
 800971e:	4606      	mov	r6, r0
 8009720:	d1d6      	bne.n	80096d0 <_svfiprintf_r+0x174>
 8009722:	89ab      	ldrh	r3, [r5, #12]
 8009724:	065b      	lsls	r3, r3, #25
 8009726:	f53f af2d 	bmi.w	8009584 <_svfiprintf_r+0x28>
 800972a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800972c:	e72c      	b.n	8009588 <_svfiprintf_r+0x2c>
 800972e:	ab03      	add	r3, sp, #12
 8009730:	9300      	str	r3, [sp, #0]
 8009732:	462a      	mov	r2, r5
 8009734:	4638      	mov	r0, r7
 8009736:	4b06      	ldr	r3, [pc, #24]	@ (8009750 <_svfiprintf_r+0x1f4>)
 8009738:	a904      	add	r1, sp, #16
 800973a:	f7fc ffad 	bl	8006698 <_printf_i>
 800973e:	e7ed      	b.n	800971c <_svfiprintf_r+0x1c0>
 8009740:	0800a974 	.word	0x0800a974
 8009744:	0800a97a 	.word	0x0800a97a
 8009748:	0800a97e 	.word	0x0800a97e
 800974c:	0800615d 	.word	0x0800615d
 8009750:	080094a5 	.word	0x080094a5

08009754 <__sflush_r>:
 8009754:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800975a:	0716      	lsls	r6, r2, #28
 800975c:	4605      	mov	r5, r0
 800975e:	460c      	mov	r4, r1
 8009760:	d454      	bmi.n	800980c <__sflush_r+0xb8>
 8009762:	684b      	ldr	r3, [r1, #4]
 8009764:	2b00      	cmp	r3, #0
 8009766:	dc02      	bgt.n	800976e <__sflush_r+0x1a>
 8009768:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800976a:	2b00      	cmp	r3, #0
 800976c:	dd48      	ble.n	8009800 <__sflush_r+0xac>
 800976e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009770:	2e00      	cmp	r6, #0
 8009772:	d045      	beq.n	8009800 <__sflush_r+0xac>
 8009774:	2300      	movs	r3, #0
 8009776:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800977a:	682f      	ldr	r7, [r5, #0]
 800977c:	6a21      	ldr	r1, [r4, #32]
 800977e:	602b      	str	r3, [r5, #0]
 8009780:	d030      	beq.n	80097e4 <__sflush_r+0x90>
 8009782:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009784:	89a3      	ldrh	r3, [r4, #12]
 8009786:	0759      	lsls	r1, r3, #29
 8009788:	d505      	bpl.n	8009796 <__sflush_r+0x42>
 800978a:	6863      	ldr	r3, [r4, #4]
 800978c:	1ad2      	subs	r2, r2, r3
 800978e:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009790:	b10b      	cbz	r3, 8009796 <__sflush_r+0x42>
 8009792:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009794:	1ad2      	subs	r2, r2, r3
 8009796:	2300      	movs	r3, #0
 8009798:	4628      	mov	r0, r5
 800979a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800979c:	6a21      	ldr	r1, [r4, #32]
 800979e:	47b0      	blx	r6
 80097a0:	1c43      	adds	r3, r0, #1
 80097a2:	89a3      	ldrh	r3, [r4, #12]
 80097a4:	d106      	bne.n	80097b4 <__sflush_r+0x60>
 80097a6:	6829      	ldr	r1, [r5, #0]
 80097a8:	291d      	cmp	r1, #29
 80097aa:	d82b      	bhi.n	8009804 <__sflush_r+0xb0>
 80097ac:	4a28      	ldr	r2, [pc, #160]	@ (8009850 <__sflush_r+0xfc>)
 80097ae:	40ca      	lsrs	r2, r1
 80097b0:	07d6      	lsls	r6, r2, #31
 80097b2:	d527      	bpl.n	8009804 <__sflush_r+0xb0>
 80097b4:	2200      	movs	r2, #0
 80097b6:	6062      	str	r2, [r4, #4]
 80097b8:	6922      	ldr	r2, [r4, #16]
 80097ba:	04d9      	lsls	r1, r3, #19
 80097bc:	6022      	str	r2, [r4, #0]
 80097be:	d504      	bpl.n	80097ca <__sflush_r+0x76>
 80097c0:	1c42      	adds	r2, r0, #1
 80097c2:	d101      	bne.n	80097c8 <__sflush_r+0x74>
 80097c4:	682b      	ldr	r3, [r5, #0]
 80097c6:	b903      	cbnz	r3, 80097ca <__sflush_r+0x76>
 80097c8:	6560      	str	r0, [r4, #84]	@ 0x54
 80097ca:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80097cc:	602f      	str	r7, [r5, #0]
 80097ce:	b1b9      	cbz	r1, 8009800 <__sflush_r+0xac>
 80097d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80097d4:	4299      	cmp	r1, r3
 80097d6:	d002      	beq.n	80097de <__sflush_r+0x8a>
 80097d8:	4628      	mov	r0, r5
 80097da:	f7fe fac5 	bl	8007d68 <_free_r>
 80097de:	2300      	movs	r3, #0
 80097e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80097e2:	e00d      	b.n	8009800 <__sflush_r+0xac>
 80097e4:	2301      	movs	r3, #1
 80097e6:	4628      	mov	r0, r5
 80097e8:	47b0      	blx	r6
 80097ea:	4602      	mov	r2, r0
 80097ec:	1c50      	adds	r0, r2, #1
 80097ee:	d1c9      	bne.n	8009784 <__sflush_r+0x30>
 80097f0:	682b      	ldr	r3, [r5, #0]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d0c6      	beq.n	8009784 <__sflush_r+0x30>
 80097f6:	2b1d      	cmp	r3, #29
 80097f8:	d001      	beq.n	80097fe <__sflush_r+0xaa>
 80097fa:	2b16      	cmp	r3, #22
 80097fc:	d11d      	bne.n	800983a <__sflush_r+0xe6>
 80097fe:	602f      	str	r7, [r5, #0]
 8009800:	2000      	movs	r0, #0
 8009802:	e021      	b.n	8009848 <__sflush_r+0xf4>
 8009804:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009808:	b21b      	sxth	r3, r3
 800980a:	e01a      	b.n	8009842 <__sflush_r+0xee>
 800980c:	690f      	ldr	r7, [r1, #16]
 800980e:	2f00      	cmp	r7, #0
 8009810:	d0f6      	beq.n	8009800 <__sflush_r+0xac>
 8009812:	0793      	lsls	r3, r2, #30
 8009814:	bf18      	it	ne
 8009816:	2300      	movne	r3, #0
 8009818:	680e      	ldr	r6, [r1, #0]
 800981a:	bf08      	it	eq
 800981c:	694b      	ldreq	r3, [r1, #20]
 800981e:	1bf6      	subs	r6, r6, r7
 8009820:	600f      	str	r7, [r1, #0]
 8009822:	608b      	str	r3, [r1, #8]
 8009824:	2e00      	cmp	r6, #0
 8009826:	ddeb      	ble.n	8009800 <__sflush_r+0xac>
 8009828:	4633      	mov	r3, r6
 800982a:	463a      	mov	r2, r7
 800982c:	4628      	mov	r0, r5
 800982e:	6a21      	ldr	r1, [r4, #32]
 8009830:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8009834:	47e0      	blx	ip
 8009836:	2800      	cmp	r0, #0
 8009838:	dc07      	bgt.n	800984a <__sflush_r+0xf6>
 800983a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800983e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009842:	f04f 30ff 	mov.w	r0, #4294967295
 8009846:	81a3      	strh	r3, [r4, #12]
 8009848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800984a:	4407      	add	r7, r0
 800984c:	1a36      	subs	r6, r6, r0
 800984e:	e7e9      	b.n	8009824 <__sflush_r+0xd0>
 8009850:	20400001 	.word	0x20400001

08009854 <_fflush_r>:
 8009854:	b538      	push	{r3, r4, r5, lr}
 8009856:	690b      	ldr	r3, [r1, #16]
 8009858:	4605      	mov	r5, r0
 800985a:	460c      	mov	r4, r1
 800985c:	b913      	cbnz	r3, 8009864 <_fflush_r+0x10>
 800985e:	2500      	movs	r5, #0
 8009860:	4628      	mov	r0, r5
 8009862:	bd38      	pop	{r3, r4, r5, pc}
 8009864:	b118      	cbz	r0, 800986e <_fflush_r+0x1a>
 8009866:	6a03      	ldr	r3, [r0, #32]
 8009868:	b90b      	cbnz	r3, 800986e <_fflush_r+0x1a>
 800986a:	f7fd fac9 	bl	8006e00 <__sinit>
 800986e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d0f3      	beq.n	800985e <_fflush_r+0xa>
 8009876:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8009878:	07d0      	lsls	r0, r2, #31
 800987a:	d404      	bmi.n	8009886 <_fflush_r+0x32>
 800987c:	0599      	lsls	r1, r3, #22
 800987e:	d402      	bmi.n	8009886 <_fflush_r+0x32>
 8009880:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8009882:	f7fd fbfe 	bl	8007082 <__retarget_lock_acquire_recursive>
 8009886:	4628      	mov	r0, r5
 8009888:	4621      	mov	r1, r4
 800988a:	f7ff ff63 	bl	8009754 <__sflush_r>
 800988e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8009890:	4605      	mov	r5, r0
 8009892:	07da      	lsls	r2, r3, #31
 8009894:	d4e4      	bmi.n	8009860 <_fflush_r+0xc>
 8009896:	89a3      	ldrh	r3, [r4, #12]
 8009898:	059b      	lsls	r3, r3, #22
 800989a:	d4e1      	bmi.n	8009860 <_fflush_r+0xc>
 800989c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800989e:	f7fd fbf1 	bl	8007084 <__retarget_lock_release_recursive>
 80098a2:	e7dd      	b.n	8009860 <_fflush_r+0xc>

080098a4 <memmove>:
 80098a4:	4288      	cmp	r0, r1
 80098a6:	b510      	push	{r4, lr}
 80098a8:	eb01 0402 	add.w	r4, r1, r2
 80098ac:	d902      	bls.n	80098b4 <memmove+0x10>
 80098ae:	4284      	cmp	r4, r0
 80098b0:	4623      	mov	r3, r4
 80098b2:	d807      	bhi.n	80098c4 <memmove+0x20>
 80098b4:	1e43      	subs	r3, r0, #1
 80098b6:	42a1      	cmp	r1, r4
 80098b8:	d008      	beq.n	80098cc <memmove+0x28>
 80098ba:	f811 2b01 	ldrb.w	r2, [r1], #1
 80098be:	f803 2f01 	strb.w	r2, [r3, #1]!
 80098c2:	e7f8      	b.n	80098b6 <memmove+0x12>
 80098c4:	4601      	mov	r1, r0
 80098c6:	4402      	add	r2, r0
 80098c8:	428a      	cmp	r2, r1
 80098ca:	d100      	bne.n	80098ce <memmove+0x2a>
 80098cc:	bd10      	pop	{r4, pc}
 80098ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80098d2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80098d6:	e7f7      	b.n	80098c8 <memmove+0x24>

080098d8 <_sbrk_r>:
 80098d8:	b538      	push	{r3, r4, r5, lr}
 80098da:	2300      	movs	r3, #0
 80098dc:	4d05      	ldr	r5, [pc, #20]	@ (80098f4 <_sbrk_r+0x1c>)
 80098de:	4604      	mov	r4, r0
 80098e0:	4608      	mov	r0, r1
 80098e2:	602b      	str	r3, [r5, #0]
 80098e4:	f7f8 fcb4 	bl	8002250 <_sbrk>
 80098e8:	1c43      	adds	r3, r0, #1
 80098ea:	d102      	bne.n	80098f2 <_sbrk_r+0x1a>
 80098ec:	682b      	ldr	r3, [r5, #0]
 80098ee:	b103      	cbz	r3, 80098f2 <_sbrk_r+0x1a>
 80098f0:	6023      	str	r3, [r4, #0]
 80098f2:	bd38      	pop	{r3, r4, r5, pc}
 80098f4:	20000524 	.word	0x20000524

080098f8 <memcpy>:
 80098f8:	440a      	add	r2, r1
 80098fa:	4291      	cmp	r1, r2
 80098fc:	f100 33ff 	add.w	r3, r0, #4294967295
 8009900:	d100      	bne.n	8009904 <memcpy+0xc>
 8009902:	4770      	bx	lr
 8009904:	b510      	push	{r4, lr}
 8009906:	f811 4b01 	ldrb.w	r4, [r1], #1
 800990a:	4291      	cmp	r1, r2
 800990c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009910:	d1f9      	bne.n	8009906 <memcpy+0xe>
 8009912:	bd10      	pop	{r4, pc}

08009914 <nan>:
 8009914:	2000      	movs	r0, #0
 8009916:	4901      	ldr	r1, [pc, #4]	@ (800991c <nan+0x8>)
 8009918:	4770      	bx	lr
 800991a:	bf00      	nop
 800991c:	7ff80000 	.word	0x7ff80000

08009920 <__assert_func>:
 8009920:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009922:	4614      	mov	r4, r2
 8009924:	461a      	mov	r2, r3
 8009926:	4b09      	ldr	r3, [pc, #36]	@ (800994c <__assert_func+0x2c>)
 8009928:	4605      	mov	r5, r0
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	68d8      	ldr	r0, [r3, #12]
 800992e:	b14c      	cbz	r4, 8009944 <__assert_func+0x24>
 8009930:	4b07      	ldr	r3, [pc, #28]	@ (8009950 <__assert_func+0x30>)
 8009932:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009936:	9100      	str	r1, [sp, #0]
 8009938:	462b      	mov	r3, r5
 800993a:	4906      	ldr	r1, [pc, #24]	@ (8009954 <__assert_func+0x34>)
 800993c:	f000 fba8 	bl	800a090 <fiprintf>
 8009940:	f000 fbb8 	bl	800a0b4 <abort>
 8009944:	4b04      	ldr	r3, [pc, #16]	@ (8009958 <__assert_func+0x38>)
 8009946:	461c      	mov	r4, r3
 8009948:	e7f3      	b.n	8009932 <__assert_func+0x12>
 800994a:	bf00      	nop
 800994c:	20000018 	.word	0x20000018
 8009950:	0800a98d 	.word	0x0800a98d
 8009954:	0800a99a 	.word	0x0800a99a
 8009958:	0800a9c8 	.word	0x0800a9c8

0800995c <_calloc_r>:
 800995c:	b570      	push	{r4, r5, r6, lr}
 800995e:	fba1 5402 	umull	r5, r4, r1, r2
 8009962:	b934      	cbnz	r4, 8009972 <_calloc_r+0x16>
 8009964:	4629      	mov	r1, r5
 8009966:	f7fe fa71 	bl	8007e4c <_malloc_r>
 800996a:	4606      	mov	r6, r0
 800996c:	b928      	cbnz	r0, 800997a <_calloc_r+0x1e>
 800996e:	4630      	mov	r0, r6
 8009970:	bd70      	pop	{r4, r5, r6, pc}
 8009972:	220c      	movs	r2, #12
 8009974:	2600      	movs	r6, #0
 8009976:	6002      	str	r2, [r0, #0]
 8009978:	e7f9      	b.n	800996e <_calloc_r+0x12>
 800997a:	462a      	mov	r2, r5
 800997c:	4621      	mov	r1, r4
 800997e:	f7fd fada 	bl	8006f36 <memset>
 8009982:	e7f4      	b.n	800996e <_calloc_r+0x12>

08009984 <rshift>:
 8009984:	6903      	ldr	r3, [r0, #16]
 8009986:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800998a:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800998e:	f100 0414 	add.w	r4, r0, #20
 8009992:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009996:	dd46      	ble.n	8009a26 <rshift+0xa2>
 8009998:	f011 011f 	ands.w	r1, r1, #31
 800999c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80099a0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80099a4:	d10c      	bne.n	80099c0 <rshift+0x3c>
 80099a6:	4629      	mov	r1, r5
 80099a8:	f100 0710 	add.w	r7, r0, #16
 80099ac:	42b1      	cmp	r1, r6
 80099ae:	d335      	bcc.n	8009a1c <rshift+0x98>
 80099b0:	1a9b      	subs	r3, r3, r2
 80099b2:	009b      	lsls	r3, r3, #2
 80099b4:	1eea      	subs	r2, r5, #3
 80099b6:	4296      	cmp	r6, r2
 80099b8:	bf38      	it	cc
 80099ba:	2300      	movcc	r3, #0
 80099bc:	4423      	add	r3, r4
 80099be:	e015      	b.n	80099ec <rshift+0x68>
 80099c0:	46a1      	mov	r9, r4
 80099c2:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80099c6:	f1c1 0820 	rsb	r8, r1, #32
 80099ca:	40cf      	lsrs	r7, r1
 80099cc:	f105 0e04 	add.w	lr, r5, #4
 80099d0:	4576      	cmp	r6, lr
 80099d2:	46f4      	mov	ip, lr
 80099d4:	d816      	bhi.n	8009a04 <rshift+0x80>
 80099d6:	1a9a      	subs	r2, r3, r2
 80099d8:	0092      	lsls	r2, r2, #2
 80099da:	3a04      	subs	r2, #4
 80099dc:	3501      	adds	r5, #1
 80099de:	42ae      	cmp	r6, r5
 80099e0:	bf38      	it	cc
 80099e2:	2200      	movcc	r2, #0
 80099e4:	18a3      	adds	r3, r4, r2
 80099e6:	50a7      	str	r7, [r4, r2]
 80099e8:	b107      	cbz	r7, 80099ec <rshift+0x68>
 80099ea:	3304      	adds	r3, #4
 80099ec:	42a3      	cmp	r3, r4
 80099ee:	eba3 0204 	sub.w	r2, r3, r4
 80099f2:	bf08      	it	eq
 80099f4:	2300      	moveq	r3, #0
 80099f6:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80099fa:	6102      	str	r2, [r0, #16]
 80099fc:	bf08      	it	eq
 80099fe:	6143      	streq	r3, [r0, #20]
 8009a00:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009a04:	f8dc c000 	ldr.w	ip, [ip]
 8009a08:	fa0c fc08 	lsl.w	ip, ip, r8
 8009a0c:	ea4c 0707 	orr.w	r7, ip, r7
 8009a10:	f849 7b04 	str.w	r7, [r9], #4
 8009a14:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009a18:	40cf      	lsrs	r7, r1
 8009a1a:	e7d9      	b.n	80099d0 <rshift+0x4c>
 8009a1c:	f851 cb04 	ldr.w	ip, [r1], #4
 8009a20:	f847 cf04 	str.w	ip, [r7, #4]!
 8009a24:	e7c2      	b.n	80099ac <rshift+0x28>
 8009a26:	4623      	mov	r3, r4
 8009a28:	e7e0      	b.n	80099ec <rshift+0x68>

08009a2a <__hexdig_fun>:
 8009a2a:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8009a2e:	2b09      	cmp	r3, #9
 8009a30:	d802      	bhi.n	8009a38 <__hexdig_fun+0xe>
 8009a32:	3820      	subs	r0, #32
 8009a34:	b2c0      	uxtb	r0, r0
 8009a36:	4770      	bx	lr
 8009a38:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8009a3c:	2b05      	cmp	r3, #5
 8009a3e:	d801      	bhi.n	8009a44 <__hexdig_fun+0x1a>
 8009a40:	3847      	subs	r0, #71	@ 0x47
 8009a42:	e7f7      	b.n	8009a34 <__hexdig_fun+0xa>
 8009a44:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8009a48:	2b05      	cmp	r3, #5
 8009a4a:	d801      	bhi.n	8009a50 <__hexdig_fun+0x26>
 8009a4c:	3827      	subs	r0, #39	@ 0x27
 8009a4e:	e7f1      	b.n	8009a34 <__hexdig_fun+0xa>
 8009a50:	2000      	movs	r0, #0
 8009a52:	4770      	bx	lr

08009a54 <__gethex>:
 8009a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a58:	468a      	mov	sl, r1
 8009a5a:	4690      	mov	r8, r2
 8009a5c:	b085      	sub	sp, #20
 8009a5e:	9302      	str	r3, [sp, #8]
 8009a60:	680b      	ldr	r3, [r1, #0]
 8009a62:	9001      	str	r0, [sp, #4]
 8009a64:	1c9c      	adds	r4, r3, #2
 8009a66:	46a1      	mov	r9, r4
 8009a68:	f814 0b01 	ldrb.w	r0, [r4], #1
 8009a6c:	2830      	cmp	r0, #48	@ 0x30
 8009a6e:	d0fa      	beq.n	8009a66 <__gethex+0x12>
 8009a70:	eba9 0303 	sub.w	r3, r9, r3
 8009a74:	f1a3 0b02 	sub.w	fp, r3, #2
 8009a78:	f7ff ffd7 	bl	8009a2a <__hexdig_fun>
 8009a7c:	4605      	mov	r5, r0
 8009a7e:	2800      	cmp	r0, #0
 8009a80:	d168      	bne.n	8009b54 <__gethex+0x100>
 8009a82:	2201      	movs	r2, #1
 8009a84:	4648      	mov	r0, r9
 8009a86:	499f      	ldr	r1, [pc, #636]	@ (8009d04 <__gethex+0x2b0>)
 8009a88:	f7fd fa5d 	bl	8006f46 <strncmp>
 8009a8c:	4607      	mov	r7, r0
 8009a8e:	2800      	cmp	r0, #0
 8009a90:	d167      	bne.n	8009b62 <__gethex+0x10e>
 8009a92:	f899 0001 	ldrb.w	r0, [r9, #1]
 8009a96:	4626      	mov	r6, r4
 8009a98:	f7ff ffc7 	bl	8009a2a <__hexdig_fun>
 8009a9c:	2800      	cmp	r0, #0
 8009a9e:	d062      	beq.n	8009b66 <__gethex+0x112>
 8009aa0:	4623      	mov	r3, r4
 8009aa2:	7818      	ldrb	r0, [r3, #0]
 8009aa4:	4699      	mov	r9, r3
 8009aa6:	2830      	cmp	r0, #48	@ 0x30
 8009aa8:	f103 0301 	add.w	r3, r3, #1
 8009aac:	d0f9      	beq.n	8009aa2 <__gethex+0x4e>
 8009aae:	f7ff ffbc 	bl	8009a2a <__hexdig_fun>
 8009ab2:	fab0 f580 	clz	r5, r0
 8009ab6:	f04f 0b01 	mov.w	fp, #1
 8009aba:	096d      	lsrs	r5, r5, #5
 8009abc:	464a      	mov	r2, r9
 8009abe:	4616      	mov	r6, r2
 8009ac0:	7830      	ldrb	r0, [r6, #0]
 8009ac2:	3201      	adds	r2, #1
 8009ac4:	f7ff ffb1 	bl	8009a2a <__hexdig_fun>
 8009ac8:	2800      	cmp	r0, #0
 8009aca:	d1f8      	bne.n	8009abe <__gethex+0x6a>
 8009acc:	2201      	movs	r2, #1
 8009ace:	4630      	mov	r0, r6
 8009ad0:	498c      	ldr	r1, [pc, #560]	@ (8009d04 <__gethex+0x2b0>)
 8009ad2:	f7fd fa38 	bl	8006f46 <strncmp>
 8009ad6:	2800      	cmp	r0, #0
 8009ad8:	d13f      	bne.n	8009b5a <__gethex+0x106>
 8009ada:	b944      	cbnz	r4, 8009aee <__gethex+0x9a>
 8009adc:	1c74      	adds	r4, r6, #1
 8009ade:	4622      	mov	r2, r4
 8009ae0:	4616      	mov	r6, r2
 8009ae2:	7830      	ldrb	r0, [r6, #0]
 8009ae4:	3201      	adds	r2, #1
 8009ae6:	f7ff ffa0 	bl	8009a2a <__hexdig_fun>
 8009aea:	2800      	cmp	r0, #0
 8009aec:	d1f8      	bne.n	8009ae0 <__gethex+0x8c>
 8009aee:	1ba4      	subs	r4, r4, r6
 8009af0:	00a7      	lsls	r7, r4, #2
 8009af2:	7833      	ldrb	r3, [r6, #0]
 8009af4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8009af8:	2b50      	cmp	r3, #80	@ 0x50
 8009afa:	d13e      	bne.n	8009b7a <__gethex+0x126>
 8009afc:	7873      	ldrb	r3, [r6, #1]
 8009afe:	2b2b      	cmp	r3, #43	@ 0x2b
 8009b00:	d033      	beq.n	8009b6a <__gethex+0x116>
 8009b02:	2b2d      	cmp	r3, #45	@ 0x2d
 8009b04:	d034      	beq.n	8009b70 <__gethex+0x11c>
 8009b06:	2400      	movs	r4, #0
 8009b08:	1c71      	adds	r1, r6, #1
 8009b0a:	7808      	ldrb	r0, [r1, #0]
 8009b0c:	f7ff ff8d 	bl	8009a2a <__hexdig_fun>
 8009b10:	1e43      	subs	r3, r0, #1
 8009b12:	b2db      	uxtb	r3, r3
 8009b14:	2b18      	cmp	r3, #24
 8009b16:	d830      	bhi.n	8009b7a <__gethex+0x126>
 8009b18:	f1a0 0210 	sub.w	r2, r0, #16
 8009b1c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009b20:	f7ff ff83 	bl	8009a2a <__hexdig_fun>
 8009b24:	f100 3cff 	add.w	ip, r0, #4294967295
 8009b28:	fa5f fc8c 	uxtb.w	ip, ip
 8009b2c:	f1bc 0f18 	cmp.w	ip, #24
 8009b30:	f04f 030a 	mov.w	r3, #10
 8009b34:	d91e      	bls.n	8009b74 <__gethex+0x120>
 8009b36:	b104      	cbz	r4, 8009b3a <__gethex+0xe6>
 8009b38:	4252      	negs	r2, r2
 8009b3a:	4417      	add	r7, r2
 8009b3c:	f8ca 1000 	str.w	r1, [sl]
 8009b40:	b1ed      	cbz	r5, 8009b7e <__gethex+0x12a>
 8009b42:	f1bb 0f00 	cmp.w	fp, #0
 8009b46:	bf0c      	ite	eq
 8009b48:	2506      	moveq	r5, #6
 8009b4a:	2500      	movne	r5, #0
 8009b4c:	4628      	mov	r0, r5
 8009b4e:	b005      	add	sp, #20
 8009b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b54:	2500      	movs	r5, #0
 8009b56:	462c      	mov	r4, r5
 8009b58:	e7b0      	b.n	8009abc <__gethex+0x68>
 8009b5a:	2c00      	cmp	r4, #0
 8009b5c:	d1c7      	bne.n	8009aee <__gethex+0x9a>
 8009b5e:	4627      	mov	r7, r4
 8009b60:	e7c7      	b.n	8009af2 <__gethex+0x9e>
 8009b62:	464e      	mov	r6, r9
 8009b64:	462f      	mov	r7, r5
 8009b66:	2501      	movs	r5, #1
 8009b68:	e7c3      	b.n	8009af2 <__gethex+0x9e>
 8009b6a:	2400      	movs	r4, #0
 8009b6c:	1cb1      	adds	r1, r6, #2
 8009b6e:	e7cc      	b.n	8009b0a <__gethex+0xb6>
 8009b70:	2401      	movs	r4, #1
 8009b72:	e7fb      	b.n	8009b6c <__gethex+0x118>
 8009b74:	fb03 0002 	mla	r0, r3, r2, r0
 8009b78:	e7ce      	b.n	8009b18 <__gethex+0xc4>
 8009b7a:	4631      	mov	r1, r6
 8009b7c:	e7de      	b.n	8009b3c <__gethex+0xe8>
 8009b7e:	4629      	mov	r1, r5
 8009b80:	eba6 0309 	sub.w	r3, r6, r9
 8009b84:	3b01      	subs	r3, #1
 8009b86:	2b07      	cmp	r3, #7
 8009b88:	dc0a      	bgt.n	8009ba0 <__gethex+0x14c>
 8009b8a:	9801      	ldr	r0, [sp, #4]
 8009b8c:	f7fe f9ea 	bl	8007f64 <_Balloc>
 8009b90:	4604      	mov	r4, r0
 8009b92:	b940      	cbnz	r0, 8009ba6 <__gethex+0x152>
 8009b94:	4602      	mov	r2, r0
 8009b96:	21e4      	movs	r1, #228	@ 0xe4
 8009b98:	4b5b      	ldr	r3, [pc, #364]	@ (8009d08 <__gethex+0x2b4>)
 8009b9a:	485c      	ldr	r0, [pc, #368]	@ (8009d0c <__gethex+0x2b8>)
 8009b9c:	f7ff fec0 	bl	8009920 <__assert_func>
 8009ba0:	3101      	adds	r1, #1
 8009ba2:	105b      	asrs	r3, r3, #1
 8009ba4:	e7ef      	b.n	8009b86 <__gethex+0x132>
 8009ba6:	2300      	movs	r3, #0
 8009ba8:	f100 0a14 	add.w	sl, r0, #20
 8009bac:	4655      	mov	r5, sl
 8009bae:	469b      	mov	fp, r3
 8009bb0:	45b1      	cmp	r9, r6
 8009bb2:	d337      	bcc.n	8009c24 <__gethex+0x1d0>
 8009bb4:	f845 bb04 	str.w	fp, [r5], #4
 8009bb8:	eba5 050a 	sub.w	r5, r5, sl
 8009bbc:	10ad      	asrs	r5, r5, #2
 8009bbe:	6125      	str	r5, [r4, #16]
 8009bc0:	4658      	mov	r0, fp
 8009bc2:	f7fe fac1 	bl	8008148 <__hi0bits>
 8009bc6:	016d      	lsls	r5, r5, #5
 8009bc8:	f8d8 6000 	ldr.w	r6, [r8]
 8009bcc:	1a2d      	subs	r5, r5, r0
 8009bce:	42b5      	cmp	r5, r6
 8009bd0:	dd54      	ble.n	8009c7c <__gethex+0x228>
 8009bd2:	1bad      	subs	r5, r5, r6
 8009bd4:	4629      	mov	r1, r5
 8009bd6:	4620      	mov	r0, r4
 8009bd8:	f7fe fe43 	bl	8008862 <__any_on>
 8009bdc:	4681      	mov	r9, r0
 8009bde:	b178      	cbz	r0, 8009c00 <__gethex+0x1ac>
 8009be0:	f04f 0901 	mov.w	r9, #1
 8009be4:	1e6b      	subs	r3, r5, #1
 8009be6:	1159      	asrs	r1, r3, #5
 8009be8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009bec:	f003 021f 	and.w	r2, r3, #31
 8009bf0:	fa09 f202 	lsl.w	r2, r9, r2
 8009bf4:	420a      	tst	r2, r1
 8009bf6:	d003      	beq.n	8009c00 <__gethex+0x1ac>
 8009bf8:	454b      	cmp	r3, r9
 8009bfa:	dc36      	bgt.n	8009c6a <__gethex+0x216>
 8009bfc:	f04f 0902 	mov.w	r9, #2
 8009c00:	4629      	mov	r1, r5
 8009c02:	4620      	mov	r0, r4
 8009c04:	f7ff febe 	bl	8009984 <rshift>
 8009c08:	442f      	add	r7, r5
 8009c0a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009c0e:	42bb      	cmp	r3, r7
 8009c10:	da42      	bge.n	8009c98 <__gethex+0x244>
 8009c12:	4621      	mov	r1, r4
 8009c14:	9801      	ldr	r0, [sp, #4]
 8009c16:	f7fe f9e5 	bl	8007fe4 <_Bfree>
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009c1e:	25a3      	movs	r5, #163	@ 0xa3
 8009c20:	6013      	str	r3, [r2, #0]
 8009c22:	e793      	b.n	8009b4c <__gethex+0xf8>
 8009c24:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8009c28:	2a2e      	cmp	r2, #46	@ 0x2e
 8009c2a:	d012      	beq.n	8009c52 <__gethex+0x1fe>
 8009c2c:	2b20      	cmp	r3, #32
 8009c2e:	d104      	bne.n	8009c3a <__gethex+0x1e6>
 8009c30:	f845 bb04 	str.w	fp, [r5], #4
 8009c34:	f04f 0b00 	mov.w	fp, #0
 8009c38:	465b      	mov	r3, fp
 8009c3a:	7830      	ldrb	r0, [r6, #0]
 8009c3c:	9303      	str	r3, [sp, #12]
 8009c3e:	f7ff fef4 	bl	8009a2a <__hexdig_fun>
 8009c42:	9b03      	ldr	r3, [sp, #12]
 8009c44:	f000 000f 	and.w	r0, r0, #15
 8009c48:	4098      	lsls	r0, r3
 8009c4a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009c4e:	3304      	adds	r3, #4
 8009c50:	e7ae      	b.n	8009bb0 <__gethex+0x15c>
 8009c52:	45b1      	cmp	r9, r6
 8009c54:	d8ea      	bhi.n	8009c2c <__gethex+0x1d8>
 8009c56:	2201      	movs	r2, #1
 8009c58:	4630      	mov	r0, r6
 8009c5a:	492a      	ldr	r1, [pc, #168]	@ (8009d04 <__gethex+0x2b0>)
 8009c5c:	9303      	str	r3, [sp, #12]
 8009c5e:	f7fd f972 	bl	8006f46 <strncmp>
 8009c62:	9b03      	ldr	r3, [sp, #12]
 8009c64:	2800      	cmp	r0, #0
 8009c66:	d1e1      	bne.n	8009c2c <__gethex+0x1d8>
 8009c68:	e7a2      	b.n	8009bb0 <__gethex+0x15c>
 8009c6a:	4620      	mov	r0, r4
 8009c6c:	1ea9      	subs	r1, r5, #2
 8009c6e:	f7fe fdf8 	bl	8008862 <__any_on>
 8009c72:	2800      	cmp	r0, #0
 8009c74:	d0c2      	beq.n	8009bfc <__gethex+0x1a8>
 8009c76:	f04f 0903 	mov.w	r9, #3
 8009c7a:	e7c1      	b.n	8009c00 <__gethex+0x1ac>
 8009c7c:	da09      	bge.n	8009c92 <__gethex+0x23e>
 8009c7e:	1b75      	subs	r5, r6, r5
 8009c80:	4621      	mov	r1, r4
 8009c82:	462a      	mov	r2, r5
 8009c84:	9801      	ldr	r0, [sp, #4]
 8009c86:	f7fe fbbd 	bl	8008404 <__lshift>
 8009c8a:	4604      	mov	r4, r0
 8009c8c:	1b7f      	subs	r7, r7, r5
 8009c8e:	f100 0a14 	add.w	sl, r0, #20
 8009c92:	f04f 0900 	mov.w	r9, #0
 8009c96:	e7b8      	b.n	8009c0a <__gethex+0x1b6>
 8009c98:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009c9c:	42bd      	cmp	r5, r7
 8009c9e:	dd6f      	ble.n	8009d80 <__gethex+0x32c>
 8009ca0:	1bed      	subs	r5, r5, r7
 8009ca2:	42ae      	cmp	r6, r5
 8009ca4:	dc34      	bgt.n	8009d10 <__gethex+0x2bc>
 8009ca6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009caa:	2b02      	cmp	r3, #2
 8009cac:	d022      	beq.n	8009cf4 <__gethex+0x2a0>
 8009cae:	2b03      	cmp	r3, #3
 8009cb0:	d024      	beq.n	8009cfc <__gethex+0x2a8>
 8009cb2:	2b01      	cmp	r3, #1
 8009cb4:	d115      	bne.n	8009ce2 <__gethex+0x28e>
 8009cb6:	42ae      	cmp	r6, r5
 8009cb8:	d113      	bne.n	8009ce2 <__gethex+0x28e>
 8009cba:	2e01      	cmp	r6, #1
 8009cbc:	d10b      	bne.n	8009cd6 <__gethex+0x282>
 8009cbe:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009cc2:	9a02      	ldr	r2, [sp, #8]
 8009cc4:	2562      	movs	r5, #98	@ 0x62
 8009cc6:	6013      	str	r3, [r2, #0]
 8009cc8:	2301      	movs	r3, #1
 8009cca:	6123      	str	r3, [r4, #16]
 8009ccc:	f8ca 3000 	str.w	r3, [sl]
 8009cd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009cd2:	601c      	str	r4, [r3, #0]
 8009cd4:	e73a      	b.n	8009b4c <__gethex+0xf8>
 8009cd6:	4620      	mov	r0, r4
 8009cd8:	1e71      	subs	r1, r6, #1
 8009cda:	f7fe fdc2 	bl	8008862 <__any_on>
 8009cde:	2800      	cmp	r0, #0
 8009ce0:	d1ed      	bne.n	8009cbe <__gethex+0x26a>
 8009ce2:	4621      	mov	r1, r4
 8009ce4:	9801      	ldr	r0, [sp, #4]
 8009ce6:	f7fe f97d 	bl	8007fe4 <_Bfree>
 8009cea:	2300      	movs	r3, #0
 8009cec:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009cee:	2550      	movs	r5, #80	@ 0x50
 8009cf0:	6013      	str	r3, [r2, #0]
 8009cf2:	e72b      	b.n	8009b4c <__gethex+0xf8>
 8009cf4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d1f3      	bne.n	8009ce2 <__gethex+0x28e>
 8009cfa:	e7e0      	b.n	8009cbe <__gethex+0x26a>
 8009cfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d1dd      	bne.n	8009cbe <__gethex+0x26a>
 8009d02:	e7ee      	b.n	8009ce2 <__gethex+0x28e>
 8009d04:	0800a972 	.word	0x0800a972
 8009d08:	0800a908 	.word	0x0800a908
 8009d0c:	0800a9c9 	.word	0x0800a9c9
 8009d10:	1e6f      	subs	r7, r5, #1
 8009d12:	f1b9 0f00 	cmp.w	r9, #0
 8009d16:	d130      	bne.n	8009d7a <__gethex+0x326>
 8009d18:	b127      	cbz	r7, 8009d24 <__gethex+0x2d0>
 8009d1a:	4639      	mov	r1, r7
 8009d1c:	4620      	mov	r0, r4
 8009d1e:	f7fe fda0 	bl	8008862 <__any_on>
 8009d22:	4681      	mov	r9, r0
 8009d24:	2301      	movs	r3, #1
 8009d26:	4629      	mov	r1, r5
 8009d28:	1b76      	subs	r6, r6, r5
 8009d2a:	2502      	movs	r5, #2
 8009d2c:	117a      	asrs	r2, r7, #5
 8009d2e:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009d32:	f007 071f 	and.w	r7, r7, #31
 8009d36:	40bb      	lsls	r3, r7
 8009d38:	4213      	tst	r3, r2
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	bf18      	it	ne
 8009d3e:	f049 0902 	orrne.w	r9, r9, #2
 8009d42:	f7ff fe1f 	bl	8009984 <rshift>
 8009d46:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8009d4a:	f1b9 0f00 	cmp.w	r9, #0
 8009d4e:	d047      	beq.n	8009de0 <__gethex+0x38c>
 8009d50:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009d54:	2b02      	cmp	r3, #2
 8009d56:	d015      	beq.n	8009d84 <__gethex+0x330>
 8009d58:	2b03      	cmp	r3, #3
 8009d5a:	d017      	beq.n	8009d8c <__gethex+0x338>
 8009d5c:	2b01      	cmp	r3, #1
 8009d5e:	d109      	bne.n	8009d74 <__gethex+0x320>
 8009d60:	f019 0f02 	tst.w	r9, #2
 8009d64:	d006      	beq.n	8009d74 <__gethex+0x320>
 8009d66:	f8da 3000 	ldr.w	r3, [sl]
 8009d6a:	ea49 0903 	orr.w	r9, r9, r3
 8009d6e:	f019 0f01 	tst.w	r9, #1
 8009d72:	d10e      	bne.n	8009d92 <__gethex+0x33e>
 8009d74:	f045 0510 	orr.w	r5, r5, #16
 8009d78:	e032      	b.n	8009de0 <__gethex+0x38c>
 8009d7a:	f04f 0901 	mov.w	r9, #1
 8009d7e:	e7d1      	b.n	8009d24 <__gethex+0x2d0>
 8009d80:	2501      	movs	r5, #1
 8009d82:	e7e2      	b.n	8009d4a <__gethex+0x2f6>
 8009d84:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d86:	f1c3 0301 	rsb	r3, r3, #1
 8009d8a:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d0f0      	beq.n	8009d74 <__gethex+0x320>
 8009d92:	f04f 0c00 	mov.w	ip, #0
 8009d96:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009d9a:	f104 0314 	add.w	r3, r4, #20
 8009d9e:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009da2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009da6:	4618      	mov	r0, r3
 8009da8:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dac:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009db0:	d01b      	beq.n	8009dea <__gethex+0x396>
 8009db2:	3201      	adds	r2, #1
 8009db4:	6002      	str	r2, [r0, #0]
 8009db6:	2d02      	cmp	r5, #2
 8009db8:	f104 0314 	add.w	r3, r4, #20
 8009dbc:	d13c      	bne.n	8009e38 <__gethex+0x3e4>
 8009dbe:	f8d8 2000 	ldr.w	r2, [r8]
 8009dc2:	3a01      	subs	r2, #1
 8009dc4:	42b2      	cmp	r2, r6
 8009dc6:	d109      	bne.n	8009ddc <__gethex+0x388>
 8009dc8:	2201      	movs	r2, #1
 8009dca:	1171      	asrs	r1, r6, #5
 8009dcc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009dd0:	f006 061f 	and.w	r6, r6, #31
 8009dd4:	fa02 f606 	lsl.w	r6, r2, r6
 8009dd8:	421e      	tst	r6, r3
 8009dda:	d13a      	bne.n	8009e52 <__gethex+0x3fe>
 8009ddc:	f045 0520 	orr.w	r5, r5, #32
 8009de0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009de2:	601c      	str	r4, [r3, #0]
 8009de4:	9b02      	ldr	r3, [sp, #8]
 8009de6:	601f      	str	r7, [r3, #0]
 8009de8:	e6b0      	b.n	8009b4c <__gethex+0xf8>
 8009dea:	4299      	cmp	r1, r3
 8009dec:	f843 cc04 	str.w	ip, [r3, #-4]
 8009df0:	d8d9      	bhi.n	8009da6 <__gethex+0x352>
 8009df2:	68a3      	ldr	r3, [r4, #8]
 8009df4:	459b      	cmp	fp, r3
 8009df6:	db17      	blt.n	8009e28 <__gethex+0x3d4>
 8009df8:	6861      	ldr	r1, [r4, #4]
 8009dfa:	9801      	ldr	r0, [sp, #4]
 8009dfc:	3101      	adds	r1, #1
 8009dfe:	f7fe f8b1 	bl	8007f64 <_Balloc>
 8009e02:	4681      	mov	r9, r0
 8009e04:	b918      	cbnz	r0, 8009e0e <__gethex+0x3ba>
 8009e06:	4602      	mov	r2, r0
 8009e08:	2184      	movs	r1, #132	@ 0x84
 8009e0a:	4b19      	ldr	r3, [pc, #100]	@ (8009e70 <__gethex+0x41c>)
 8009e0c:	e6c5      	b.n	8009b9a <__gethex+0x146>
 8009e0e:	6922      	ldr	r2, [r4, #16]
 8009e10:	f104 010c 	add.w	r1, r4, #12
 8009e14:	3202      	adds	r2, #2
 8009e16:	0092      	lsls	r2, r2, #2
 8009e18:	300c      	adds	r0, #12
 8009e1a:	f7ff fd6d 	bl	80098f8 <memcpy>
 8009e1e:	4621      	mov	r1, r4
 8009e20:	9801      	ldr	r0, [sp, #4]
 8009e22:	f7fe f8df 	bl	8007fe4 <_Bfree>
 8009e26:	464c      	mov	r4, r9
 8009e28:	6923      	ldr	r3, [r4, #16]
 8009e2a:	1c5a      	adds	r2, r3, #1
 8009e2c:	6122      	str	r2, [r4, #16]
 8009e2e:	2201      	movs	r2, #1
 8009e30:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009e34:	615a      	str	r2, [r3, #20]
 8009e36:	e7be      	b.n	8009db6 <__gethex+0x362>
 8009e38:	6922      	ldr	r2, [r4, #16]
 8009e3a:	455a      	cmp	r2, fp
 8009e3c:	dd0b      	ble.n	8009e56 <__gethex+0x402>
 8009e3e:	2101      	movs	r1, #1
 8009e40:	4620      	mov	r0, r4
 8009e42:	f7ff fd9f 	bl	8009984 <rshift>
 8009e46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e4a:	3701      	adds	r7, #1
 8009e4c:	42bb      	cmp	r3, r7
 8009e4e:	f6ff aee0 	blt.w	8009c12 <__gethex+0x1be>
 8009e52:	2501      	movs	r5, #1
 8009e54:	e7c2      	b.n	8009ddc <__gethex+0x388>
 8009e56:	f016 061f 	ands.w	r6, r6, #31
 8009e5a:	d0fa      	beq.n	8009e52 <__gethex+0x3fe>
 8009e5c:	4453      	add	r3, sl
 8009e5e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009e62:	f7fe f971 	bl	8008148 <__hi0bits>
 8009e66:	f1c6 0620 	rsb	r6, r6, #32
 8009e6a:	42b0      	cmp	r0, r6
 8009e6c:	dbe7      	blt.n	8009e3e <__gethex+0x3ea>
 8009e6e:	e7f0      	b.n	8009e52 <__gethex+0x3fe>
 8009e70:	0800a908 	.word	0x0800a908

08009e74 <L_shift>:
 8009e74:	f1c2 0208 	rsb	r2, r2, #8
 8009e78:	0092      	lsls	r2, r2, #2
 8009e7a:	b570      	push	{r4, r5, r6, lr}
 8009e7c:	f1c2 0620 	rsb	r6, r2, #32
 8009e80:	6843      	ldr	r3, [r0, #4]
 8009e82:	6804      	ldr	r4, [r0, #0]
 8009e84:	fa03 f506 	lsl.w	r5, r3, r6
 8009e88:	432c      	orrs	r4, r5
 8009e8a:	40d3      	lsrs	r3, r2
 8009e8c:	6004      	str	r4, [r0, #0]
 8009e8e:	f840 3f04 	str.w	r3, [r0, #4]!
 8009e92:	4288      	cmp	r0, r1
 8009e94:	d3f4      	bcc.n	8009e80 <L_shift+0xc>
 8009e96:	bd70      	pop	{r4, r5, r6, pc}

08009e98 <__match>:
 8009e98:	b530      	push	{r4, r5, lr}
 8009e9a:	6803      	ldr	r3, [r0, #0]
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009ea2:	b914      	cbnz	r4, 8009eaa <__match+0x12>
 8009ea4:	6003      	str	r3, [r0, #0]
 8009ea6:	2001      	movs	r0, #1
 8009ea8:	bd30      	pop	{r4, r5, pc}
 8009eaa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009eae:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8009eb2:	2d19      	cmp	r5, #25
 8009eb4:	bf98      	it	ls
 8009eb6:	3220      	addls	r2, #32
 8009eb8:	42a2      	cmp	r2, r4
 8009eba:	d0f0      	beq.n	8009e9e <__match+0x6>
 8009ebc:	2000      	movs	r0, #0
 8009ebe:	e7f3      	b.n	8009ea8 <__match+0x10>

08009ec0 <__hexnan>:
 8009ec0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ec4:	2500      	movs	r5, #0
 8009ec6:	680b      	ldr	r3, [r1, #0]
 8009ec8:	4682      	mov	sl, r0
 8009eca:	115e      	asrs	r6, r3, #5
 8009ecc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009ed0:	f013 031f 	ands.w	r3, r3, #31
 8009ed4:	bf18      	it	ne
 8009ed6:	3604      	addne	r6, #4
 8009ed8:	1f37      	subs	r7, r6, #4
 8009eda:	4690      	mov	r8, r2
 8009edc:	46b9      	mov	r9, r7
 8009ede:	463c      	mov	r4, r7
 8009ee0:	46ab      	mov	fp, r5
 8009ee2:	b087      	sub	sp, #28
 8009ee4:	6801      	ldr	r1, [r0, #0]
 8009ee6:	9301      	str	r3, [sp, #4]
 8009ee8:	f846 5c04 	str.w	r5, [r6, #-4]
 8009eec:	9502      	str	r5, [sp, #8]
 8009eee:	784a      	ldrb	r2, [r1, #1]
 8009ef0:	1c4b      	adds	r3, r1, #1
 8009ef2:	9303      	str	r3, [sp, #12]
 8009ef4:	b342      	cbz	r2, 8009f48 <__hexnan+0x88>
 8009ef6:	4610      	mov	r0, r2
 8009ef8:	9105      	str	r1, [sp, #20]
 8009efa:	9204      	str	r2, [sp, #16]
 8009efc:	f7ff fd95 	bl	8009a2a <__hexdig_fun>
 8009f00:	2800      	cmp	r0, #0
 8009f02:	d151      	bne.n	8009fa8 <__hexnan+0xe8>
 8009f04:	9a04      	ldr	r2, [sp, #16]
 8009f06:	9905      	ldr	r1, [sp, #20]
 8009f08:	2a20      	cmp	r2, #32
 8009f0a:	d818      	bhi.n	8009f3e <__hexnan+0x7e>
 8009f0c:	9b02      	ldr	r3, [sp, #8]
 8009f0e:	459b      	cmp	fp, r3
 8009f10:	dd13      	ble.n	8009f3a <__hexnan+0x7a>
 8009f12:	454c      	cmp	r4, r9
 8009f14:	d206      	bcs.n	8009f24 <__hexnan+0x64>
 8009f16:	2d07      	cmp	r5, #7
 8009f18:	dc04      	bgt.n	8009f24 <__hexnan+0x64>
 8009f1a:	462a      	mov	r2, r5
 8009f1c:	4649      	mov	r1, r9
 8009f1e:	4620      	mov	r0, r4
 8009f20:	f7ff ffa8 	bl	8009e74 <L_shift>
 8009f24:	4544      	cmp	r4, r8
 8009f26:	d952      	bls.n	8009fce <__hexnan+0x10e>
 8009f28:	2300      	movs	r3, #0
 8009f2a:	f1a4 0904 	sub.w	r9, r4, #4
 8009f2e:	f844 3c04 	str.w	r3, [r4, #-4]
 8009f32:	461d      	mov	r5, r3
 8009f34:	464c      	mov	r4, r9
 8009f36:	f8cd b008 	str.w	fp, [sp, #8]
 8009f3a:	9903      	ldr	r1, [sp, #12]
 8009f3c:	e7d7      	b.n	8009eee <__hexnan+0x2e>
 8009f3e:	2a29      	cmp	r2, #41	@ 0x29
 8009f40:	d157      	bne.n	8009ff2 <__hexnan+0x132>
 8009f42:	3102      	adds	r1, #2
 8009f44:	f8ca 1000 	str.w	r1, [sl]
 8009f48:	f1bb 0f00 	cmp.w	fp, #0
 8009f4c:	d051      	beq.n	8009ff2 <__hexnan+0x132>
 8009f4e:	454c      	cmp	r4, r9
 8009f50:	d206      	bcs.n	8009f60 <__hexnan+0xa0>
 8009f52:	2d07      	cmp	r5, #7
 8009f54:	dc04      	bgt.n	8009f60 <__hexnan+0xa0>
 8009f56:	462a      	mov	r2, r5
 8009f58:	4649      	mov	r1, r9
 8009f5a:	4620      	mov	r0, r4
 8009f5c:	f7ff ff8a 	bl	8009e74 <L_shift>
 8009f60:	4544      	cmp	r4, r8
 8009f62:	d936      	bls.n	8009fd2 <__hexnan+0x112>
 8009f64:	4623      	mov	r3, r4
 8009f66:	f1a8 0204 	sub.w	r2, r8, #4
 8009f6a:	f853 1b04 	ldr.w	r1, [r3], #4
 8009f6e:	429f      	cmp	r7, r3
 8009f70:	f842 1f04 	str.w	r1, [r2, #4]!
 8009f74:	d2f9      	bcs.n	8009f6a <__hexnan+0xaa>
 8009f76:	1b3b      	subs	r3, r7, r4
 8009f78:	f023 0303 	bic.w	r3, r3, #3
 8009f7c:	3304      	adds	r3, #4
 8009f7e:	3401      	adds	r4, #1
 8009f80:	3e03      	subs	r6, #3
 8009f82:	42b4      	cmp	r4, r6
 8009f84:	bf88      	it	hi
 8009f86:	2304      	movhi	r3, #4
 8009f88:	2200      	movs	r2, #0
 8009f8a:	4443      	add	r3, r8
 8009f8c:	f843 2b04 	str.w	r2, [r3], #4
 8009f90:	429f      	cmp	r7, r3
 8009f92:	d2fb      	bcs.n	8009f8c <__hexnan+0xcc>
 8009f94:	683b      	ldr	r3, [r7, #0]
 8009f96:	b91b      	cbnz	r3, 8009fa0 <__hexnan+0xe0>
 8009f98:	4547      	cmp	r7, r8
 8009f9a:	d128      	bne.n	8009fee <__hexnan+0x12e>
 8009f9c:	2301      	movs	r3, #1
 8009f9e:	603b      	str	r3, [r7, #0]
 8009fa0:	2005      	movs	r0, #5
 8009fa2:	b007      	add	sp, #28
 8009fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fa8:	3501      	adds	r5, #1
 8009faa:	2d08      	cmp	r5, #8
 8009fac:	f10b 0b01 	add.w	fp, fp, #1
 8009fb0:	dd06      	ble.n	8009fc0 <__hexnan+0x100>
 8009fb2:	4544      	cmp	r4, r8
 8009fb4:	d9c1      	bls.n	8009f3a <__hexnan+0x7a>
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	2501      	movs	r5, #1
 8009fba:	f844 3c04 	str.w	r3, [r4, #-4]
 8009fbe:	3c04      	subs	r4, #4
 8009fc0:	6822      	ldr	r2, [r4, #0]
 8009fc2:	f000 000f 	and.w	r0, r0, #15
 8009fc6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8009fca:	6020      	str	r0, [r4, #0]
 8009fcc:	e7b5      	b.n	8009f3a <__hexnan+0x7a>
 8009fce:	2508      	movs	r5, #8
 8009fd0:	e7b3      	b.n	8009f3a <__hexnan+0x7a>
 8009fd2:	9b01      	ldr	r3, [sp, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d0dd      	beq.n	8009f94 <__hexnan+0xd4>
 8009fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8009fdc:	f1c3 0320 	rsb	r3, r3, #32
 8009fe0:	40da      	lsrs	r2, r3
 8009fe2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8009fe6:	4013      	ands	r3, r2
 8009fe8:	f846 3c04 	str.w	r3, [r6, #-4]
 8009fec:	e7d2      	b.n	8009f94 <__hexnan+0xd4>
 8009fee:	3f04      	subs	r7, #4
 8009ff0:	e7d0      	b.n	8009f94 <__hexnan+0xd4>
 8009ff2:	2004      	movs	r0, #4
 8009ff4:	e7d5      	b.n	8009fa2 <__hexnan+0xe2>

08009ff6 <__ascii_mbtowc>:
 8009ff6:	b082      	sub	sp, #8
 8009ff8:	b901      	cbnz	r1, 8009ffc <__ascii_mbtowc+0x6>
 8009ffa:	a901      	add	r1, sp, #4
 8009ffc:	b142      	cbz	r2, 800a010 <__ascii_mbtowc+0x1a>
 8009ffe:	b14b      	cbz	r3, 800a014 <__ascii_mbtowc+0x1e>
 800a000:	7813      	ldrb	r3, [r2, #0]
 800a002:	600b      	str	r3, [r1, #0]
 800a004:	7812      	ldrb	r2, [r2, #0]
 800a006:	1e10      	subs	r0, r2, #0
 800a008:	bf18      	it	ne
 800a00a:	2001      	movne	r0, #1
 800a00c:	b002      	add	sp, #8
 800a00e:	4770      	bx	lr
 800a010:	4610      	mov	r0, r2
 800a012:	e7fb      	b.n	800a00c <__ascii_mbtowc+0x16>
 800a014:	f06f 0001 	mvn.w	r0, #1
 800a018:	e7f8      	b.n	800a00c <__ascii_mbtowc+0x16>

0800a01a <_realloc_r>:
 800a01a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a01e:	4607      	mov	r7, r0
 800a020:	4614      	mov	r4, r2
 800a022:	460d      	mov	r5, r1
 800a024:	b921      	cbnz	r1, 800a030 <_realloc_r+0x16>
 800a026:	4611      	mov	r1, r2
 800a028:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a02c:	f7fd bf0e 	b.w	8007e4c <_malloc_r>
 800a030:	b92a      	cbnz	r2, 800a03e <_realloc_r+0x24>
 800a032:	f7fd fe99 	bl	8007d68 <_free_r>
 800a036:	4625      	mov	r5, r4
 800a038:	4628      	mov	r0, r5
 800a03a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a03e:	f000 f840 	bl	800a0c2 <_malloc_usable_size_r>
 800a042:	4284      	cmp	r4, r0
 800a044:	4606      	mov	r6, r0
 800a046:	d802      	bhi.n	800a04e <_realloc_r+0x34>
 800a048:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a04c:	d8f4      	bhi.n	800a038 <_realloc_r+0x1e>
 800a04e:	4621      	mov	r1, r4
 800a050:	4638      	mov	r0, r7
 800a052:	f7fd fefb 	bl	8007e4c <_malloc_r>
 800a056:	4680      	mov	r8, r0
 800a058:	b908      	cbnz	r0, 800a05e <_realloc_r+0x44>
 800a05a:	4645      	mov	r5, r8
 800a05c:	e7ec      	b.n	800a038 <_realloc_r+0x1e>
 800a05e:	42b4      	cmp	r4, r6
 800a060:	4622      	mov	r2, r4
 800a062:	4629      	mov	r1, r5
 800a064:	bf28      	it	cs
 800a066:	4632      	movcs	r2, r6
 800a068:	f7ff fc46 	bl	80098f8 <memcpy>
 800a06c:	4629      	mov	r1, r5
 800a06e:	4638      	mov	r0, r7
 800a070:	f7fd fe7a 	bl	8007d68 <_free_r>
 800a074:	e7f1      	b.n	800a05a <_realloc_r+0x40>

0800a076 <__ascii_wctomb>:
 800a076:	4603      	mov	r3, r0
 800a078:	4608      	mov	r0, r1
 800a07a:	b141      	cbz	r1, 800a08e <__ascii_wctomb+0x18>
 800a07c:	2aff      	cmp	r2, #255	@ 0xff
 800a07e:	d904      	bls.n	800a08a <__ascii_wctomb+0x14>
 800a080:	228a      	movs	r2, #138	@ 0x8a
 800a082:	f04f 30ff 	mov.w	r0, #4294967295
 800a086:	601a      	str	r2, [r3, #0]
 800a088:	4770      	bx	lr
 800a08a:	2001      	movs	r0, #1
 800a08c:	700a      	strb	r2, [r1, #0]
 800a08e:	4770      	bx	lr

0800a090 <fiprintf>:
 800a090:	b40e      	push	{r1, r2, r3}
 800a092:	b503      	push	{r0, r1, lr}
 800a094:	4601      	mov	r1, r0
 800a096:	ab03      	add	r3, sp, #12
 800a098:	4805      	ldr	r0, [pc, #20]	@ (800a0b0 <fiprintf+0x20>)
 800a09a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a09e:	6800      	ldr	r0, [r0, #0]
 800a0a0:	9301      	str	r3, [sp, #4]
 800a0a2:	f000 f83d 	bl	800a120 <_vfiprintf_r>
 800a0a6:	b002      	add	sp, #8
 800a0a8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a0ac:	b003      	add	sp, #12
 800a0ae:	4770      	bx	lr
 800a0b0:	20000018 	.word	0x20000018

0800a0b4 <abort>:
 800a0b4:	2006      	movs	r0, #6
 800a0b6:	b508      	push	{r3, lr}
 800a0b8:	f000 fa06 	bl	800a4c8 <raise>
 800a0bc:	2001      	movs	r0, #1
 800a0be:	f7f8 f852 	bl	8002166 <_exit>

0800a0c2 <_malloc_usable_size_r>:
 800a0c2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a0c6:	1f18      	subs	r0, r3, #4
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	bfbc      	itt	lt
 800a0cc:	580b      	ldrlt	r3, [r1, r0]
 800a0ce:	18c0      	addlt	r0, r0, r3
 800a0d0:	4770      	bx	lr

0800a0d2 <__sfputc_r>:
 800a0d2:	6893      	ldr	r3, [r2, #8]
 800a0d4:	b410      	push	{r4}
 800a0d6:	3b01      	subs	r3, #1
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	6093      	str	r3, [r2, #8]
 800a0dc:	da07      	bge.n	800a0ee <__sfputc_r+0x1c>
 800a0de:	6994      	ldr	r4, [r2, #24]
 800a0e0:	42a3      	cmp	r3, r4
 800a0e2:	db01      	blt.n	800a0e8 <__sfputc_r+0x16>
 800a0e4:	290a      	cmp	r1, #10
 800a0e6:	d102      	bne.n	800a0ee <__sfputc_r+0x1c>
 800a0e8:	bc10      	pop	{r4}
 800a0ea:	f000 b931 	b.w	800a350 <__swbuf_r>
 800a0ee:	6813      	ldr	r3, [r2, #0]
 800a0f0:	1c58      	adds	r0, r3, #1
 800a0f2:	6010      	str	r0, [r2, #0]
 800a0f4:	7019      	strb	r1, [r3, #0]
 800a0f6:	4608      	mov	r0, r1
 800a0f8:	bc10      	pop	{r4}
 800a0fa:	4770      	bx	lr

0800a0fc <__sfputs_r>:
 800a0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fe:	4606      	mov	r6, r0
 800a100:	460f      	mov	r7, r1
 800a102:	4614      	mov	r4, r2
 800a104:	18d5      	adds	r5, r2, r3
 800a106:	42ac      	cmp	r4, r5
 800a108:	d101      	bne.n	800a10e <__sfputs_r+0x12>
 800a10a:	2000      	movs	r0, #0
 800a10c:	e007      	b.n	800a11e <__sfputs_r+0x22>
 800a10e:	463a      	mov	r2, r7
 800a110:	4630      	mov	r0, r6
 800a112:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a116:	f7ff ffdc 	bl	800a0d2 <__sfputc_r>
 800a11a:	1c43      	adds	r3, r0, #1
 800a11c:	d1f3      	bne.n	800a106 <__sfputs_r+0xa>
 800a11e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a120 <_vfiprintf_r>:
 800a120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a124:	460d      	mov	r5, r1
 800a126:	4614      	mov	r4, r2
 800a128:	4698      	mov	r8, r3
 800a12a:	4606      	mov	r6, r0
 800a12c:	b09d      	sub	sp, #116	@ 0x74
 800a12e:	b118      	cbz	r0, 800a138 <_vfiprintf_r+0x18>
 800a130:	6a03      	ldr	r3, [r0, #32]
 800a132:	b90b      	cbnz	r3, 800a138 <_vfiprintf_r+0x18>
 800a134:	f7fc fe64 	bl	8006e00 <__sinit>
 800a138:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a13a:	07d9      	lsls	r1, r3, #31
 800a13c:	d405      	bmi.n	800a14a <_vfiprintf_r+0x2a>
 800a13e:	89ab      	ldrh	r3, [r5, #12]
 800a140:	059a      	lsls	r2, r3, #22
 800a142:	d402      	bmi.n	800a14a <_vfiprintf_r+0x2a>
 800a144:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a146:	f7fc ff9c 	bl	8007082 <__retarget_lock_acquire_recursive>
 800a14a:	89ab      	ldrh	r3, [r5, #12]
 800a14c:	071b      	lsls	r3, r3, #28
 800a14e:	d501      	bpl.n	800a154 <_vfiprintf_r+0x34>
 800a150:	692b      	ldr	r3, [r5, #16]
 800a152:	b99b      	cbnz	r3, 800a17c <_vfiprintf_r+0x5c>
 800a154:	4629      	mov	r1, r5
 800a156:	4630      	mov	r0, r6
 800a158:	f000 f938 	bl	800a3cc <__swsetup_r>
 800a15c:	b170      	cbz	r0, 800a17c <_vfiprintf_r+0x5c>
 800a15e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a160:	07dc      	lsls	r4, r3, #31
 800a162:	d504      	bpl.n	800a16e <_vfiprintf_r+0x4e>
 800a164:	f04f 30ff 	mov.w	r0, #4294967295
 800a168:	b01d      	add	sp, #116	@ 0x74
 800a16a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a16e:	89ab      	ldrh	r3, [r5, #12]
 800a170:	0598      	lsls	r0, r3, #22
 800a172:	d4f7      	bmi.n	800a164 <_vfiprintf_r+0x44>
 800a174:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a176:	f7fc ff85 	bl	8007084 <__retarget_lock_release_recursive>
 800a17a:	e7f3      	b.n	800a164 <_vfiprintf_r+0x44>
 800a17c:	2300      	movs	r3, #0
 800a17e:	9309      	str	r3, [sp, #36]	@ 0x24
 800a180:	2320      	movs	r3, #32
 800a182:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a186:	2330      	movs	r3, #48	@ 0x30
 800a188:	f04f 0901 	mov.w	r9, #1
 800a18c:	f8cd 800c 	str.w	r8, [sp, #12]
 800a190:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800a33c <_vfiprintf_r+0x21c>
 800a194:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a198:	4623      	mov	r3, r4
 800a19a:	469a      	mov	sl, r3
 800a19c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a1a0:	b10a      	cbz	r2, 800a1a6 <_vfiprintf_r+0x86>
 800a1a2:	2a25      	cmp	r2, #37	@ 0x25
 800a1a4:	d1f9      	bne.n	800a19a <_vfiprintf_r+0x7a>
 800a1a6:	ebba 0b04 	subs.w	fp, sl, r4
 800a1aa:	d00b      	beq.n	800a1c4 <_vfiprintf_r+0xa4>
 800a1ac:	465b      	mov	r3, fp
 800a1ae:	4622      	mov	r2, r4
 800a1b0:	4629      	mov	r1, r5
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	f7ff ffa2 	bl	800a0fc <__sfputs_r>
 800a1b8:	3001      	adds	r0, #1
 800a1ba:	f000 80a7 	beq.w	800a30c <_vfiprintf_r+0x1ec>
 800a1be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a1c0:	445a      	add	r2, fp
 800a1c2:	9209      	str	r2, [sp, #36]	@ 0x24
 800a1c4:	f89a 3000 	ldrb.w	r3, [sl]
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	f000 809f 	beq.w	800a30c <_vfiprintf_r+0x1ec>
 800a1ce:	2300      	movs	r3, #0
 800a1d0:	f04f 32ff 	mov.w	r2, #4294967295
 800a1d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a1d8:	f10a 0a01 	add.w	sl, sl, #1
 800a1dc:	9304      	str	r3, [sp, #16]
 800a1de:	9307      	str	r3, [sp, #28]
 800a1e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a1e4:	931a      	str	r3, [sp, #104]	@ 0x68
 800a1e6:	4654      	mov	r4, sl
 800a1e8:	2205      	movs	r2, #5
 800a1ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a1ee:	4853      	ldr	r0, [pc, #332]	@ (800a33c <_vfiprintf_r+0x21c>)
 800a1f0:	f7fc ff49 	bl	8007086 <memchr>
 800a1f4:	9a04      	ldr	r2, [sp, #16]
 800a1f6:	b9d8      	cbnz	r0, 800a230 <_vfiprintf_r+0x110>
 800a1f8:	06d1      	lsls	r1, r2, #27
 800a1fa:	bf44      	itt	mi
 800a1fc:	2320      	movmi	r3, #32
 800a1fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a202:	0713      	lsls	r3, r2, #28
 800a204:	bf44      	itt	mi
 800a206:	232b      	movmi	r3, #43	@ 0x2b
 800a208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a20c:	f89a 3000 	ldrb.w	r3, [sl]
 800a210:	2b2a      	cmp	r3, #42	@ 0x2a
 800a212:	d015      	beq.n	800a240 <_vfiprintf_r+0x120>
 800a214:	4654      	mov	r4, sl
 800a216:	2000      	movs	r0, #0
 800a218:	f04f 0c0a 	mov.w	ip, #10
 800a21c:	9a07      	ldr	r2, [sp, #28]
 800a21e:	4621      	mov	r1, r4
 800a220:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a224:	3b30      	subs	r3, #48	@ 0x30
 800a226:	2b09      	cmp	r3, #9
 800a228:	d94b      	bls.n	800a2c2 <_vfiprintf_r+0x1a2>
 800a22a:	b1b0      	cbz	r0, 800a25a <_vfiprintf_r+0x13a>
 800a22c:	9207      	str	r2, [sp, #28]
 800a22e:	e014      	b.n	800a25a <_vfiprintf_r+0x13a>
 800a230:	eba0 0308 	sub.w	r3, r0, r8
 800a234:	fa09 f303 	lsl.w	r3, r9, r3
 800a238:	4313      	orrs	r3, r2
 800a23a:	46a2      	mov	sl, r4
 800a23c:	9304      	str	r3, [sp, #16]
 800a23e:	e7d2      	b.n	800a1e6 <_vfiprintf_r+0xc6>
 800a240:	9b03      	ldr	r3, [sp, #12]
 800a242:	1d19      	adds	r1, r3, #4
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	9103      	str	r1, [sp, #12]
 800a248:	2b00      	cmp	r3, #0
 800a24a:	bfbb      	ittet	lt
 800a24c:	425b      	neglt	r3, r3
 800a24e:	f042 0202 	orrlt.w	r2, r2, #2
 800a252:	9307      	strge	r3, [sp, #28]
 800a254:	9307      	strlt	r3, [sp, #28]
 800a256:	bfb8      	it	lt
 800a258:	9204      	strlt	r2, [sp, #16]
 800a25a:	7823      	ldrb	r3, [r4, #0]
 800a25c:	2b2e      	cmp	r3, #46	@ 0x2e
 800a25e:	d10a      	bne.n	800a276 <_vfiprintf_r+0x156>
 800a260:	7863      	ldrb	r3, [r4, #1]
 800a262:	2b2a      	cmp	r3, #42	@ 0x2a
 800a264:	d132      	bne.n	800a2cc <_vfiprintf_r+0x1ac>
 800a266:	9b03      	ldr	r3, [sp, #12]
 800a268:	3402      	adds	r4, #2
 800a26a:	1d1a      	adds	r2, r3, #4
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	9203      	str	r2, [sp, #12]
 800a270:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a274:	9305      	str	r3, [sp, #20]
 800a276:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800a340 <_vfiprintf_r+0x220>
 800a27a:	2203      	movs	r2, #3
 800a27c:	4650      	mov	r0, sl
 800a27e:	7821      	ldrb	r1, [r4, #0]
 800a280:	f7fc ff01 	bl	8007086 <memchr>
 800a284:	b138      	cbz	r0, 800a296 <_vfiprintf_r+0x176>
 800a286:	2240      	movs	r2, #64	@ 0x40
 800a288:	9b04      	ldr	r3, [sp, #16]
 800a28a:	eba0 000a 	sub.w	r0, r0, sl
 800a28e:	4082      	lsls	r2, r0
 800a290:	4313      	orrs	r3, r2
 800a292:	3401      	adds	r4, #1
 800a294:	9304      	str	r3, [sp, #16]
 800a296:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a29a:	2206      	movs	r2, #6
 800a29c:	4829      	ldr	r0, [pc, #164]	@ (800a344 <_vfiprintf_r+0x224>)
 800a29e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a2a2:	f7fc fef0 	bl	8007086 <memchr>
 800a2a6:	2800      	cmp	r0, #0
 800a2a8:	d03f      	beq.n	800a32a <_vfiprintf_r+0x20a>
 800a2aa:	4b27      	ldr	r3, [pc, #156]	@ (800a348 <_vfiprintf_r+0x228>)
 800a2ac:	bb1b      	cbnz	r3, 800a2f6 <_vfiprintf_r+0x1d6>
 800a2ae:	9b03      	ldr	r3, [sp, #12]
 800a2b0:	3307      	adds	r3, #7
 800a2b2:	f023 0307 	bic.w	r3, r3, #7
 800a2b6:	3308      	adds	r3, #8
 800a2b8:	9303      	str	r3, [sp, #12]
 800a2ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a2bc:	443b      	add	r3, r7
 800a2be:	9309      	str	r3, [sp, #36]	@ 0x24
 800a2c0:	e76a      	b.n	800a198 <_vfiprintf_r+0x78>
 800a2c2:	460c      	mov	r4, r1
 800a2c4:	2001      	movs	r0, #1
 800a2c6:	fb0c 3202 	mla	r2, ip, r2, r3
 800a2ca:	e7a8      	b.n	800a21e <_vfiprintf_r+0xfe>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	f04f 0c0a 	mov.w	ip, #10
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	3401      	adds	r4, #1
 800a2d6:	9305      	str	r3, [sp, #20]
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a2de:	3a30      	subs	r2, #48	@ 0x30
 800a2e0:	2a09      	cmp	r2, #9
 800a2e2:	d903      	bls.n	800a2ec <_vfiprintf_r+0x1cc>
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d0c6      	beq.n	800a276 <_vfiprintf_r+0x156>
 800a2e8:	9105      	str	r1, [sp, #20]
 800a2ea:	e7c4      	b.n	800a276 <_vfiprintf_r+0x156>
 800a2ec:	4604      	mov	r4, r0
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a2f4:	e7f0      	b.n	800a2d8 <_vfiprintf_r+0x1b8>
 800a2f6:	ab03      	add	r3, sp, #12
 800a2f8:	9300      	str	r3, [sp, #0]
 800a2fa:	462a      	mov	r2, r5
 800a2fc:	4630      	mov	r0, r6
 800a2fe:	4b13      	ldr	r3, [pc, #76]	@ (800a34c <_vfiprintf_r+0x22c>)
 800a300:	a904      	add	r1, sp, #16
 800a302:	f7fb ff2b 	bl	800615c <_printf_float>
 800a306:	4607      	mov	r7, r0
 800a308:	1c78      	adds	r0, r7, #1
 800a30a:	d1d6      	bne.n	800a2ba <_vfiprintf_r+0x19a>
 800a30c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a30e:	07d9      	lsls	r1, r3, #31
 800a310:	d405      	bmi.n	800a31e <_vfiprintf_r+0x1fe>
 800a312:	89ab      	ldrh	r3, [r5, #12]
 800a314:	059a      	lsls	r2, r3, #22
 800a316:	d402      	bmi.n	800a31e <_vfiprintf_r+0x1fe>
 800a318:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a31a:	f7fc feb3 	bl	8007084 <__retarget_lock_release_recursive>
 800a31e:	89ab      	ldrh	r3, [r5, #12]
 800a320:	065b      	lsls	r3, r3, #25
 800a322:	f53f af1f 	bmi.w	800a164 <_vfiprintf_r+0x44>
 800a326:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a328:	e71e      	b.n	800a168 <_vfiprintf_r+0x48>
 800a32a:	ab03      	add	r3, sp, #12
 800a32c:	9300      	str	r3, [sp, #0]
 800a32e:	462a      	mov	r2, r5
 800a330:	4630      	mov	r0, r6
 800a332:	4b06      	ldr	r3, [pc, #24]	@ (800a34c <_vfiprintf_r+0x22c>)
 800a334:	a904      	add	r1, sp, #16
 800a336:	f7fc f9af 	bl	8006698 <_printf_i>
 800a33a:	e7e4      	b.n	800a306 <_vfiprintf_r+0x1e6>
 800a33c:	0800a974 	.word	0x0800a974
 800a340:	0800a97a 	.word	0x0800a97a
 800a344:	0800a97e 	.word	0x0800a97e
 800a348:	0800615d 	.word	0x0800615d
 800a34c:	0800a0fd 	.word	0x0800a0fd

0800a350 <__swbuf_r>:
 800a350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a352:	460e      	mov	r6, r1
 800a354:	4614      	mov	r4, r2
 800a356:	4605      	mov	r5, r0
 800a358:	b118      	cbz	r0, 800a362 <__swbuf_r+0x12>
 800a35a:	6a03      	ldr	r3, [r0, #32]
 800a35c:	b90b      	cbnz	r3, 800a362 <__swbuf_r+0x12>
 800a35e:	f7fc fd4f 	bl	8006e00 <__sinit>
 800a362:	69a3      	ldr	r3, [r4, #24]
 800a364:	60a3      	str	r3, [r4, #8]
 800a366:	89a3      	ldrh	r3, [r4, #12]
 800a368:	071a      	lsls	r2, r3, #28
 800a36a:	d501      	bpl.n	800a370 <__swbuf_r+0x20>
 800a36c:	6923      	ldr	r3, [r4, #16]
 800a36e:	b943      	cbnz	r3, 800a382 <__swbuf_r+0x32>
 800a370:	4621      	mov	r1, r4
 800a372:	4628      	mov	r0, r5
 800a374:	f000 f82a 	bl	800a3cc <__swsetup_r>
 800a378:	b118      	cbz	r0, 800a382 <__swbuf_r+0x32>
 800a37a:	f04f 37ff 	mov.w	r7, #4294967295
 800a37e:	4638      	mov	r0, r7
 800a380:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a382:	6823      	ldr	r3, [r4, #0]
 800a384:	6922      	ldr	r2, [r4, #16]
 800a386:	b2f6      	uxtb	r6, r6
 800a388:	1a98      	subs	r0, r3, r2
 800a38a:	6963      	ldr	r3, [r4, #20]
 800a38c:	4637      	mov	r7, r6
 800a38e:	4283      	cmp	r3, r0
 800a390:	dc05      	bgt.n	800a39e <__swbuf_r+0x4e>
 800a392:	4621      	mov	r1, r4
 800a394:	4628      	mov	r0, r5
 800a396:	f7ff fa5d 	bl	8009854 <_fflush_r>
 800a39a:	2800      	cmp	r0, #0
 800a39c:	d1ed      	bne.n	800a37a <__swbuf_r+0x2a>
 800a39e:	68a3      	ldr	r3, [r4, #8]
 800a3a0:	3b01      	subs	r3, #1
 800a3a2:	60a3      	str	r3, [r4, #8]
 800a3a4:	6823      	ldr	r3, [r4, #0]
 800a3a6:	1c5a      	adds	r2, r3, #1
 800a3a8:	6022      	str	r2, [r4, #0]
 800a3aa:	701e      	strb	r6, [r3, #0]
 800a3ac:	6962      	ldr	r2, [r4, #20]
 800a3ae:	1c43      	adds	r3, r0, #1
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d004      	beq.n	800a3be <__swbuf_r+0x6e>
 800a3b4:	89a3      	ldrh	r3, [r4, #12]
 800a3b6:	07db      	lsls	r3, r3, #31
 800a3b8:	d5e1      	bpl.n	800a37e <__swbuf_r+0x2e>
 800a3ba:	2e0a      	cmp	r6, #10
 800a3bc:	d1df      	bne.n	800a37e <__swbuf_r+0x2e>
 800a3be:	4621      	mov	r1, r4
 800a3c0:	4628      	mov	r0, r5
 800a3c2:	f7ff fa47 	bl	8009854 <_fflush_r>
 800a3c6:	2800      	cmp	r0, #0
 800a3c8:	d0d9      	beq.n	800a37e <__swbuf_r+0x2e>
 800a3ca:	e7d6      	b.n	800a37a <__swbuf_r+0x2a>

0800a3cc <__swsetup_r>:
 800a3cc:	b538      	push	{r3, r4, r5, lr}
 800a3ce:	4b29      	ldr	r3, [pc, #164]	@ (800a474 <__swsetup_r+0xa8>)
 800a3d0:	4605      	mov	r5, r0
 800a3d2:	6818      	ldr	r0, [r3, #0]
 800a3d4:	460c      	mov	r4, r1
 800a3d6:	b118      	cbz	r0, 800a3e0 <__swsetup_r+0x14>
 800a3d8:	6a03      	ldr	r3, [r0, #32]
 800a3da:	b90b      	cbnz	r3, 800a3e0 <__swsetup_r+0x14>
 800a3dc:	f7fc fd10 	bl	8006e00 <__sinit>
 800a3e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a3e4:	0719      	lsls	r1, r3, #28
 800a3e6:	d422      	bmi.n	800a42e <__swsetup_r+0x62>
 800a3e8:	06da      	lsls	r2, r3, #27
 800a3ea:	d407      	bmi.n	800a3fc <__swsetup_r+0x30>
 800a3ec:	2209      	movs	r2, #9
 800a3ee:	602a      	str	r2, [r5, #0]
 800a3f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a3f4:	f04f 30ff 	mov.w	r0, #4294967295
 800a3f8:	81a3      	strh	r3, [r4, #12]
 800a3fa:	e033      	b.n	800a464 <__swsetup_r+0x98>
 800a3fc:	0758      	lsls	r0, r3, #29
 800a3fe:	d512      	bpl.n	800a426 <__swsetup_r+0x5a>
 800a400:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a402:	b141      	cbz	r1, 800a416 <__swsetup_r+0x4a>
 800a404:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a408:	4299      	cmp	r1, r3
 800a40a:	d002      	beq.n	800a412 <__swsetup_r+0x46>
 800a40c:	4628      	mov	r0, r5
 800a40e:	f7fd fcab 	bl	8007d68 <_free_r>
 800a412:	2300      	movs	r3, #0
 800a414:	6363      	str	r3, [r4, #52]	@ 0x34
 800a416:	89a3      	ldrh	r3, [r4, #12]
 800a418:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800a41c:	81a3      	strh	r3, [r4, #12]
 800a41e:	2300      	movs	r3, #0
 800a420:	6063      	str	r3, [r4, #4]
 800a422:	6923      	ldr	r3, [r4, #16]
 800a424:	6023      	str	r3, [r4, #0]
 800a426:	89a3      	ldrh	r3, [r4, #12]
 800a428:	f043 0308 	orr.w	r3, r3, #8
 800a42c:	81a3      	strh	r3, [r4, #12]
 800a42e:	6923      	ldr	r3, [r4, #16]
 800a430:	b94b      	cbnz	r3, 800a446 <__swsetup_r+0x7a>
 800a432:	89a3      	ldrh	r3, [r4, #12]
 800a434:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800a438:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a43c:	d003      	beq.n	800a446 <__swsetup_r+0x7a>
 800a43e:	4621      	mov	r1, r4
 800a440:	4628      	mov	r0, r5
 800a442:	f000 f882 	bl	800a54a <__smakebuf_r>
 800a446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a44a:	f013 0201 	ands.w	r2, r3, #1
 800a44e:	d00a      	beq.n	800a466 <__swsetup_r+0x9a>
 800a450:	2200      	movs	r2, #0
 800a452:	60a2      	str	r2, [r4, #8]
 800a454:	6962      	ldr	r2, [r4, #20]
 800a456:	4252      	negs	r2, r2
 800a458:	61a2      	str	r2, [r4, #24]
 800a45a:	6922      	ldr	r2, [r4, #16]
 800a45c:	b942      	cbnz	r2, 800a470 <__swsetup_r+0xa4>
 800a45e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800a462:	d1c5      	bne.n	800a3f0 <__swsetup_r+0x24>
 800a464:	bd38      	pop	{r3, r4, r5, pc}
 800a466:	0799      	lsls	r1, r3, #30
 800a468:	bf58      	it	pl
 800a46a:	6962      	ldrpl	r2, [r4, #20]
 800a46c:	60a2      	str	r2, [r4, #8]
 800a46e:	e7f4      	b.n	800a45a <__swsetup_r+0x8e>
 800a470:	2000      	movs	r0, #0
 800a472:	e7f7      	b.n	800a464 <__swsetup_r+0x98>
 800a474:	20000018 	.word	0x20000018

0800a478 <_raise_r>:
 800a478:	291f      	cmp	r1, #31
 800a47a:	b538      	push	{r3, r4, r5, lr}
 800a47c:	4605      	mov	r5, r0
 800a47e:	460c      	mov	r4, r1
 800a480:	d904      	bls.n	800a48c <_raise_r+0x14>
 800a482:	2316      	movs	r3, #22
 800a484:	6003      	str	r3, [r0, #0]
 800a486:	f04f 30ff 	mov.w	r0, #4294967295
 800a48a:	bd38      	pop	{r3, r4, r5, pc}
 800a48c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800a48e:	b112      	cbz	r2, 800a496 <_raise_r+0x1e>
 800a490:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a494:	b94b      	cbnz	r3, 800a4aa <_raise_r+0x32>
 800a496:	4628      	mov	r0, r5
 800a498:	f000 f830 	bl	800a4fc <_getpid_r>
 800a49c:	4622      	mov	r2, r4
 800a49e:	4601      	mov	r1, r0
 800a4a0:	4628      	mov	r0, r5
 800a4a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a4a6:	f000 b817 	b.w	800a4d8 <_kill_r>
 800a4aa:	2b01      	cmp	r3, #1
 800a4ac:	d00a      	beq.n	800a4c4 <_raise_r+0x4c>
 800a4ae:	1c59      	adds	r1, r3, #1
 800a4b0:	d103      	bne.n	800a4ba <_raise_r+0x42>
 800a4b2:	2316      	movs	r3, #22
 800a4b4:	6003      	str	r3, [r0, #0]
 800a4b6:	2001      	movs	r0, #1
 800a4b8:	e7e7      	b.n	800a48a <_raise_r+0x12>
 800a4ba:	2100      	movs	r1, #0
 800a4bc:	4620      	mov	r0, r4
 800a4be:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800a4c2:	4798      	blx	r3
 800a4c4:	2000      	movs	r0, #0
 800a4c6:	e7e0      	b.n	800a48a <_raise_r+0x12>

0800a4c8 <raise>:
 800a4c8:	4b02      	ldr	r3, [pc, #8]	@ (800a4d4 <raise+0xc>)
 800a4ca:	4601      	mov	r1, r0
 800a4cc:	6818      	ldr	r0, [r3, #0]
 800a4ce:	f7ff bfd3 	b.w	800a478 <_raise_r>
 800a4d2:	bf00      	nop
 800a4d4:	20000018 	.word	0x20000018

0800a4d8 <_kill_r>:
 800a4d8:	b538      	push	{r3, r4, r5, lr}
 800a4da:	2300      	movs	r3, #0
 800a4dc:	4d06      	ldr	r5, [pc, #24]	@ (800a4f8 <_kill_r+0x20>)
 800a4de:	4604      	mov	r4, r0
 800a4e0:	4608      	mov	r0, r1
 800a4e2:	4611      	mov	r1, r2
 800a4e4:	602b      	str	r3, [r5, #0]
 800a4e6:	f7f7 fe2e 	bl	8002146 <_kill>
 800a4ea:	1c43      	adds	r3, r0, #1
 800a4ec:	d102      	bne.n	800a4f4 <_kill_r+0x1c>
 800a4ee:	682b      	ldr	r3, [r5, #0]
 800a4f0:	b103      	cbz	r3, 800a4f4 <_kill_r+0x1c>
 800a4f2:	6023      	str	r3, [r4, #0]
 800a4f4:	bd38      	pop	{r3, r4, r5, pc}
 800a4f6:	bf00      	nop
 800a4f8:	20000524 	.word	0x20000524

0800a4fc <_getpid_r>:
 800a4fc:	f7f7 be1c 	b.w	8002138 <_getpid>

0800a500 <__swhatbuf_r>:
 800a500:	b570      	push	{r4, r5, r6, lr}
 800a502:	460c      	mov	r4, r1
 800a504:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a508:	4615      	mov	r5, r2
 800a50a:	2900      	cmp	r1, #0
 800a50c:	461e      	mov	r6, r3
 800a50e:	b096      	sub	sp, #88	@ 0x58
 800a510:	da0c      	bge.n	800a52c <__swhatbuf_r+0x2c>
 800a512:	89a3      	ldrh	r3, [r4, #12]
 800a514:	2100      	movs	r1, #0
 800a516:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a51a:	bf14      	ite	ne
 800a51c:	2340      	movne	r3, #64	@ 0x40
 800a51e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a522:	2000      	movs	r0, #0
 800a524:	6031      	str	r1, [r6, #0]
 800a526:	602b      	str	r3, [r5, #0]
 800a528:	b016      	add	sp, #88	@ 0x58
 800a52a:	bd70      	pop	{r4, r5, r6, pc}
 800a52c:	466a      	mov	r2, sp
 800a52e:	f000 f849 	bl	800a5c4 <_fstat_r>
 800a532:	2800      	cmp	r0, #0
 800a534:	dbed      	blt.n	800a512 <__swhatbuf_r+0x12>
 800a536:	9901      	ldr	r1, [sp, #4]
 800a538:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a53c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a540:	4259      	negs	r1, r3
 800a542:	4159      	adcs	r1, r3
 800a544:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a548:	e7eb      	b.n	800a522 <__swhatbuf_r+0x22>

0800a54a <__smakebuf_r>:
 800a54a:	898b      	ldrh	r3, [r1, #12]
 800a54c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a54e:	079d      	lsls	r5, r3, #30
 800a550:	4606      	mov	r6, r0
 800a552:	460c      	mov	r4, r1
 800a554:	d507      	bpl.n	800a566 <__smakebuf_r+0x1c>
 800a556:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a55a:	6023      	str	r3, [r4, #0]
 800a55c:	6123      	str	r3, [r4, #16]
 800a55e:	2301      	movs	r3, #1
 800a560:	6163      	str	r3, [r4, #20]
 800a562:	b003      	add	sp, #12
 800a564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a566:	466a      	mov	r2, sp
 800a568:	ab01      	add	r3, sp, #4
 800a56a:	f7ff ffc9 	bl	800a500 <__swhatbuf_r>
 800a56e:	9f00      	ldr	r7, [sp, #0]
 800a570:	4605      	mov	r5, r0
 800a572:	4639      	mov	r1, r7
 800a574:	4630      	mov	r0, r6
 800a576:	f7fd fc69 	bl	8007e4c <_malloc_r>
 800a57a:	b948      	cbnz	r0, 800a590 <__smakebuf_r+0x46>
 800a57c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a580:	059a      	lsls	r2, r3, #22
 800a582:	d4ee      	bmi.n	800a562 <__smakebuf_r+0x18>
 800a584:	f023 0303 	bic.w	r3, r3, #3
 800a588:	f043 0302 	orr.w	r3, r3, #2
 800a58c:	81a3      	strh	r3, [r4, #12]
 800a58e:	e7e2      	b.n	800a556 <__smakebuf_r+0xc>
 800a590:	89a3      	ldrh	r3, [r4, #12]
 800a592:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a596:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a59a:	81a3      	strh	r3, [r4, #12]
 800a59c:	9b01      	ldr	r3, [sp, #4]
 800a59e:	6020      	str	r0, [r4, #0]
 800a5a0:	b15b      	cbz	r3, 800a5ba <__smakebuf_r+0x70>
 800a5a2:	4630      	mov	r0, r6
 800a5a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a5a8:	f000 f81e 	bl	800a5e8 <_isatty_r>
 800a5ac:	b128      	cbz	r0, 800a5ba <__smakebuf_r+0x70>
 800a5ae:	89a3      	ldrh	r3, [r4, #12]
 800a5b0:	f023 0303 	bic.w	r3, r3, #3
 800a5b4:	f043 0301 	orr.w	r3, r3, #1
 800a5b8:	81a3      	strh	r3, [r4, #12]
 800a5ba:	89a3      	ldrh	r3, [r4, #12]
 800a5bc:	431d      	orrs	r5, r3
 800a5be:	81a5      	strh	r5, [r4, #12]
 800a5c0:	e7cf      	b.n	800a562 <__smakebuf_r+0x18>
	...

0800a5c4 <_fstat_r>:
 800a5c4:	b538      	push	{r3, r4, r5, lr}
 800a5c6:	2300      	movs	r3, #0
 800a5c8:	4d06      	ldr	r5, [pc, #24]	@ (800a5e4 <_fstat_r+0x20>)
 800a5ca:	4604      	mov	r4, r0
 800a5cc:	4608      	mov	r0, r1
 800a5ce:	4611      	mov	r1, r2
 800a5d0:	602b      	str	r3, [r5, #0]
 800a5d2:	f7f7 fe17 	bl	8002204 <_fstat>
 800a5d6:	1c43      	adds	r3, r0, #1
 800a5d8:	d102      	bne.n	800a5e0 <_fstat_r+0x1c>
 800a5da:	682b      	ldr	r3, [r5, #0]
 800a5dc:	b103      	cbz	r3, 800a5e0 <_fstat_r+0x1c>
 800a5de:	6023      	str	r3, [r4, #0]
 800a5e0:	bd38      	pop	{r3, r4, r5, pc}
 800a5e2:	bf00      	nop
 800a5e4:	20000524 	.word	0x20000524

0800a5e8 <_isatty_r>:
 800a5e8:	b538      	push	{r3, r4, r5, lr}
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	4d05      	ldr	r5, [pc, #20]	@ (800a604 <_isatty_r+0x1c>)
 800a5ee:	4604      	mov	r4, r0
 800a5f0:	4608      	mov	r0, r1
 800a5f2:	602b      	str	r3, [r5, #0]
 800a5f4:	f7f7 fe15 	bl	8002222 <_isatty>
 800a5f8:	1c43      	adds	r3, r0, #1
 800a5fa:	d102      	bne.n	800a602 <_isatty_r+0x1a>
 800a5fc:	682b      	ldr	r3, [r5, #0]
 800a5fe:	b103      	cbz	r3, 800a602 <_isatty_r+0x1a>
 800a600:	6023      	str	r3, [r4, #0]
 800a602:	bd38      	pop	{r3, r4, r5, pc}
 800a604:	20000524 	.word	0x20000524

0800a608 <_init>:
 800a608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a60a:	bf00      	nop
 800a60c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a60e:	bc08      	pop	{r3}
 800a610:	469e      	mov	lr, r3
 800a612:	4770      	bx	lr

0800a614 <_fini>:
 800a614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a616:	bf00      	nop
 800a618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a61a:	bc08      	pop	{r3}
 800a61c:	469e      	mov	lr, r3
 800a61e:	4770      	bx	lr
