# Reading C:/Users/Dino/Downloads/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do icmpv4_echo_responder_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/Dino/Downloads/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/icmpv4_echo_responder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:22 on Jan 06,2026
# vcom -reportprogress 300 -93 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/icmpv4_echo_responder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity icmp_echo_responder
# -- Compiling architecture rtl of icmp_echo_responder
# End time: 15:08:22 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_mac_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:08:43 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_mac_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_mac_ignore
# -- Compiling architecture behavior of tb_icmp_echo_mac_ignore
# End time: 15:08:43 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_mac_ignore
# vsim work.tb_icmp_echo_mac_ignore 
# Start time: 15:08:53 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_mac_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
# Trace back: Error QStructure::sort: invalid command name ""
#   <6:proc:11: ::QStructure::sort .main_pane.structure 0 ascending
#   <5:eval:1: ::QStructure::structsort .main_pane.structure 0 ascending
#   <4:eval:1: ::namespace inscope ::QStructure {structsort .main_pane.structure} 0 ascending
#   >3:proc:26: ::.main_pane.structure.interior.cs.body.struct sort 0 ascending
#   >2:proc:10: ::.main_pane.structure.interior.cs.body.struct _initializeSortColumn
#   <1:eval:1: ::namespace inscope ::vsimwidgets::Hierarchy {::.main_pane.structure.interior.cs.body.struct _initializeSortColumn}
quit -sim
# End time: 15:09:16 on Jan 06,2026, Elapsed time: 0:00:23
# Errors: 14, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:33 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:09:34 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_mac_ignore
# vsim work.tb_icmp_echo_mac_ignore 
# Start time: 15:09:40 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_mac_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_mac_ignore/s_state \
sim:/tb_icmp_echo_mac_ignore/clock \
sim:/tb_icmp_echo_mac_ignore/reset \
sim:/tb_icmp_echo_mac_ignore/in_data \
sim:/tb_icmp_echo_mac_ignore/in_valid \
sim:/tb_icmp_echo_mac_ignore/in_sop \
sim:/tb_icmp_echo_mac_ignore/in_eop \
sim:/tb_icmp_echo_mac_ignore/in_ready \
sim:/tb_icmp_echo_mac_ignore/out_data \
sim:/tb_icmp_echo_mac_ignore/out_valid \
sim:/tb_icmp_echo_mac_ignore/out_sop \
sim:/tb_icmp_echo_mac_ignore/out_eop \
sim:/tb_icmp_echo_mac_ignore/out_ready \
sim:/tb_icmp_echo_mac_ignore/clk_period
run
quit -sim
# End time: 15:15:29 on Jan 06,2026, Elapsed time: 0:05:49
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:15:37 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:15:37 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:15:43 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/s_state \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/clk_period
run
run
run
run
quit -sim
# End time: 15:17:18 on Jan 06,2026, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:17:26 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:17:26 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:17:30 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/s_state \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/clk_period
run
run
run
run
quit -sim
# End time: 15:19:49 on Jan 06,2026, Elapsed time: 0:02:19
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:19:58 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:19:59 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:20:04 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/s_state \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/clk_period
run
run
quit -sim
# End time: 15:21:50 on Jan 06,2026, Elapsed time: 0:01:46
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:22:34 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:22:35 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:24:33 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/s_state \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/clk_period
run
run
run
quit -sim
# End time: 15:33:02 on Jan 06,2026, Elapsed time: 0:08:29
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:33:11 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd(192): near "EOF": syntax error
# End time: 15:33:12 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:36:51 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd(58): (vcom-1136) Unknown identifier "STD_LOG_LOGIC_VECTOR".
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd(224): VHDL Compiler exiting
# End time: 15:36:51 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:38:14 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:38:15 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:38:23 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/s_state \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/clk_period
run
run -continue
run
quit -sim
# End time: 15:43:20 on Jan 06,2026, Elapsed time: 0:04:57
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:43:33 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd(193): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd(193): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd(193): near "1": (vcom-1576) expecting ';'.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd(203): VHDL Compiler exiting
# End time: 15:43:34 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:45:07 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:45:07 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:45:15 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/s_state \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/clk_period
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 15:51:59 on Jan 06,2026, Elapsed time: 0:06:44
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:06 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:52:06 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:52:12 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/s_state \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/clk_period
run
quit -sim
# End time: 15:58:21 on Jan 06,2026, Elapsed time: 0:06:09
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:27 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 15:58:28 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 15:58:33 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/clk_period \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/s_state
run
quit -sim
# End time: 16:05:03 on Jan 06,2026, Elapsed time: 0:06:30
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:05:11 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 16:05:12 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 16:05:18 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/clk_period \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/s_state
run
run
quit -sim
# End time: 16:16:04 on Jan 06,2026, Elapsed time: 0:10:46
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:16:14 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 16:16:14 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 16:16:20 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/clk_period \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/s_state
run
run
quit -sim
# End time: 16:21:16 on Jan 06,2026, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:25 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 16:21:26 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 16:21:31 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/clk_period \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/s_state
run
run
quit -sim
# End time: 16:27:06 on Jan 06,2026, Elapsed time: 0:05:35
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:27:16 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 16:27:17 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_reply
# vsim work.tb_icmp_echo_reply 
# Start time: 16:27:22 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_reply(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_reply/clk_period \
sim:/tb_icmp_echo_reply/clock \
sim:/tb_icmp_echo_reply/in_data \
sim:/tb_icmp_echo_reply/in_eop \
sim:/tb_icmp_echo_reply/in_ready \
sim:/tb_icmp_echo_reply/in_sop \
sim:/tb_icmp_echo_reply/in_valid \
sim:/tb_icmp_echo_reply/out_data \
sim:/tb_icmp_echo_reply/out_eop \
sim:/tb_icmp_echo_reply/out_ready \
sim:/tb_icmp_echo_reply/out_sop \
sim:/tb_icmp_echo_reply/out_valid \
sim:/tb_icmp_echo_reply/reset \
sim:/tb_icmp_echo_reply/s_state
run
run
quit -sim
# End time: 16:40:57 on Jan 06,2026, Elapsed time: 0:13:35
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:10 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 16:41:10 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:38 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(109): (vcom-1192) Array length is 50; aggregate length is 58.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(217): VHDL Compiler exiting
# End time: 16:52:38 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:59:17 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# End time: 16:59:17 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_ip_ignore
# vsim work.tb_icmp_echo_ip_ignore 
# Start time: 16:59:28 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_ip_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_ip_ignore/clk_period \
sim:/tb_icmp_echo_ip_ignore/clock \
sim:/tb_icmp_echo_ip_ignore/in_data \
sim:/tb_icmp_echo_ip_ignore/in_eop \
sim:/tb_icmp_echo_ip_ignore/in_ready \
sim:/tb_icmp_echo_ip_ignore/in_sop \
sim:/tb_icmp_echo_ip_ignore/in_valid \
sim:/tb_icmp_echo_ip_ignore/out_data \
sim:/tb_icmp_echo_ip_ignore/out_eop \
sim:/tb_icmp_echo_ip_ignore/out_ready \
sim:/tb_icmp_echo_ip_ignore/out_sop \
sim:/tb_icmp_echo_ip_ignore/out_valid \
sim:/tb_icmp_echo_ip_ignore/reset \
sim:/tb_icmp_echo_ip_ignore/s_state
run
run
run
# WARNING: No extended dataflow license exists
quit -sim
# End time: 17:01:34 on Jan 06,2026, Elapsed time: 0:02:06
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:02 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# End time: 17:03:03 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_ip_ignore
# vsim work.tb_icmp_echo_ip_ignore 
# Start time: 17:03:09 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_ip_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
# WARNING: No extended dataflow license exists
run
add wave -position insertpoint  \
sim:/tb_icmp_echo_ip_ignore/clk_period \
sim:/tb_icmp_echo_ip_ignore/clock \
sim:/tb_icmp_echo_ip_ignore/in_data \
sim:/tb_icmp_echo_ip_ignore/in_eop \
sim:/tb_icmp_echo_ip_ignore/in_ready \
sim:/tb_icmp_echo_ip_ignore/in_sop \
sim:/tb_icmp_echo_ip_ignore/in_valid \
sim:/tb_icmp_echo_ip_ignore/out_data \
sim:/tb_icmp_echo_ip_ignore/out_eop \
sim:/tb_icmp_echo_ip_ignore/out_ready \
sim:/tb_icmp_echo_ip_ignore/out_sop \
sim:/tb_icmp_echo_ip_ignore/out_valid \
sim:/tb_icmp_echo_ip_ignore/reset \
sim:/tb_icmp_echo_ip_ignore/s_state
run
add wave -position insertpoint  \
sim:/tb_icmp_echo_ip_ignore/clk_period \
sim:/tb_icmp_echo_ip_ignore/clock \
sim:/tb_icmp_echo_ip_ignore/in_data \
sim:/tb_icmp_echo_ip_ignore/in_eop \
sim:/tb_icmp_echo_ip_ignore/in_ready \
sim:/tb_icmp_echo_ip_ignore/in_sop \
sim:/tb_icmp_echo_ip_ignore/in_valid \
sim:/tb_icmp_echo_ip_ignore/out_data \
sim:/tb_icmp_echo_ip_ignore/out_eop \
sim:/tb_icmp_echo_ip_ignore/out_ready \
sim:/tb_icmp_echo_ip_ignore/out_sop \
sim:/tb_icmp_echo_ip_ignore/out_valid \
sim:/tb_icmp_echo_ip_ignore/reset \
sim:/tb_icmp_echo_ip_ignore/s_state
run
quit -sim
# End time: 17:07:13 on Jan 06,2026, Elapsed time: 0:04:04
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:17 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# End time: 17:07:17 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_ip_ignore
# vsim work.tb_icmp_echo_ip_ignore 
# Start time: 17:07:23 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_ip_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_ip_ignore/clk_period \
sim:/tb_icmp_echo_ip_ignore/clock \
sim:/tb_icmp_echo_ip_ignore/in_data \
sim:/tb_icmp_echo_ip_ignore/in_eop \
sim:/tb_icmp_echo_ip_ignore/in_ready \
sim:/tb_icmp_echo_ip_ignore/in_sop \
sim:/tb_icmp_echo_ip_ignore/in_valid \
sim:/tb_icmp_echo_ip_ignore/out_data \
sim:/tb_icmp_echo_ip_ignore/out_eop \
sim:/tb_icmp_echo_ip_ignore/out_ready \
sim:/tb_icmp_echo_ip_ignore/out_sop \
sim:/tb_icmp_echo_ip_ignore/out_valid \
sim:/tb_icmp_echo_ip_ignore/reset \
sim:/tb_icmp_echo_ip_ignore/s_state
run
run
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:27 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_reply
# ** Error: (vcom-11) Could not find work.tb_icmp_echo_ip_reply.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(8): VHDL Compiler exiting
# End time: 17:13:27 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:33 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(28): (vcom-1136) Unknown identifier "STD_LOG_LOGIC_VECTOR".
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(57): (vcom-1136) Unknown identifier "STD_LOG_LOGIC_VECTOR".
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(87): Signal "out_data" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type (error).
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(161): Cannot resolve indexed name (type ieee.std_logic_1164.STD_LOGIC_VECTOR) as type (error).
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(109): (vcom-1192) Array length is 50; aggregate length is 54.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(214): VHDL Compiler exiting
# End time: 17:14:34 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:28:23 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(109): (vcom-1192) Array length is 50; aggregate length is 54.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(214): VHDL Compiler exiting
# End time: 17:28:23 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:11 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(110): (vcom-1192) Array length is 50; aggregate length is 54.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(210): VHDL Compiler exiting
# End time: 17:29:11 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
quit -sim
# End time: 17:31:14 on Jan 06,2026, Elapsed time: 0:23:51
# Errors: 12, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:31:22 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(91): (vcom-1192) Array length is 50; aggregate length is 56.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(182): VHDL Compiler exiting
# End time: 17:31:22 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:33:42 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(111): (vcom-1192) Array length is 50; aggregate length is 54.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(219): VHDL Compiler exiting
# End time: 17:33:42 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:44 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(129): near ")": syntax error
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(203): VHDL Compiler exiting
# End time: 17:37:44 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:38:13 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# End time: 17:38:14 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_ip_ignore
# vsim work.tb_icmp_echo_ip_ignore 
# Start time: 17:38:24 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_ip_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_ip_ignore/clk_period \
sim:/tb_icmp_echo_ip_ignore/clock \
sim:/tb_icmp_echo_ip_ignore/in_data \
sim:/tb_icmp_echo_ip_ignore/in_eop \
sim:/tb_icmp_echo_ip_ignore/in_ready \
sim:/tb_icmp_echo_ip_ignore/in_sop \
sim:/tb_icmp_echo_ip_ignore/in_valid \
sim:/tb_icmp_echo_ip_ignore/out_data \
sim:/tb_icmp_echo_ip_ignore/out_eop \
sim:/tb_icmp_echo_ip_ignore/out_ready \
sim:/tb_icmp_echo_ip_ignore/out_sop \
sim:/tb_icmp_echo_ip_ignore/out_valid \
sim:/tb_icmp_echo_ip_ignore/reset \
sim:/tb_icmp_echo_ip_ignore/s_state
run
run
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:48:47 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# End time: 17:48:49 on Jan 06,2026, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_ip_ignore
# End time: 17:49:05 on Jan 06,2026, Elapsed time: 0:10:41
# Errors: 0, Warnings: 0
# vsim work.tb_icmp_echo_ip_ignore 
# Start time: 17:49:05 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_ip_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_ip_ignore/clk_period \
sim:/tb_icmp_echo_ip_ignore/clock \
sim:/tb_icmp_echo_ip_ignore/in_data \
sim:/tb_icmp_echo_ip_ignore/in_eop \
sim:/tb_icmp_echo_ip_ignore/in_ready \
sim:/tb_icmp_echo_ip_ignore/in_sop \
sim:/tb_icmp_echo_ip_ignore/in_valid \
sim:/tb_icmp_echo_ip_ignore/out_data \
sim:/tb_icmp_echo_ip_ignore/out_eop \
sim:/tb_icmp_echo_ip_ignore/out_ready \
sim:/tb_icmp_echo_ip_ignore/out_sop \
sim:/tb_icmp_echo_ip_ignore/out_valid \
sim:/tb_icmp_echo_ip_ignore/reset \
sim:/tb_icmp_echo_ip_ignore/s_state
run
run
quit -sim
# End time: 17:54:38 on Jan 06,2026, Elapsed time: 0:05:33
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:00:34 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_icmp_ignore
# -- Compiling architecture behavior of tb_icmp_echo_icmp_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(165): (vcom-1136) Unknown identifier "in_ready".
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(165): Type error resolving infix expression "=" as type std.STANDARD.BOOLEAN.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(96): (vcom-1192) Array length is 50; aggregate length is 52.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(185): VHDL Compiler exiting
# End time: 18:00:35 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:06:14 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_icmp_ignore
# -- Compiling architecture behavior of tb_icmp_echo_icmp_ignore
# End time: 18:06:14 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_icmp_ignore
# vsim work.tb_icmp_echo_icmp_ignore 
# Start time: 18:06:26 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_icmp_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_icmp_ignore/clk_period \
sim:/tb_icmp_echo_icmp_ignore/clock \
sim:/tb_icmp_echo_icmp_ignore/in_data \
sim:/tb_icmp_echo_icmp_ignore/in_eop \
sim:/tb_icmp_echo_icmp_ignore/in_ready \
sim:/tb_icmp_echo_icmp_ignore/in_sop \
sim:/tb_icmp_echo_icmp_ignore/in_valid \
sim:/tb_icmp_echo_icmp_ignore/out_data \
sim:/tb_icmp_echo_icmp_ignore/out_eop \
sim:/tb_icmp_echo_icmp_ignore/out_ready \
sim:/tb_icmp_echo_icmp_ignore/out_sop \
sim:/tb_icmp_echo_icmp_ignore/out_valid \
sim:/tb_icmp_echo_icmp_ignore/reset \
sim:/tb_icmp_echo_icmp_ignore/s_state
run
run
quit -sim
# End time: 18:11:20 on Jan 06,2026, Elapsed time: 0:04:54
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:31 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_icmp_ignore
# -- Compiling architecture behavior of tb_icmp_echo_icmp_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(121): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(121): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(121): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(121): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(122): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(122): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(122): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(122): near "XX": (vcom-1205) Illegal character 'X' in bit string literal.
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd(203): VHDL Compiler exiting
# End time: 18:11:31 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:11:53 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_icmp_ignore
# -- Compiling architecture behavior of tb_icmp_echo_icmp_ignore
# End time: 18:11:54 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.tb_icmp_echo_icmp_ignore
# vsim work.tb_icmp_echo_icmp_ignore 
# Start time: 18:11:59 on Jan 06,2026
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_icmp_echo_icmp_ignore(behavior)
# Loading work.icmp_echo_responder(rtl)
add wave -position insertpoint  \
sim:/tb_icmp_echo_icmp_ignore/clk_period \
sim:/tb_icmp_echo_icmp_ignore/clock \
sim:/tb_icmp_echo_icmp_ignore/in_data \
sim:/tb_icmp_echo_icmp_ignore/in_eop \
sim:/tb_icmp_echo_icmp_ignore/in_ready \
sim:/tb_icmp_echo_icmp_ignore/in_sop \
sim:/tb_icmp_echo_icmp_ignore/in_valid \
sim:/tb_icmp_echo_icmp_ignore/out_data \
sim:/tb_icmp_echo_icmp_ignore/out_eop \
sim:/tb_icmp_echo_icmp_ignore/out_ready \
sim:/tb_icmp_echo_icmp_ignore/out_sop \
sim:/tb_icmp_echo_icmp_ignore/out_valid \
sim:/tb_icmp_echo_icmp_ignore/reset \
sim:/tb_icmp_echo_icmp_ignore/s_state
run
run
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:19:58 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_reply.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_reply
# -- Compiling architecture behavior of tb_icmp_echo_reply
# End time: 18:19:58 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_mac_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:02 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_mac_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_mac_ignore
# -- Compiling architecture behavior of tb_icmp_echo_mac_ignore
# End time: 18:20:03 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:07 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(10): near "-": (vcom-1576) expecting BEGIN.
# End time: 18:20:08 on Jan 06,2026, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:20:13 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# ** Error: C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd(10): near "-": (vcom-1576) expecting BEGIN.
# End time: 18:20:13 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:26 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_ip_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_ip_ignore
# -- Compiling architecture behavior of tb_icmp_echo_ip_ignore
# End time: 18:21:26 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:21:31 on Jan 06,2026
# vcom -reportprogress 300 -work work C:/Users/Dino/Downloads/intelFPGA_lite/19.1/apc_icmpv4_echo_responder/simulation/modelsim/tb_icmp_echo_icmp_ignore.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_icmp_echo_icmp_ignore
# -- Compiling architecture behavior of tb_icmp_echo_icmp_ignore
# End time: 18:21:31 on Jan 06,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:21:49 on Jan 06,2026, Elapsed time: 0:09:50
# Errors: 2, Warnings: 0
