architecture:
  # ============================================================
  # Architecture Description
  # ============================================================
  version: 0.4
  nodes: # Top-level is hierarchical
  - !Container # Top-level system
    name: system
  
  - !Component # DRAM main memory
    name: DRAM
    class: DRAM
    attributes:
      type: "LPDDR4"
      width: 64
      block_size: 8
      datawidth: 8

  - !Container # Eyeriss accelerator
    name: eyeriss
    attributes:
      technology: "32nm"

  - !Component # Global buffer for inputs & outputs
    name: shared_glb
    class: smartbuffer_SRAM
    attributes:
      memory_depth: 16384
      memory_width: 64
      n_banks: 32
      block_size: 8
      datawidth: 8
      read_bandwidth: 16
      write_bandwidth: 16

  - !Container # Each column of PEs produces a different psum row
    name: PE_column
    spatial: {meshX: 14}

  - !Container # Each PE in the column receives a different filter row
    name: PE
    spatial: {meshY: 12}

  - !Parallel # Input/Output/Weight scratchpads in parallel
    nodes:
    - !Component # Input scratchpad
      name: ifmap_spad
      class: smartbuffer_RF
      attributes:
        memory_depth: 12
        memory_width: 16
        block_size: 2
        datawidth: 8
        read_bandwidth: 2
        write_bandwidth: 2

    - !Component # Weight scratchpad
      name: weights_spad
      class: smartbuffer_RF
      attributes:
        memory_depth: 192
        memory_width: 16
        block_size: 2
        datawidth: 8
        read_bandwidth: 2
        write_bandwidth: 2

    - !Component # Output scratchpad
      name: psum_spad
      class: smartbuffer_RF
      attributes:
        memory_depth: 16
        memory_width: 16
        update_fifo_depth: 2
        block_size: 1
        datawidth: 16
        read_bandwidth: 2
        write_bandwidth: 2

  - !Component # MAC unit
    name: mac
    class: intmac
    attributes:
      multiplier_width: 8
      adder_width: 16

#
# The following constraints are limitations of the hardware architecture and dataflow
#

constraints:
  version: 0.4
  targets:
  # certain buffer only stores certain datatypes
  - target: psum_spad
    type: dataspace
    bypass: [Inputs, Weights]
    keep: [Outputs]
  - target: weights_spad
    type: dataspace
    bypass: [Inputs, Outputs]
    keep: [Weights]
  - target: ifmap_spad
    type: dataspace
    bypass: [Weights, Outputs]
    keep: [Inputs]
  - target: shared_glb
    type: dataspace
    bypass: [Weights]
    keep: [Inputs, Outputs]
  - target: PE
    type: spatial
    split: 4
    permutation: [N, P, Q, R, S, C, M]
    factors: [N=1, P=1, Q=1, R=1]
  - target: PE_column
    type: spatial
    split: 7
    permutation: [N, C, P, R, S, Q, M]
    factors: [N=1, C=1, P=1, R=1, S=1]
  # one ofmap position but of different output channels
  - target: psum_spad
    type: temporal
    permutation: [N, C, P, Q, R, S, M] 
    factors: [N=1, C=1, R=1, S=1, P=1, Q=1]
  # row stationary -> 1 row at a time
  - target: weights_spad
    type: temporal
    permutation: [N, M, P, Q, S, C, R]
    factors: [N=1, M=1, P=1, Q=1, S=1]
  - target: ifmap_spad
    type: temporal
    permutation: [N, M, C, P, Q, R, S]
    factors: [N=1, M=1, C=1, P=1, Q=1, R=1, S=1]
