<stg><name>process_arp_pkg<64></name>


<trans_list>

<trans id="125" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry:26 %tmp_i_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %arpDataIn_internal, i32 1

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:27 %br_ln46 = br i1 %tmp_i_i, void %._crit_edge3.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln46"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
:0 %arpDataIn_internal_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %arpDataIn_internal

]]></Node>
<StgValue><ssdm name="arpDataIn_internal_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="128">
<![CDATA[
:1 %tmp_data_V = trunc i128 %arpDataIn_internal_read

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
:2 %tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i128.i32, i128 %arpDataIn_internal_read, i32 72

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1">
<![CDATA[
:3 %header_ready_load = load i1 %header_ready

]]></Node>
<StgValue><ssdm name="header_ready_load"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16">
<![CDATA[
:4 %header_idx_load = load i16 %header_idx

]]></Node>
<StgValue><ssdm name="header_idx_load"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="336" op_0_bw="336">
<![CDATA[
:5 %p_Val2_s = load i336 %header_header_V

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln55 = br i1 %header_ready_load, void %_ifconv, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="16">
<![CDATA[
_ifconv:0 %trunc_ln58 = trunc i16 %header_idx_load

]]></Node>
<StgValue><ssdm name="trunc_ln58"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="22" op_0_bw="22" op_1_bw="16" op_2_bw="6">
<![CDATA[
_ifconv:1 %shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i16.i6, i16 %header_idx_load, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="23" op_0_bw="22">
<![CDATA[
_ifconv:2 %zext_ln58 = zext i22 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:3 %add_ln58 = add i23 %zext_ln58, i23 64

]]></Node>
<StgValue><ssdm name="add_ln58"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
_ifconv:4 %icmp_ln58 = icmp_ult  i23 %add_ln58, i23 336

]]></Node>
<StgValue><ssdm name="icmp_ln58"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="336" op_0_bw="64">
<![CDATA[
_ifconv:5 %zext_ln215 = zext i64 %tmp_data_V

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:6 %or_ln60 = or i22 %shl_ln, i22 63

]]></Node>
<StgValue><ssdm name="or_ln60"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="22" op_0_bw="1" op_1_bw="22" op_2_bw="22">
<![CDATA[
_ifconv:7 %select_ln58 = select i1 %icmp_ln58, i22 %or_ln60, i22 335

]]></Node>
<StgValue><ssdm name="select_ln58"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:8 %icmp_ln58_1 = icmp_ugt  i22 %shl_ln, i22 %select_ln58

]]></Node>
<StgValue><ssdm name="icmp_ln58_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
_ifconv:9 %tmp = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i3.i6, i3 %trunc_ln58, i6 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="9" op_0_bw="22">
<![CDATA[
_ifconv:10 %trunc_ln58_1 = trunc i22 %select_ln58

]]></Node>
<StgValue><ssdm name="trunc_ln58_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:11 %sub_ln58 = sub i9 335, i9 %tmp

]]></Node>
<StgValue><ssdm name="sub_ln58"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:12 %select_ln58_1 = select i1 %icmp_ln58_1, i9 %tmp, i9 %trunc_ln58_1

]]></Node>
<StgValue><ssdm name="select_ln58_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:13 %select_ln58_2 = select i1 %icmp_ln58_1, i9 %trunc_ln58_1, i9 %tmp

]]></Node>
<StgValue><ssdm name="select_ln58_2"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ifconv:14 %select_ln58_3 = select i1 %icmp_ln58_1, i9 %sub_ln58, i9 %tmp

]]></Node>
<StgValue><ssdm name="select_ln58_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ifconv:15 %sub_ln58_1 = sub i9 335, i9 %select_ln58_1

]]></Node>
<StgValue><ssdm name="sub_ln58_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="336" op_0_bw="9">
<![CDATA[
_ifconv:16 %zext_ln58_1 = zext i9 %select_ln58_3

]]></Node>
<StgValue><ssdm name="zext_ln58_1"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="336" op_0_bw="9">
<![CDATA[
_ifconv:17 %zext_ln58_2 = zext i9 %select_ln58_2

]]></Node>
<StgValue><ssdm name="zext_ln58_2"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="336" op_0_bw="9">
<![CDATA[
_ifconv:18 %zext_ln58_3 = zext i9 %sub_ln58_1

]]></Node>
<StgValue><ssdm name="zext_ln58_3"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:19 %shl_ln58 = shl i336 %zext_ln215, i336 %zext_ln58_1

]]></Node>
<StgValue><ssdm name="shl_ln58"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="336" op_0_bw="336" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:20 %tmp_1 = partselect i336 @llvm.part.select.i336, i336 %shl_ln58, i32 335, i32 0

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="336" op_0_bw="1" op_1_bw="336" op_2_bw="336">
<![CDATA[
_ifconv:21 %select_ln58_4 = select i1 %icmp_ln58_1, i336 %tmp_1, i336 %shl_ln58

]]></Node>
<StgValue><ssdm name="select_ln58_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:22 %shl_ln58_1 = shl i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln58_2

]]></Node>
<StgValue><ssdm name="shl_ln58_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:23 %lshr_ln58 = lshr i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735, i336 %zext_ln58_3

]]></Node>
<StgValue><ssdm name="lshr_ln58"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:24 %and_ln58 = and i336 %shl_ln58_1, i336 %lshr_ln58

]]></Node>
<StgValue><ssdm name="and_ln58"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:25 %xor_ln58_1 = xor i336 %and_ln58, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735

]]></Node>
<StgValue><ssdm name="xor_ln58_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:26 %and_ln58_1 = and i336 %p_Val2_s, i336 %xor_ln58_1

]]></Node>
<StgValue><ssdm name="and_ln58_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:27 %and_ln58_2 = and i336 %select_ln58_4, i336 %and_ln58

]]></Node>
<StgValue><ssdm name="and_ln58_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="336" op_0_bw="336" op_1_bw="336">
<![CDATA[
_ifconv:28 %p_Result_s = or i336 %and_ln58_1, i336 %and_ln58_2

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:29 %xor_ln58 = xor i1 %icmp_ln58, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln58"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="336" op_1_bw="336" op_2_bw="0">
<![CDATA[
_ifconv:30 %store_ln414 = store i336 %p_Result_s, i336 %header_header_V

]]></Node>
<StgValue><ssdm name="store_ln414"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:31 %add_ln67 = add i16 %header_idx_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="header_ready_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:32 %br_ln73 = br void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i:0 %header_ready_flag_1_i_i = phi i1 0, void, i1 %xor_ln58, void %_ifconv

]]></Node>
<StgValue><ssdm name="header_ready_flag_1_i_i"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i:1 %header_idx_flag_0_i_i = phi i1 0, void, i1 1, void %_ifconv

]]></Node>
<StgValue><ssdm name="header_idx_flag_0_i_i"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i:2 %header_idx_new_0_i_i = phi i16 0, void, i16 %add_ln67, void %_ifconv

]]></Node>
<StgValue><ssdm name="header_idx_new_0_i_i"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i:4 %br_ln51 = br i1 %tmp_last_V, void %._crit_edge3.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln51"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge4.i.i:0 %br_ln70 = br void %._crit_edge3.i.i

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge3.i.i:0 %header_ready_flag_2_i_i = phi i1 1, void %._crit_edge4.i.i, i1 %header_ready_flag_1_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="header_ready_flag_2_i_i"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge3.i.i:1 %header_ready_new_2_i_i = phi i1 0, void %._crit_edge4.i.i, i1 1, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="header_ready_new_2_i_i"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
._crit_edge3.i.i:2 %header_idx_flag_1_i_i = phi i1 1, void %._crit_edge4.i.i, i1 %header_idx_flag_0_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i1 0, void %entry

]]></Node>
<StgValue><ssdm name="header_idx_flag_1_i_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
._crit_edge3.i.i:3 %header_idx_new_1_i_i = phi i16 0, void %._crit_edge4.i.i, i16 %header_idx_new_0_i_i, void %_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i, i16 0, void %entry

]]></Node>
<StgValue><ssdm name="header_idx_new_1_i_i"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.i.i:4 %br_ln0 = br i1 %header_idx_flag_1_i_i, void %._crit_edge3.new2.i.i, void %mergeST1.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="header_idx_flag_1_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
mergeST1.i.i:0 %store_ln67 = store i16 %header_idx_new_1_i_i, i16 %header_idx

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="header_idx_flag_1_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
mergeST1.i.i:1 %br_ln0 = br void %._crit_edge3.new2.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3.new2.i.i:0 %br_ln58 = br i1 %header_ready_flag_2_i_i, void %.exit, void %mergeST.i.i

]]></Node>
<StgValue><ssdm name="br_ln58"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="header_ready_flag_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
mergeST.i.i:0 %store_ln65 = store i1 %header_ready_new_2_i_i, i1 %header_ready

]]></Node>
<StgValue><ssdm name="store_ln65"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="header_ready_flag_2_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
mergeST.i.i:1 %br_ln0 = br void %.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:10 %myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress

]]></Node>
<StgValue><ssdm name="myIpAddress_read"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_out, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:12 %write_ln222 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_out, i32 %myIpAddress_read

]]></Node>
<StgValue><ssdm name="write_ln222"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpTableInsertFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i192 %arpReplyMetaFifo, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpDataIn_internal, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:25 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="336" op_0_bw="336" op_1_bw="0" op_2_bw="336" op_3_bw="0">
<![CDATA[
_ZN12packetHeaderILi64ELi336EE9parseWordER7ap_uintILi64EE.exit.i.i:3 %p_Val2_1 = phi i336 %p_Val2_s, void, i336 %p_Result_s, void %_ifconv

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_9_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 304, i32 335

]]></Node>
<StgValue><ssdm name="p_Result_9_i_i"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %icmp_ln870 = icmp_eq  i32 %p_Result_9_i_i, i32 %myIpAddress_read

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln53 = br i1 %icmp_ln870, void %._crit_edge4.i.i, void

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_i_i = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %p_Val2_1, i32 160, i32 175

]]></Node>
<StgValue><ssdm name="p_Result_i_i"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0" op_4_bw="16" op_5_bw="0">
<![CDATA[
:1 %switch_ln55 = switch i16 %p_Result_i_i, void %._crit_edge4.i.i, i16 256, void, i16 512, void

]]></Node>
<StgValue><ssdm name="switch_ln55"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_3_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="p_Result_3_i_i"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_6_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223

]]></Node>
<StgValue><ssdm name="tmp_6_i_i"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %p_Result_2_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 48, i32 95

]]></Node>
<StgValue><ssdm name="p_Result_2_i_i"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="48" op_0_bw="48" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1 %tmp_3_i_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223

]]></Node>
<StgValue><ssdm name="tmp_3_i_i"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="336" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_4_i_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="tmp_4_i_i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="129" op_0_bw="129" op_1_bw="17" op_2_bw="48" op_3_bw="32" op_4_bw="32">
<![CDATA[
:2 %or_ln = bitconcatenate i129 @_ssdm_op_BitConcatenate.i129.i17.i48.i32.i32, i17 65536, i48 %tmp_6_i_i, i32 0, i32 %p_Result_3_i_i

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="192" op_0_bw="129">
<![CDATA[
:3 %zext_ln174_1 = zext i129 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln174_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:4 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %arpTableInsertFifo, i192 %zext_ln174_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
:5 %pag_replyCounter_V_load = load i16 %pag_replyCounter_V

]]></Node>
<StgValue><ssdm name="pag_replyCounter_V_load"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6 %add_ln691_1 = add i16 %pag_replyCounter_V_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln691_1"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:7 %store_ln691 = store i16 %add_ln691_1, i16 %pag_replyCounter_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:8 %write_ln66 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regReplyCount, i16 %add_ln691_1

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="512"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
:9 %br_ln67 = br void %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="160" op_0_bw="160" op_1_bw="32" op_2_bw="16" op_3_bw="48" op_4_bw="16" op_5_bw="48">
<![CDATA[
:3 %tmp_5_i_i = bitconcatenate i160 @_ssdm_op_BitConcatenate.i160.i32.i16.i48.i16.i48, i32 %tmp_4_i_i, i16 0, i48 %tmp_3_i_i, i16 0, i48 %p_Result_2_i_i

]]></Node>
<StgValue><ssdm name="tmp_5_i_i"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="192" op_0_bw="160">
<![CDATA[
:4 %zext_ln174 = zext i160 %tmp_5_i_i

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="192" op_2_bw="192">
<![CDATA[
:5 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i192P0A, i192 %arpReplyMetaFifo, i192 %zext_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="16">
<![CDATA[
:6 %pag_requestCounter_V_load = load i16 %pag_requestCounter_V

]]></Node>
<StgValue><ssdm name="pag_requestCounter_V_load"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7 %add_ln691 = add i16 %pag_requestCounter_V_load, i16 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0">
<![CDATA[
:8 %store_ln691 = store i16 %add_ln691, i16 %pag_requestCounter_V

]]></Node>
<StgValue><ssdm name="store_ln691"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9 %write_ln60 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regRequestCount, i16 %add_ln691

]]></Node>
<StgValue><ssdm name="write_ln60"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
<literal name="tmp_last_V" val="1"/>
<literal name="icmp_ln870" val="1"/>
<literal name="p_Result_i_i" val="256"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln61 = br void %._crit_edge4.i.i

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0">
<![CDATA[
.exit:0 %ret_ln222 = ret

]]></Node>
<StgValue><ssdm name="ret_ln222"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
