#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 20 20:36:17 2021
# Process ID: 2710164
# Current directory: /home/li/vivadohls/model_single_dense/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/li/vivadohls/model_single_dense/hls4ml_prj/vivado.log
# Journal file: /home/li/vivadohls/model_single_dense/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# proc dump_statistics {  } {
#   set util_rpt [report_utilization -return_string]
#   set LUTFFPairs 0
#   set SliceRegisters 0
#   set Slice 0
#   set SliceLUTs 0
#   set SliceLUTs1 0
#   set BRAMFIFO36 0
#   set BRAMFIFO18 0
#   set BRAMFIFO36_star 0
#   set BRAMFIFO18_star 0
#   set BRAM18 0
#   set BRAMFIFO 0
#   set BIOB 0
#   set DSPs 0
#   set TotPower 0
#   set design_slack 0
#   set design_req 0
#   set design_delay 0
#   regexp --  {\s*LUT Flip Flop Pairs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore LUTFFPairs
#   regexp --  {\s*Slice Registers\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceRegisters
#   regexp --  {\s*Slice\s*\|\s*([^[:blank:]]+)} $util_rpt ignore Slice
#   regexp --  {\s*Slice LUTs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs
#   regexp --  {\s*Slice LUTs\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs1
#   if { [expr {$SliceLUTs1 == 0}] } {
#     set SliceLUTs1 $SliceLUTs
#   }
#   if { [expr {$LUTFFPairs == 0}] } {
#     set LUTFFPairs $SliceLUTs1
#     puts $SliceLUTs1
#   }
#   if { [expr {$SliceLUTs == 0}] } {
#     set SliceLUTs $SliceLUTs1
#   }
#   regexp --  {\s*RAMB36/FIFO36\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36
#   regexp --  {\s*RAMB18/FIFO18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18
#   regexp --  {\s*RAMB36/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36_star
#   regexp --  {\s*RAMB18/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18_star
#   regexp --  {\s*RAMB18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAM18
#   set BRAMFIFO [expr {(2 *$BRAMFIFO36) + $BRAMFIFO18 + (2*$BRAMFIFO36_star) + $BRAMFIFO18_star + $BRAM18}]
#   regexp --  {\s*Bonded IOB\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BIOB
#   regexp --  {\s*DSPs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore DSPs
#   set power_rpt [report_power -return_string]
#   regexp --  {\s*Total On-Chip Power \(W\)\s*\|\s*([^[:blank:]]+)} $power_rpt ignore TotPower
#   set Timing_Paths [get_timing_paths -max_paths 1 -nworst 1 -setup]
#   if { [expr {$Timing_Paths == ""}] } {
#     set design_slack 0
#     set design_req 0
#   } else {
#     set design_slack [get_property SLACK $Timing_Paths]
#     set design_req [get_property REQUIREMENT  $Timing_Paths]
#   }
#   if { [expr {$design_slack == ""}] } {
#     set design_slack 0
#   }
#   if { [expr {$design_req == ""}] } {
#     set design_req 0
#   }
#   set design_delay [expr {$design_req - $design_slack}]
#   set ofile_report [open myproject_report.xml w]
#   puts $ofile_report "<?xml version=\"1.0\"?>"
#   puts $ofile_report "<document>"
#   puts $ofile_report "  <application>"
#   puts $ofile_report "    <section stringID=\"XILINX_SYNTHESIS_SUMMARY\">"
#   puts $ofile_report "      <item stringID=\"XILINX_LUT_FLIP_FLOP_PAIRS_USED\" value=\"$LUTFFPairs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE\" value=\"$Slice\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_REGISTERS\" value=\"$SliceRegisters\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_LUTS\" value=\"$SliceLUTs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_BLOCK_RAMFIFO\" value=\"$BRAMFIFO\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_IOPIN\" value=\"$BIOB\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DSPS\" value=\"$DSPs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_POWER\" value=\"$TotPower\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DESIGN_DELAY\" value=\"$design_delay\"/>"
#   puts $ofile_report "    </section>"
#   puts $ofile_report "  </application>"
#   puts $ofile_report "</document>"
#   close $ofile_report
# };
# set_param general.maxThreads 1
# set outputDir ./
# file mkdir $outputDir
# create_project myproject -part xc7z020clg484-1 -force
# add_files myproject_prj/solution1/syn/vhdl
# synth_design -top myproject -part xc7z020clg484-1
Command: synth_design -top myproject -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2710189 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1600.727 ; gain = 167.637 ; free physical = 137854 ; free virtual = 244560
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:54]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96' of component 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:104]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' (1#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myproject' (2#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:37]
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 0
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1663.477 ; gain = 230.387 ; free physical = 137813 ; free virtual = 244520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1663.477 ; gain = 230.387 ; free physical = 137815 ; free virtual = 244521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1671.480 ; gain = 238.391 ; free physical = 137815 ; free virtual = 244521
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1693.363 ; gain = 260.273 ; free physical = 137729 ; free virtual = 244436
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 8     
	   5 Input     16 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 5     
	               16 Bit    Registers := 116   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 8     
	   5 Input     16 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 4     
	               16 Bit    Registers := 116   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'data_V_read_int_reg_reg[255:0]' into 'data_V_read_int_reg_reg[255:0]' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
INFO: [Synth 8-4471] merging register 'data_V_read_int_reg_reg[255:0]' into 'data_V_read_int_reg_reg[255:0]' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
INFO: [Synth 8-4471] merging register 'data_V_read_int_reg_reg[255:0]' into 'data_V_read_int_reg_reg[255:0]' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_V_read_int_reg_reg' and it is trimmed from '256' to '240' bits. [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
DSP Report: Generating DSP trunc_ln708_4_reg_16389_reg, operation Mode is: (A2*(B:0xa2))'.
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP trunc_ln708_4_reg_16389_reg.
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP trunc_ln708_4_reg_16389_reg.
DSP Report: operator mul_ln1118_3_fu_262_p2 is absorbed into DSP trunc_ln708_4_reg_16389_reg.
DSP Report: Generating DSP mul_ln1118_8_fu_318_p2, operation Mode is: A2*(B:0x3fdd1).
DSP Report: register mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_8_fu_318_p2.
DSP Report: operator mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_8_fu_318_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_268_p2, operation Mode is: A2*(B:0x3fec1).
DSP Report: register mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_31_fu_268_p2.
DSP Report: operator mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_31_fu_268_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_306_p2, operation Mode is: A2*(B:0x3feef).
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_27_fu_306_p2.
DSP Report: operator mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_27_fu_306_p2.
DSP Report: Generating DSP trunc_ln708_43_reg_16589_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_43_reg_16589_reg.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_43_reg_16589_reg.
DSP Report: operator mul_ln1118_37_fu_281_p2 is absorbed into DSP trunc_ln708_43_reg_16589_reg.
DSP Report: Generating DSP mul_ln1118_34_fu_322_p2, operation Mode is: A2*(B:0x20d).
DSP Report: register mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_34_fu_322_p2.
DSP Report: operator mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_34_fu_322_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_307_p2, operation Mode is: A2*(B:0x222).
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_15_fu_307_p2.
DSP Report: operator mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_15_fu_307_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_278_p2, operation Mode is: A2*(B:0x119).
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP mul_ln1118_23_fu_278_p2.
DSP Report: operator mul_ln1118_23_fu_278_p2 is absorbed into DSP mul_ln1118_23_fu_278_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_300_p2, operation Mode is: A2*(B:0x3febc).
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_11_fu_300_p2.
DSP Report: operator mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_11_fu_300_p2.
DSP Report: Generating DSP trunc_ln708_23_reg_16489_reg, operation Mode is: (A2*(B:0x3ffd4))'.
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP trunc_ln708_23_reg_16489_reg.
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP trunc_ln708_23_reg_16489_reg.
DSP Report: operator mul_ln1118_19_fu_303_p2 is absorbed into DSP trunc_ln708_23_reg_16489_reg.
DSP Report: Generating DSP mul_ln1118_45_fu_319_p2, operation Mode is: A2*(B:0x1b4).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_45_fu_319_p2.
DSP Report: operator mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_45_fu_319_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_320_p2, operation Mode is: A2*(B:0x10f).
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP mul_ln1118_51_fu_320_p2.
DSP Report: operator mul_ln1118_51_fu_320_p2 is absorbed into DSP mul_ln1118_51_fu_320_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_315_p2, operation Mode is: A2*(B:0x3fe0a).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_41_fu_315_p2.
DSP Report: operator mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_41_fu_315_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_279_p2, operation Mode is: A2*(B:0x14b).
DSP Report: register mul_ln1118_49_fu_279_p2 is absorbed into DSP mul_ln1118_49_fu_279_p2.
DSP Report: operator mul_ln1118_49_fu_279_p2 is absorbed into DSP mul_ln1118_49_fu_279_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_321_p2, operation Mode is: A2*(B:0x191).
DSP Report: register mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_9_fu_321_p2.
DSP Report: operator mul_ln1118_9_fu_321_p2 is absorbed into DSP mul_ln1118_9_fu_321_p2.
DSP Report: Generating DSP mul_ln1118_fu_275_p2, operation Mode is: A2*(B:0x3fec7).
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_275_p2.
DSP Report: operator mul_ln1118_fu_275_p2 is absorbed into DSP mul_ln1118_fu_275_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_274_p2, operation Mode is: A2*(B:0x3fde2).
DSP Report: register mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_32_fu_274_p2.
DSP Report: operator mul_ln1118_32_fu_274_p2 is absorbed into DSP mul_ln1118_32_fu_274_p2.
DSP Report: Generating DSP trunc_ln708_32_reg_16534_reg, operation Mode is: (A2*(B:0xb1))'.
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP trunc_ln708_32_reg_16534_reg.
DSP Report: register trunc_ln708_32_reg_16534_reg is absorbed into DSP trunc_ln708_32_reg_16534_reg.
DSP Report: operator mul_ln1118_28_fu_291_p2 is absorbed into DSP trunc_ln708_32_reg_16534_reg.
DSP Report: Generating DSP trunc_ln708_44_reg_16594_reg, operation Mode is: (A2*(B:0xd2))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_44_reg_16594_reg.
DSP Report: register trunc_ln708_44_reg_16594_reg is absorbed into DSP trunc_ln708_44_reg_16594_reg.
DSP Report: operator mul_ln1118_38_fu_324_p2 is absorbed into DSP trunc_ln708_44_reg_16594_reg.
DSP Report: Generating DSP mul_ln1118_35_fu_293_p2, operation Mode is: A2*(B:0x190).
DSP Report: register mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_35_fu_293_p2.
DSP Report: operator mul_ln1118_35_fu_293_p2 is absorbed into DSP mul_ln1118_35_fu_293_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_310_p2, operation Mode is: A2*(B:0x182).
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_16_fu_310_p2.
DSP Report: operator mul_ln1118_16_fu_310_p2 is absorbed into DSP mul_ln1118_16_fu_310_p2.
DSP Report: Generating DSP trunc_ln708_28_reg_16514_reg, operation Mode is: (A2*(B:0x3ff1b))'.
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP trunc_ln708_28_reg_16514_reg.
DSP Report: register trunc_ln708_28_reg_16514_reg is absorbed into DSP trunc_ln708_28_reg_16514_reg.
DSP Report: operator mul_ln1118_24_fu_296_p2 is absorbed into DSP trunc_ln708_28_reg_16514_reg.
DSP Report: Generating DSP trunc_ln708_16_reg_16454_reg, operation Mode is: (A2*(B:0xb6))'.
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP trunc_ln708_16_reg_16454_reg.
DSP Report: register trunc_ln708_16_reg_16454_reg is absorbed into DSP trunc_ln708_16_reg_16454_reg.
DSP Report: operator mul_ln1118_12_fu_295_p2 is absorbed into DSP trunc_ln708_16_reg_16454_reg.
DSP Report: Generating DSP mul_ln1118_20_fu_297_p2, operation Mode is: A2*(B:0x21e).
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP mul_ln1118_20_fu_297_p2.
DSP Report: operator mul_ln1118_20_fu_297_p2 is absorbed into DSP mul_ln1118_20_fu_297_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_314_p2, operation Mode is: A2*(B:0x12d).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_46_fu_314_p2.
DSP Report: operator mul_ln1118_46_fu_314_p2 is absorbed into DSP mul_ln1118_46_fu_314_p2.
DSP Report: Generating DSP trunc_ln708_60_reg_16674_reg, operation Mode is: (A2*(B:0x3ff3c))'.
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP trunc_ln708_60_reg_16674_reg.
DSP Report: register trunc_ln708_60_reg_16674_reg is absorbed into DSP trunc_ln708_60_reg_16674_reg.
DSP Report: operator mul_ln1118_52_fu_284_p2 is absorbed into DSP trunc_ln708_60_reg_16674_reg.
DSP Report: Generating DSP mul_ln1118_42_fu_265_p2, operation Mode is: A2*(B:0x3fed5).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_42_fu_265_p2.
DSP Report: operator mul_ln1118_42_fu_265_p2 is absorbed into DSP mul_ln1118_42_fu_265_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_272_p2, operation Mode is: A2*(B:0x3fddf).
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP mul_ln1118_4_fu_272_p2.
DSP Report: operator mul_ln1118_4_fu_272_p2 is absorbed into DSP mul_ln1118_4_fu_272_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_308_p2, operation Mode is: A2*(B:0x3fe48).
DSP Report: register mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_10_fu_308_p2.
DSP Report: operator mul_ln1118_10_fu_308_p2 is absorbed into DSP mul_ln1118_10_fu_308_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_267_p2, operation Mode is: A2*(B:0x199).
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1_fu_267_p2.
DSP Report: operator mul_ln1118_1_fu_267_p2 is absorbed into DSP mul_ln1118_1_fu_267_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_325_p2, operation Mode is: A2*(B:0x1b1).
DSP Report: register mul_ln1118_6_fu_325_p2 is absorbed into DSP mul_ln1118_6_fu_325_p2.
DSP Report: operator mul_ln1118_6_fu_325_p2 is absorbed into DSP mul_ln1118_6_fu_325_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_269_p2, operation Mode is: A2*(B:0x13e).
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_29_fu_269_p2.
DSP Report: operator mul_ln1118_29_fu_269_p2 is absorbed into DSP mul_ln1118_29_fu_269_p2.
DSP Report: Generating DSP trunc_ln708_45_reg_16599_reg, operation Mode is: (A2*(B:0x5f))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_45_reg_16599_reg.
DSP Report: register trunc_ln708_45_reg_16599_reg is absorbed into DSP trunc_ln708_45_reg_16599_reg.
DSP Report: operator mul_ln1118_39_fu_288_p2 is absorbed into DSP trunc_ln708_45_reg_16599_reg.
DSP Report: Generating DSP mul_ln1118_36_fu_280_p2, operation Mode is: A2*(B:0x191).
DSP Report: register mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_36_fu_280_p2.
DSP Report: operator mul_ln1118_36_fu_280_p2 is absorbed into DSP mul_ln1118_36_fu_280_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_301_p2, operation Mode is: A2*(B:0x3fe15).
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_17_fu_301_p2.
DSP Report: operator mul_ln1118_17_fu_301_p2 is absorbed into DSP mul_ln1118_17_fu_301_p2.
DSP Report: Generating DSP trunc_ln708_29_reg_16519_reg, operation Mode is: (A2*(B:0x3ffd2))'.
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP trunc_ln708_29_reg_16519_reg.
DSP Report: register trunc_ln708_29_reg_16519_reg is absorbed into DSP trunc_ln708_29_reg_16519_reg.
DSP Report: operator mul_ln1118_25_fu_316_p2 is absorbed into DSP trunc_ln708_29_reg_16519_reg.
DSP Report: Generating DSP mul_ln1118_13_fu_292_p2, operation Mode is: A2*(B:0x3fe56).
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_13_fu_292_p2.
DSP Report: operator mul_ln1118_13_fu_292_p2 is absorbed into DSP mul_ln1118_13_fu_292_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_270_p2, operation Mode is: A2*(B:0x1b5).
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP mul_ln1118_21_fu_270_p2.
DSP Report: operator mul_ln1118_21_fu_270_p2 is absorbed into DSP mul_ln1118_21_fu_270_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_311_p2, operation Mode is: A2*(B:0x3feef).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_47_fu_311_p2.
DSP Report: operator mul_ln1118_47_fu_311_p2 is absorbed into DSP mul_ln1118_47_fu_311_p2.
DSP Report: Generating DSP trunc_ln708_61_reg_16679_reg, operation Mode is: (A2*(B:0x3ffbb))'.
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP trunc_ln708_61_reg_16679_reg.
DSP Report: register trunc_ln708_61_reg_16679_reg is absorbed into DSP trunc_ln708_61_reg_16679_reg.
DSP Report: operator mul_ln1118_53_fu_290_p2 is absorbed into DSP trunc_ln708_61_reg_16679_reg.
DSP Report: Generating DSP mul_ln1118_43_fu_271_p2, operation Mode is: A2*(B:0x223).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_43_fu_271_p2.
DSP Report: operator mul_ln1118_43_fu_271_p2 is absorbed into DSP mul_ln1118_43_fu_271_p2.
DSP Report: Generating DSP trunc_ln708_57_reg_16659_reg, operation Mode is: (A2*(B:0xe7))'.
DSP Report: register mul_ln1118_49_fu_279_p2 is absorbed into DSP trunc_ln708_57_reg_16659_reg.
DSP Report: register trunc_ln708_57_reg_16659_reg is absorbed into DSP trunc_ln708_57_reg_16659_reg.
DSP Report: operator mul_ln1118_50_fu_285_p2 is absorbed into DSP trunc_ln708_57_reg_16659_reg.
DSP Report: Generating DSP mul_ln1118_5_fu_277_p2, operation Mode is: A2*(B:0x1a2).
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP mul_ln1118_5_fu_277_p2.
DSP Report: operator mul_ln1118_5_fu_277_p2 is absorbed into DSP mul_ln1118_5_fu_277_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_263_p2, operation Mode is: A2*(B:0x137).
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2_fu_263_p2.
DSP Report: operator mul_ln1118_2_fu_263_p2 is absorbed into DSP mul_ln1118_2_fu_263_p2.
DSP Report: Generating DSP trunc_ln708_10_reg_16424_reg, operation Mode is: (A2*(B:0x99))'.
DSP Report: register mul_ln1118_6_fu_325_p2 is absorbed into DSP trunc_ln708_10_reg_16424_reg.
DSP Report: register trunc_ln708_10_reg_16424_reg is absorbed into DSP trunc_ln708_10_reg_16424_reg.
DSP Report: operator mul_ln1118_7_fu_317_p2 is absorbed into DSP trunc_ln708_10_reg_16424_reg.
DSP Report: Generating DSP mul_ln1118_33_fu_264_p2, operation Mode is: A2*(B:0x3fe3c).
DSP Report: register mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_33_fu_264_p2.
DSP Report: operator mul_ln1118_33_fu_264_p2 is absorbed into DSP mul_ln1118_33_fu_264_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_313_p2, operation Mode is: A2*(B:0x224).
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_30_fu_313_p2.
DSP Report: operator mul_ln1118_30_fu_313_p2 is absorbed into DSP mul_ln1118_30_fu_313_p2.
DSP Report: Generating DSP trunc_ln708_46_reg_16604_reg, operation Mode is: (A2*(B:0xfb))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_46_reg_16604_reg.
DSP Report: register trunc_ln708_46_reg_16604_reg is absorbed into DSP trunc_ln708_46_reg_16604_reg.
DSP Report: operator mul_ln1118_40_fu_276_p2 is absorbed into DSP trunc_ln708_46_reg_16604_reg.
DSP Report: Generating DSP trunc_ln708_22_reg_16484_reg, operation Mode is: (A2*(B:0xb0))'.
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP trunc_ln708_22_reg_16484_reg.
DSP Report: register trunc_ln708_22_reg_16484_reg is absorbed into DSP trunc_ln708_22_reg_16484_reg.
DSP Report: operator mul_ln1118_18_fu_286_p2 is absorbed into DSP trunc_ln708_22_reg_16484_reg.
DSP Report: Generating DSP trunc_ln708_30_reg_16524_reg, operation Mode is: (A2*(B:0xc8))'.
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP trunc_ln708_30_reg_16524_reg.
DSP Report: register trunc_ln708_30_reg_16524_reg is absorbed into DSP trunc_ln708_30_reg_16524_reg.
DSP Report: operator mul_ln1118_26_fu_273_p2 is absorbed into DSP trunc_ln708_30_reg_16524_reg.
DSP Report: Generating DSP mul_ln1118_14_fu_312_p2, operation Mode is: A2*(B:0x3fe76).
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_14_fu_312_p2.
DSP Report: operator mul_ln1118_14_fu_312_p2 is absorbed into DSP mul_ln1118_14_fu_312_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_298_p2, operation Mode is: A2*(B:0x12a).
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP mul_ln1118_22_fu_298_p2.
DSP Report: operator mul_ln1118_22_fu_298_p2 is absorbed into DSP mul_ln1118_22_fu_298_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_287_p2, operation Mode is: A2*(B:0x3fddf).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_48_fu_287_p2.
DSP Report: operator mul_ln1118_48_fu_287_p2 is absorbed into DSP mul_ln1118_48_fu_287_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_304_p2, operation Mode is: A2*(B:0x3fec6).
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP mul_ln1118_54_fu_304_p2.
DSP Report: operator mul_ln1118_54_fu_304_p2 is absorbed into DSP mul_ln1118_54_fu_304_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_323_p2, operation Mode is: A2*(B:0x3fe70).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_44_fu_323_p2.
DSP Report: operator mul_ln1118_44_fu_323_p2 is absorbed into DSP mul_ln1118_44_fu_323_p2.
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 0
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 has unconnected port ap_rst
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1836.715 ; gain = 403.625 ; free physical = 136848 ; free virtual = 243560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xa2))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fdd1)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fec1)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3feef)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x1b))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x20d)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x222)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x119)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3febc)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ffd4))' | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1b4)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x10f)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe0a)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x14b)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x191)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fec7)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fde2)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xb1))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xd2))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x190)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x182)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ff1b))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xb6))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x21e)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x12d)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ff3c))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fed5)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fddf)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe48)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x199)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1b1)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x13e)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x5f))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x191)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe15)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ffd2))' | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe56)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1b5)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3feef)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ffbb))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x223)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xe7))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1a2)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x137)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x99))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe3c)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x224)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xfb))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xb0))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xc8))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe76)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x12a)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fddf)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fec6)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe70)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1839.684 ; gain = 406.594 ; free physical = 136848 ; free virtual = 243560
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136849 ; free virtual = 243561
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136846 ; free virtual = 243559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136846 ; free virtual = 243559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136846 ; free virtual = 243558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136846 ; free virtual = 243558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136846 ; free virtual = 243558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136846 ; free virtual = 243558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   159|
|3     |DSP48E1 |    55|
|4     |LUT1    |    92|
|5     |LUT2    |   213|
|6     |LUT3    |   590|
|7     |LUT4    |   174|
|8     |LUT5    |   170|
|9     |LUT6    |   176|
|10    |FDRE    |   866|
|11    |IBUF    |   260|
|12    |OBUF    |   105|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                      |Module                                            |Cells |
+------+--------------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                           |                                                  |  2861|
|2     |  grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96 |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 |  2228|
+------+--------------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136846 ; free virtual = 243558
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.691 ; gain = 414.602 ; free physical = 136848 ; free virtual = 243561
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1847.699 ; gain = 414.602 ; free physical = 136848 ; free virtual = 243561
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1858.598 ; gain = 0.000 ; free physical = 137413 ; free virtual = 244125
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.348 ; gain = 0.000 ; free physical = 137327 ; free virtual = 244039
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:37 . Memory (MB): peak = 1925.348 ; gain = 492.340 ; free physical = 137459 ; free virtual = 244171
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1925.348 ; gain = 0.000 ; free physical = 137459 ; free virtual = 244171
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/li/vivadohls/model_single_dense/hls4ml_prj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2253.336 ; gain = 327.988 ; free physical = 136968 ; free virtual = 243680
# report_utilization -file $outputDir/post_synth_util.rpt
# dump_statistics
1219
Command: report_power -return_string
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2356.410 ; gain = 0.000 ; free physical = 136945 ; free virtual = 243658

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 97c8ce79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2356.410 ; gain = 0.000 ; free physical = 136945 ; free virtual = 243658

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 97c8ce79

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136681 ; free virtual = 243393
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c86f2360

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136673 ; free virtual = 243385
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a6094c10

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136657 ; free virtual = 243369
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: a6094c10

Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136649 ; free virtual = 243361
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a6094c10

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136645 ; free virtual = 243357
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a6094c10

Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136640 ; free virtual = 243352
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136614 ; free virtual = 243326
Ending Logic Optimization Task | Checksum: c862d63b

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136613 ; free virtual = 243325

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c862d63b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136607 ; free virtual = 243319

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c862d63b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136606 ; free virtual = 243318

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136606 ; free virtual = 243318
Ending Netlist Obfuscation Task | Checksum: c862d63b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2487.410 ; gain = 0.000 ; free physical = 136604 ; free virtual = 243316
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# dump_statistics
1219
Command: report_power -return_string
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_utilization -file $outputDir/post_opt_design_util.rpt
# place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.355 ; gain = 0.000 ; free physical = 136272 ; free virtual = 242984
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00cef488

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2501.355 ; gain = 0.000 ; free physical = 136272 ; free virtual = 242984
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.355 ; gain = 0.000 ; free physical = 136271 ; free virtual = 242984

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-415] IO Placement failed due to overutilization. This design contains 365 I/O ports
 while the target  device: 7z020 package: clg484, contains only 330 available user I/O. The target device has 330 usable I/O pins of which 0 are already occupied by user-locked I/Os.
 To rectify this issue:
 1. Ensure you are targeting the correct device and package.  Select a larger device or different package if necessary.
 2. Check the top-level ports of the design to ensure the correct number of ports are specified.
 3. Consider design changes to reduce the number of I/Os necessary.
ERROR: [Place 30-68] Instance ap_clk_IBUF_BUFG_inst (BUFG) is not placed
ERROR: [Place 30-68] Instance ap_clk_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ap_done_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ap_idle_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ap_ready_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance ap_rst_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance ap_start_IBUF_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_in_1_ap_vld_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[0]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[10]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[11]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[12]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[13]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[14]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[15]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[1]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[2]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[3]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[4]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[5]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[6]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[7]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[8]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_OBUF[9]_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance const_size_out_1_ap_vld_OBUF_inst (OBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[0]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[100]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[101]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[102]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[103]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[104]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[105]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[106]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[107]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[108]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[109]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[10]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[110]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[111]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[112]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[113]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[114]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[115]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[116]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[117]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[118]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[119]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[11]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[120]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[121]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[122]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[123]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[124]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[125]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[126]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[127]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[128]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[129]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[12]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[130]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[131]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[132]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[133]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[134]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[135]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[136]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[137]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[138]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[139]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[13]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[140]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[141]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[142]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[143]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[144]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[145]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[146]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[147]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[148]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[149]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[14]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[150]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[151]_inst (IBUF) is not placed
ERROR: [Place 30-68] Instance dense_1_input_V_IBUF[152]_inst (IBUF) is not placed
INFO: [Common 17-14] Message 'Place 30-68' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f471cab

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2501.355 ; gain = 0.000 ; free physical = 136201 ; free virtual = 242914
Phase 1 Placer Initialization | Checksum: 8f471cab

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2501.355 ; gain = 0.000 ; free physical = 136201 ; free virtual = 242914
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 8f471cab

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2501.355 ; gain = 0.000 ; free physical = 136201 ; free virtual = 242913
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 103 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Mon Dec 20 20:37:23 2021...
