#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x143715de0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x1437329e0_0 .var "clk", 0 0;
v0x143732a90_0 .var "flg1", 0 0;
v0x143732b20_0 .var "flg2", 0 0;
v0x143732bb0_0 .var "flg3", 0 0;
v0x143732c60_0 .var "flg4", 0 0;
v0x143732d30_0 .var "rst", 0 0;
v0x143732de0_0 .var "x", 15 0;
v0x143732e70_0 .net "y", 15 0, v0x1437328d0_0;  1 drivers
S_0x143715c40 .scope module, "divby255" "Divby255" 2 6, 3 1 0, S_0x143715de0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "x";
    .port_info 1 /INPUT 1 "flg1";
    .port_info 2 /INPUT 1 "flg2";
    .port_info 3 /INPUT 1 "flg3";
    .port_info 4 /INPUT 1 "flg4";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 16 "y";
P_0x1437108c0 .param/l "S0" 0 3 34, +C4<00000000000000000000000000000000>;
P_0x143710900 .param/l "S1" 0 3 35, +C4<00000000000000000000000000000001>;
P_0x143710940 .param/l "S2" 0 3 36, +C4<00000000000000000000000000000010>;
P_0x143710980 .param/l "S3" 0 3 37, +C4<00000000000000000000000000000011>;
P_0x1437109c0 .param/l "S4" 0 3 38, +C4<00000000000000000000000000000100>;
P_0x143710a00 .param/l "S5" 0 3 39, +C4<00000000000000000000000000000101>;
P_0x143710a40 .param/l "S6" 0 3 40, +C4<00000000000000000000000000000110>;
v0x1437319b0_0 .var "X", 31 0;
v0x143731a70_0 .net "X_1", 31 0, v0x14372fa30_0;  1 drivers
v0x143731b00_0 .net "Y", 31 0, v0x1437318e0_0;  1 drivers
v0x143731bd0_0 .net "clk", 0 0, v0x1437329e0_0;  1 drivers
v0x143731c60_0 .var "count", 1 0;
v0x143731d50_0 .var "cs", 2 0;
v0x143731e00_0 .net "flg1", 0 0, v0x143732a90_0;  1 drivers
v0x143731ea0_0 .net "flg2", 0 0, v0x143732b20_0;  1 drivers
v0x143731f40_0 .net "flg3", 0 0, v0x143732bb0_0;  1 drivers
v0x143732050_0 .net "flg4", 0 0, v0x143732c60_0;  1 drivers
v0x1437320e0_0 .var "ns", 2 0;
L_0x148078010 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x143732190_0 .net "one", 31 0, L_0x148078010;  1 drivers
v0x143732250_0 .net "rst", 0 0, v0x143732d30_0;  1 drivers
v0x1437322e0_0 .net "temp1", 31 0, v0x143730d60_0;  1 drivers
v0x1437323b0_0 .net "temp2", 31 0, v0x14372fec0_0;  1 drivers
v0x143732480_0 .net "temp3", 31 0, v0x143731100_0;  1 drivers
v0x143732550_0 .net "temp4", 31 0, v0x1437303e0_0;  1 drivers
v0x143732720_0 .net "temp5", 31 0, v0x1437314f0_0;  1 drivers
v0x1437327b0_0 .net "temp6", 31 0, v0x1437308a0_0;  1 drivers
v0x143732840_0 .net "x", 15 0, v0x143732de0_0;  1 drivers
v0x1437328d0_0 .var "y", 15 0;
E_0x143716d90 .event posedge, v0x143731bd0_0;
S_0x143715f80 .scope module, "a0" "adder" 3 21, 4 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "out";
v0x143711670_0 .net "A", 31 0, v0x1437319b0_0;  1 drivers
v0x14372f990_0 .net "B", 31 0, L_0x148078010;  alias, 1 drivers
v0x14372fa30_0 .var "out", 31 0;
E_0x14370ffe0 .event anyedge, v0x14372f990_0, v0x143711670_0;
S_0x14372fad0 .scope module, "a1" "adder" 3 24, 4 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "out";
v0x14372fd40_0 .net "A", 31 0, v0x143730d60_0;  alias, 1 drivers
v0x14372fe00_0 .net "B", 31 0, v0x14372fa30_0;  alias, 1 drivers
v0x14372fec0_0 .var "out", 31 0;
E_0x14372fcf0 .event anyedge, v0x14372fa30_0, v0x14372fd40_0;
S_0x14372ffc0 .scope module, "a2" "adder" 3 27, 4 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "out";
v0x143730240_0 .net "A", 31 0, v0x143731100_0;  alias, 1 drivers
v0x143730300_0 .net "B", 31 0, v0x14372fa30_0;  alias, 1 drivers
v0x1437303e0_0 .var "out", 31 0;
E_0x1437301f0 .event anyedge, v0x14372fa30_0, v0x143730240_0;
S_0x1437304d0 .scope module, "a3" "adder" 3 30, 4 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "out";
v0x143730740_0 .net "A", 31 0, v0x1437314f0_0;  alias, 1 drivers
v0x143730800_0 .net "B", 31 0, v0x14372fa30_0;  alias, 1 drivers
v0x1437308a0_0 .var "out", 31 0;
E_0x1437306e0 .event anyedge, v0x14372fa30_0, v0x143730740_0;
S_0x1437309b0 .scope module, "r0" "rshift8bit" 3 22, 5 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "out";
v0x143730c30_0 .net "A", 31 0, v0x14372fa30_0;  alias, 1 drivers
v0x143730d60_0 .var "out", 31 0;
E_0x143730be0 .event anyedge, v0x14372fa30_0;
S_0x143730df0 .scope module, "r1" "rshift8bit" 3 25, 5 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "out";
v0x143731030_0 .net "A", 31 0, v0x14372fec0_0;  alias, 1 drivers
v0x143731100_0 .var "out", 31 0;
E_0x143730fe0 .event anyedge, v0x14372fec0_0;
S_0x1437311d0 .scope module, "r2" "rshift8bit" 3 28, 5 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "out";
v0x143731420_0 .net "A", 31 0, v0x1437303e0_0;  alias, 1 drivers
v0x1437314f0_0 .var "out", 31 0;
E_0x1437313c0 .event anyedge, v0x1437303e0_0;
S_0x1437315c0 .scope module, "r3" "rshift8bit" 3 31, 5 1 0, S_0x143715c40;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /OUTPUT 32 "out";
v0x143731810_0 .net "A", 31 0, v0x1437308a0_0;  alias, 1 drivers
v0x1437318e0_0 .var "out", 31 0;
E_0x1437317b0 .event anyedge, v0x1437308a0_0;
    .scope S_0x143715f80;
T_0 ;
    %wait E_0x14370ffe0;
    %load/vec4 v0x143711670_0;
    %load/vec4 v0x14372f990_0;
    %add;
    %store/vec4 v0x14372fa30_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1437309b0;
T_1 ;
    %wait E_0x143730be0;
    %load/vec4 v0x143730c30_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x143730d60_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x14372fad0;
T_2 ;
    %wait E_0x14372fcf0;
    %load/vec4 v0x14372fd40_0;
    %load/vec4 v0x14372fe00_0;
    %add;
    %store/vec4 v0x14372fec0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x143730df0;
T_3 ;
    %wait E_0x143730fe0;
    %load/vec4 v0x143731030_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x143731100_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x14372ffc0;
T_4 ;
    %wait E_0x1437301f0;
    %load/vec4 v0x143730240_0;
    %load/vec4 v0x143730300_0;
    %add;
    %store/vec4 v0x1437303e0_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1437311d0;
T_5 ;
    %wait E_0x1437313c0;
    %load/vec4 v0x143731420_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1437314f0_0, 0, 32;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1437304d0;
T_6 ;
    %wait E_0x1437306e0;
    %load/vec4 v0x143730740_0;
    %load/vec4 v0x143730800_0;
    %add;
    %store/vec4 v0x1437308a0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1437315c0;
T_7 ;
    %wait E_0x1437317b0;
    %load/vec4 v0x143731810_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x1437318e0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x143715c40;
T_8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x143731c60_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x143731d50_0, 0, 3;
    %end;
    .thread T_8;
    .scope S_0x143715c40;
T_9 ;
    %wait E_0x143716d90;
    %load/vec4 v0x1437320e0_0;
    %assign/vec4 v0x143731d50_0, 0;
    %vpi_call 3 46 "$display", "cs = %d", v0x143731d50_0 {0 0 0};
    %load/vec4 v0x143731d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1437328d0_0, 0;
    %load/vec4 v0x143731e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1437320e0_0, 0;
T_9.7 ;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x143732840_0;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1437319b0_0, 4, 5;
    %load/vec4 v0x143731ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.9, 8;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1437320e0_0, 0;
T_9.9 ;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x143732840_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x1437319b0_0, 4, 5;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x1437320e0_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x143731f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.11, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x1437320e0_0, 0;
T_9.11 ;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x143731b00_0;
    %parti/s 16, 16, 6;
    %assign/vec4 v0x1437328d0_0, 0;
    %vpi_call 3 70 "$display", $time, " y_MSB = %b, flg4 = %d", v0x1437328d0_0, v0x143732050_0 {0 0 0};
    %load/vec4 v0x143732050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.13, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x1437320e0_0, 0;
T_9.13 ;
    %jmp T_9.6;
T_9.5 ;
    %load/vec4 v0x143731b00_0;
    %parti/s 16, 0, 2;
    %assign/vec4 v0x1437328d0_0, 0;
    %vpi_call 3 76 "$display", $time, " y_LSB = %b", v0x1437328d0_0 {0 0 0};
    %load/vec4 v0x143732250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.15, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1437320e0_0, 0;
T_9.15 ;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x143715de0;
T_10 ;
    %delay 5, 0;
    %load/vec4 v0x1437329e0_0;
    %inv;
    %store/vec4 v0x1437329e0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x143715de0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1437329e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143732d30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x143732de0_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143732a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143732b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143732a90_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143732b20_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 25500, 0, 16;
    %store/vec4 v0x143732de0_0, 0, 16;
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143732b20_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143732bb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143732c60_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 25 "$display", $time, " FINAL y_MSB = %b", v0x143732e70_0 {0 0 0};
    %delay 100, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x143732bb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x143732c60_0, 0, 1;
    %delay 100, 0;
    %vpi_call 2 28 "$display", $time, " FINAL y_LSB = %b", v0x143732e70_0 {0 0 0};
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "Q1_tb.v";
    "Q1_topmodule.v";
    "Q1_adder.v";
    "Q1_rshift.v";
