

================================================================
== Vitis HLS Report for 'cnn_Pipeline_4'
================================================================
* Date:           Fri Apr 21 17:46:43 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.817 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       10|       10|         3|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      93|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|       -|       -|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|      72|    -|
|Register         |        -|    -|      34|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|      34|     165|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_148_fu_120_p2    |         +|   0|  0|  13|           4|           1|
    |empty_152_fu_218_p2    |         +|   0|  0|   7|           7|           7|
    |next_mul43_fu_152_p2   |         +|   0|  0|  15|           8|           5|
    |next_urem45_fu_132_p2  |         +|   0|  0|  13|           4|           1|
    |tmp_fu_208_p2          |         +|   0|  0|  14|           6|           6|
    |empty_150_fu_192_p2    |         -|   0|  0|   7|           7|           7|
    |empty_149_fu_138_p2    |      icmp|   0|  0|   9|           4|           2|
    |exitcond497_fu_114_p2  |      icmp|   0|  0|   9|           4|           4|
    |idx_urem46_fu_144_p3   |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  93|          46|          39|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index35_load  |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul42_load     |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem44_load    |   9|          2|    4|          8|
    |loop_index35_fu_66                  |   9|          2|    4|          8|
    |phi_mul42_fu_62                     |   9|          2|    8|         16|
    |phi_urem44_fu_58                    |   9|          2|    4|          8|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  72|         16|   34|         68|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+---+----+-----+-----------+
    |                   Name                  | FF| LUT| Bits| Const Bits|
    +-----------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                |  1|   0|    1|          0|
    |ap_done_reg                              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |  1|   0|    1|          0|
    |loop_index35_fu_66                       |  4|   0|    4|          0|
    |loop_index35_load_reg_283                |  4|   0|    4|          0|
    |loop_index35_load_reg_283_pp0_iter1_reg  |  4|   0|    4|          0|
    |phi_mul42_fu_62                          |  8|   0|    8|          0|
    |phi_urem44_fu_58                         |  4|   0|    4|          0|
    |tmp_s_reg_292                            |  5|   0|    5|          0|
    +-----------------------------------------+---+----+-----+-----------+
    |Total                                    | 34|   0|   34|          0|
    +-----------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_4|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_4|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  cnn_Pipeline_4|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_4|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_4|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  cnn_Pipeline_4|  return value|
|weight_buf_1_address0  |  out|    4|   ap_memory|    weight_buf_1|         array|
|weight_buf_1_ce0       |  out|    1|   ap_memory|    weight_buf_1|         array|
|weight_buf_1_we0       |  out|    1|   ap_memory|    weight_buf_1|         array|
|weight_buf_1_d0        |  out|   32|   ap_memory|    weight_buf_1|         array|
|weight_buf_address0    |  out|    7|   ap_memory|      weight_buf|         array|
|weight_buf_ce0         |  out|    1|   ap_memory|      weight_buf|         array|
|weight_buf_q0          |   in|   32|   ap_memory|      weight_buf|         array|
+-----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.81>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_urem44 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_urem44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%phi_mul42 = alloca i32 1"   --->   Operation 7 'alloca' 'phi_mul42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%loop_index35 = alloca i32 1"   --->   Operation 8 'alloca' 'loop_index35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_buf, void @empty_3, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %loop_index35"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 0, i8 %phi_mul42"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 0, i4 %phi_urem44"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop34"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%loop_index35_load = load i4 %loop_index35"   --->   Operation 14 'load' 'loop_index35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.44ns)   --->   "%exitcond497 = icmp_eq  i4 %loop_index35_load, i4 9"   --->   Operation 16 'icmp' 'exitcond497' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.77ns)   --->   "%empty_148 = add i4 %loop_index35_load, i4 1"   --->   Operation 18 'add' 'empty_148' <Predicate = true> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond497, void %load-store-loop34.split, void %load-store-loop31.preheader.exitStub"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%phi_urem44_load = load i4 %phi_urem44"   --->   Operation 20 'load' 'phi_urem44_load' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phi_mul42_load = load i8 %phi_mul42"   --->   Operation 21 'load' 'phi_mul42_load' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.77ns)   --->   "%next_urem45 = add i4 %phi_urem44_load, i4 1"   --->   Operation 22 'add' 'next_urem45' <Predicate = (!exitcond497)> <Delay = 1.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.44ns)   --->   "%empty_149 = icmp_ult  i4 %next_urem45, i4 3"   --->   Operation 23 'icmp' 'empty_149' <Predicate = (!exitcond497)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.99ns)   --->   "%idx_urem46 = select i1 %empty_149, i4 %next_urem45, i4 0"   --->   Operation 24 'select' 'idx_urem46' <Predicate = (!exitcond497)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.11ns)   --->   "%next_mul43 = add i8 %phi_mul42_load, i8 22"   --->   Operation 25 'add' 'next_mul43' <Predicate = (!exitcond497)> <Delay = 2.11> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul42_load, i32 6, i32 7"   --->   Operation 26 'partselect' 'tmp_59' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %tmp_59, i4 0"   --->   Operation 27 'bitconcatenate' 'p_shl2' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i6 %p_shl2"   --->   Operation 28 'zext' 'p_shl2_cast' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %tmp_59, i2 0"   --->   Operation 29 'bitconcatenate' 'p_shl3' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl3_cast = zext i4 %p_shl3"   --->   Operation 30 'zext' 'p_shl3_cast' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty_150 = sub i7 %p_shl2_cast, i7 %p_shl3_cast"   --->   Operation 31 'sub' 'empty_150' <Predicate = (!exitcond497)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%empty_151 = shl i4 %phi_urem44_load, i4 2"   --->   Operation 32 'shl' 'empty_151' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node tmp)   --->   "%p_cast7 = zext i4 %empty_151"   --->   Operation 33 'zext' 'p_cast7' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns) (out node of the LUT)   --->   "%tmp = add i6 %p_cast7, i6 36"   --->   Operation 34 'add' 'tmp' <Predicate = (!exitcond497)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_cast = zext i6 %tmp"   --->   Operation 35 'zext' 'tmp_cast' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.54ns) (root node of TernaryAdder)   --->   "%empty_152 = add i7 %tmp_cast, i7 %empty_150"   --->   Operation 36 'add' 'empty_152' <Predicate = (!exitcond497)> <Delay = 3.54> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.77> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %empty_152, i32 2, i32 6"   --->   Operation 37 'partselect' 'tmp_s' <Predicate = (!exitcond497)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %empty_148, i4 %loop_index35"   --->   Operation 38 'store' 'store_ln0' <Predicate = (!exitcond497)> <Delay = 1.61>
ST_1 : Operation 39 [1/1] (1.61ns)   --->   "%store_ln0 = store i8 %next_mul43, i8 %phi_mul42"   --->   Operation 39 'store' 'store_ln0' <Predicate = (!exitcond497)> <Delay = 1.61>
ST_1 : Operation 40 [1/1] (1.61ns)   --->   "%store_ln0 = store i4 %idx_urem46, i4 %phi_urem44"   --->   Operation 40 'store' 'store_ln0' <Predicate = (!exitcond497)> <Delay = 1.61>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%p_cast45 = zext i5 %tmp_s"   --->   Operation 41 'zext' 'p_cast45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%weight_buf_addr = getelementptr i32 %weight_buf, i64 0, i64 %p_cast45"   --->   Operation 42 'getelementptr' 'weight_buf_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 43 'load' 'weight_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (exitcond497)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.40>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%loop_index35_cast = zext i4 %loop_index35_load"   --->   Operation 44 'zext' 'loop_index35_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%weight_buf_1_addr = getelementptr i32 %weight_buf_1, i64 0, i64 %loop_index35_cast"   --->   Operation 45 'getelementptr' 'weight_buf_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (3.25ns)   --->   "%weight_buf_load = load i7 %weight_buf_addr"   --->   Operation 46 'load' 'weight_buf_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_153 = bitcast i32 %weight_buf_load"   --->   Operation 47 'bitcast' 'empty_153' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.15ns)   --->   "%store_ln0 = store i32 %empty_153, i4 %weight_buf_1_addr"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop34"   --->   Operation 49 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ weight_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ weight_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem44        (alloca           ) [ 0100]
phi_mul42         (alloca           ) [ 0100]
loop_index35      (alloca           ) [ 0100]
specinterface_ln0 (specinterface    ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
loop_index35_load (load             ) [ 0111]
specpipeline_ln0  (specpipeline     ) [ 0000]
exitcond497       (icmp             ) [ 0110]
empty             (speclooptripcount) [ 0000]
empty_148         (add              ) [ 0000]
br_ln0            (br               ) [ 0000]
phi_urem44_load   (load             ) [ 0000]
phi_mul42_load    (load             ) [ 0000]
next_urem45       (add              ) [ 0000]
empty_149         (icmp             ) [ 0000]
idx_urem46        (select           ) [ 0000]
next_mul43        (add              ) [ 0000]
tmp_59            (partselect       ) [ 0000]
p_shl2            (bitconcatenate   ) [ 0000]
p_shl2_cast       (zext             ) [ 0000]
p_shl3            (bitconcatenate   ) [ 0000]
p_shl3_cast       (zext             ) [ 0000]
empty_150         (sub              ) [ 0000]
empty_151         (shl              ) [ 0000]
p_cast7           (zext             ) [ 0000]
tmp               (add              ) [ 0000]
tmp_cast          (zext             ) [ 0000]
empty_152         (add              ) [ 0000]
tmp_s             (partselect       ) [ 0110]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
store_ln0         (store            ) [ 0000]
p_cast45          (zext             ) [ 0000]
weight_buf_addr   (getelementptr    ) [ 0101]
loop_index35_cast (zext             ) [ 0000]
weight_buf_1_addr (getelementptr    ) [ 0000]
weight_buf_load   (load             ) [ 0000]
empty_153         (bitcast          ) [ 0000]
store_ln0         (store            ) [ 0000]
br_ln0            (br               ) [ 0000]
ret_ln0           (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="weight_buf_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight_buf">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight_buf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="phi_urem44_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem44/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="phi_mul42_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul42/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="loop_index35_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index35/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="weight_buf_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="5" slack="0"/>
<pin id="74" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_buf_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="weight_buf_1_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="4" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_buf_1_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln0_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln0_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="4" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln0_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="0"/>
<pin id="103" dir="0" index="1" bw="8" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln0_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="4" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="loop_index35_load_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="4" slack="0"/>
<pin id="113" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index35_load/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="exitcond497_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="4" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond497/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="empty_148_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_148/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="phi_urem44_load_load_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="0"/>
<pin id="128" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem44_load/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="phi_mul42_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul42_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="next_urem45_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="4" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem45/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_149_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="0"/>
<pin id="140" dir="0" index="1" bw="4" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_149/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="idx_urem46_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="4" slack="0"/>
<pin id="147" dir="0" index="2" bw="4" slack="0"/>
<pin id="148" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem46/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="next_mul43_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="6" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul43/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_59_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="0" index="2" bw="4" slack="0"/>
<pin id="162" dir="0" index="3" bw="4" slack="0"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_59/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_shl2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="6" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_shl2_cast_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_shl3_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="2" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="0"/>
<pin id="184" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="p_shl3_cast_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_cast/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="empty_150_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="0" index="1" bw="4" slack="0"/>
<pin id="195" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_150/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="empty_151_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_151/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_cast7_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="6" slack="0"/>
<pin id="211" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="tmp_cast_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="6" slack="0"/>
<pin id="216" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="empty_152_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="0"/>
<pin id="220" dir="0" index="1" bw="7" slack="0"/>
<pin id="221" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_152/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_s_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="0"/>
<pin id="226" dir="0" index="1" bw="7" slack="0"/>
<pin id="227" dir="0" index="2" bw="3" slack="0"/>
<pin id="228" dir="0" index="3" bw="4" slack="0"/>
<pin id="229" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="store_ln0_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="4" slack="0"/>
<pin id="236" dir="0" index="1" bw="4" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln0_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="0"/>
<pin id="241" dir="0" index="1" bw="8" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln0_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="p_cast45_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="1"/>
<pin id="251" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast45/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="loop_index35_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="2"/>
<pin id="255" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index35_cast/3 "/>
</bind>
</comp>

<comp id="257" class="1004" name="empty_153_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="empty_153/3 "/>
</bind>
</comp>

<comp id="262" class="1005" name="phi_urem44_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem44 "/>
</bind>
</comp>

<comp id="269" class="1005" name="phi_mul42_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul42 "/>
</bind>
</comp>

<comp id="276" class="1005" name="loop_index35_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="loop_index35 "/>
</bind>
</comp>

<comp id="283" class="1005" name="loop_index35_load_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="4" slack="2"/>
<pin id="285" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="loop_index35_load "/>
</bind>
</comp>

<comp id="288" class="1005" name="exitcond497_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="1"/>
<pin id="290" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond497 "/>
</bind>
</comp>

<comp id="292" class="1005" name="tmp_s_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="297" class="1005" name="weight_buf_addr_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="1"/>
<pin id="299" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="weight_buf_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="56" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="105"><net_src comp="18" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="132" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="156"><net_src comp="129" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="34" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="129" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="167"><net_src comp="40" pin="0"/><net_sink comp="158" pin=3"/></net>

<net id="173"><net_src comp="42" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="158" pin="4"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="168" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="158" pin="4"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="46" pin="0"/><net_sink comp="180" pin=2"/></net>

<net id="191"><net_src comp="180" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="196"><net_src comp="176" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="188" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="126" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="48" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="50" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="217"><net_src comp="208" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="214" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="192" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="218" pin="2"/><net_sink comp="224" pin=1"/></net>

<net id="232"><net_src comp="54" pin="0"/><net_sink comp="224" pin=2"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="224" pin=3"/></net>

<net id="238"><net_src comp="120" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="243"><net_src comp="152" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="144" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="249" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="256"><net_src comp="253" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="260"><net_src comp="77" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="90" pin=1"/></net>

<net id="265"><net_src comp="58" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="267"><net_src comp="262" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="268"><net_src comp="262" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="272"><net_src comp="62" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="279"><net_src comp="66" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="286"><net_src comp="111" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="291"><net_src comp="114" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="224" pin="4"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="300"><net_src comp="70" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="77" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: weight_buf_1 | {3 }
	Port: weight_buf | {}
 - Input state : 
	Port: cnn_Pipeline_4 : weight_buf | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		loop_index35_load : 1
		exitcond497 : 2
		empty_148 : 2
		br_ln0 : 3
		phi_urem44_load : 1
		phi_mul42_load : 1
		next_urem45 : 2
		empty_149 : 3
		idx_urem46 : 4
		next_mul43 : 2
		tmp_59 : 2
		p_shl2 : 3
		p_shl2_cast : 4
		p_shl3 : 3
		p_shl3_cast : 4
		empty_150 : 5
		empty_151 : 2
		p_cast7 : 2
		tmp : 3
		tmp_cast : 4
		empty_152 : 6
		tmp_s : 7
		store_ln0 : 3
		store_ln0 : 3
		store_ln0 : 5
	State 2
		weight_buf_addr : 1
		weight_buf_load : 2
	State 3
		weight_buf_1_addr : 1
		empty_153 : 1
		store_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     empty_148_fu_120     |    0    |    13   |
|          |    next_urem45_fu_132    |    0    |    13   |
|    add   |     next_mul43_fu_152    |    0    |    15   |
|          |        tmp_fu_208        |    0    |    14   |
|          |     empty_152_fu_218     |    0    |    7    |
|----------|--------------------------|---------|---------|
|   icmp   |    exitcond497_fu_114    |    0    |    9    |
|          |     empty_149_fu_138     |    0    |    9    |
|----------|--------------------------|---------|---------|
|    sub   |     empty_150_fu_192     |    0    |    7    |
|----------|--------------------------|---------|---------|
|  select  |     idx_urem46_fu_144    |    0    |    4    |
|----------|--------------------------|---------|---------|
|partselect|       tmp_59_fu_158      |    0    |    0    |
|          |       tmp_s_fu_224       |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       p_shl2_fu_168      |    0    |    0    |
|          |       p_shl3_fu_180      |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    p_shl2_cast_fu_176    |    0    |    0    |
|          |    p_shl3_cast_fu_188    |    0    |    0    |
|   zext   |      p_cast7_fu_204      |    0    |    0    |
|          |      tmp_cast_fu_214     |    0    |    0    |
|          |      p_cast45_fu_249     |    0    |    0    |
|          | loop_index35_cast_fu_253 |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |     empty_151_fu_198     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    91   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|   exitcond497_reg_288   |    1   |
|loop_index35_load_reg_283|    4   |
|   loop_index35_reg_276  |    4   |
|    phi_mul42_reg_269    |    8   |
|    phi_urem44_reg_262   |    4   |
|      tmp_s_reg_292      |    5   |
| weight_buf_addr_reg_297 |    7   |
+-------------------------+--------+
|          Total          |   33   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   14   ||   1.61  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   91   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   33   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   33   |   100  |
+-----------+--------+--------+--------+
