Analysis & Synthesis report for top
Fri Jan 30 09:05:25 2026
Quartus Prime Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1
 16. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2
 17. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3
 18. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4
 19. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5
 20. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6
 21. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7
 22. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8
 23. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9
 24. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10
 25. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11
 26. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12
 27. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13
 28. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14
 29. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15
 30. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16
 31. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17
 32. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18
 33. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19
 34. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20
 35. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21
 36. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22
 37. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23
 38. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24
 39. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25
 40. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26
 41. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27
 42. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28
 43. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29
 44. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30
 45. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31
 46. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32
 47. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1
 48. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2
 49. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3
 50. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4
 51. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5
 52. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6
 53. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7
 54. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8
 55. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9
 56. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10
 57. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11
 58. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12
 59. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13
 60. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14
 61. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15
 62. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16
 63. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17
 64. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18
 65. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19
 66. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20
 67. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21
 68. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22
 69. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23
 70. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24
 71. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25
 72. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26
 73. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27
 74. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28
 75. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29
 76. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30
 77. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31
 78. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32
 79. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1
 80. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2
 81. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3
 82. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4
 83. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5
 84. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6
 85. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7
 86. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8
 87. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9
 88. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10
 89. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11
 90. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12
 91. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13
 92. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14
 93. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15
 94. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16
 95. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17
 96. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18
 97. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19
 98. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20
 99. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21
100. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22
101. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23
102. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24
103. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25
104. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26
105. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27
106. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28
107. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29
108. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30
109. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31
110. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32
111. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1
112. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2
113. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3
114. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4
115. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5
116. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6
117. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7
118. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8
119. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9
120. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10
121. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11
122. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12
123. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13
124. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14
125. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15
126. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16
127. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17
128. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18
129. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19
130. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20
131. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21
132. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22
133. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23
134. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24
135. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25
136. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26
137. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27
138. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28
139. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29
140. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30
141. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31
142. Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32
143. Source assignments for sld_signaltap:auto_signaltap_0
144. Parameter Settings for User Entity Instance: rxtx:rxtx
145. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
146. Port Connectivity Checks: "rxtx:rxtx"
147. Signal Tap Logic Analyzer Settings
148. Post-Synthesis Netlist Statistics for Top Partition
149. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
150. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
151. Elapsed Time Per Partition
152. Connections to In-System Debugging Instance "auto_signaltap_0"
153. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Jan 30 09:05:25 2026           ;
; Quartus Prime Version           ; 25.1std.0 Build 1129 10/21/2025 SC Lite Edition ;
; Revision Name                   ; top                                             ;
; Top-level Entity Name           ; top                                             ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 586                                             ;
; Total pins                      ; 89                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 256                                             ;
; Total DSP Blocks                ; 0                                               ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; top                ; top                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 10          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-10        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                   ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+
; Lab_TRNG_2024/src/trng_core.v                                      ; yes             ; User Verilog HDL File                        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng_core.v                                      ;             ;
; Lab_TRNG_2024/src/trng.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng.v                                           ;             ;
; Lab_TRNG_2024/src/top.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v                                            ;             ;
; Lab_TRNG_2024/src/rxtx.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/rxtx.v                                           ;             ;
; Lab_TRNG_2024/src/ro.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v                                             ;             ;
; Lab_TRNG_2024/src/fr_high.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/fr_high.v                                        ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                       ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                  ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                     ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                        ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_constant.inc                                        ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/dffeea.inc                                              ;             ;
; aglobal251.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/aglobal251.inc                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                           ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                            ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.tdf                                          ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                   ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mux.inc                                             ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_decode.inc                                          ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                           ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altrom.inc                                              ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altram.inc                                              ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.inc                                            ;             ;
; db/altsyncram_a584.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/altsyncram_a584.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altdpram.tdf                                            ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/others/maxplus2/memmodes.inc                                          ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/a_hdffe.inc                                             ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                     ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altsyncram.inc                                          ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                             ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/muxlut.inc                                              ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/bypassff.inc                                            ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/altshift.inc                                            ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                          ;             ;
; declut.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/declut.inc                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_compare.inc                                         ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                         ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                         ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/cmpconst.inc                                            ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/lpm_counter.inc                                         ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                                 ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                 ;             ;
; db/cntr_c7i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_c7i.tdf                                                    ;             ;
; db/cntr_iti.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_iti.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                          ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                           ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                       ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_hub.vhd                                             ; altera_sld  ;
; db/ip/sld26a1d8bc/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/25.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                        ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimate of Logic utilization (ALMs needed) ; 999               ;
;                                             ;                   ;
; Combinational ALUT usage for logic          ; 1800              ;
;     -- 7 input functions                    ; 1                 ;
;     -- 6 input functions                    ; 117               ;
;     -- 5 input functions                    ; 59                ;
;     -- 4 input functions                    ; 48                ;
;     -- <=3 input functions                  ; 1575              ;
;                                             ;                   ;
; Dedicated logic registers                   ; 586               ;
;                                             ;                   ;
; I/O pins                                    ; 89                ;
; Total MLAB memory bits                      ; 0                 ;
; Total block memory bits                     ; 256               ;
;                                             ;                   ;
; Total DSP Blocks                            ; 0                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; FPGA_CLK_50~input ;
; Maximum fan-out                             ; 323               ;
; Total fan-out                               ; 5248              ;
; Average fan-out                             ; 1.98              ;
+---------------------------------------------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                             ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |top                                                                                                                                    ; 1800 (33)           ; 586 (27)                  ; 256               ; 0          ; 89   ; 0            ; |top                                                                                                                                                                                                                                                                                                                                            ; top                               ; work         ;
;    |rxtx:rxtx|                                                                                                                          ; 35 (35)             ; 28 (28)                   ; 0                 ; 0          ; 0    ; 0            ; |top|rxtx:rxtx                                                                                                                                                                                                                                                                                                                                  ; rxtx                              ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 92 (1)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 91 (0)              ; 90 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 91 (1)              ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 90 (0)              ; 85 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 90 (57)             ; 85 (57)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 193 (2)             ; 298 (8)                   ; 256               ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 191 (0)             ; 290 (0)                   ; 256               ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 191 (67)            ; 290 (88)                  ; 256               ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_a584:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 256               ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a584:auto_generated                                                                                                                                                 ; altsyncram_a584                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 45 (45)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 6 (1)               ; 36 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 4 (0)               ; 20 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 12 (12)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 4 (0)               ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1        ; sld_sbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                                                            ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 30 (8)              ; 43 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 2 (0)               ; 2 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                       ; work         ;
;                   |cntr_c7i:auto_generated|                                                                                             ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_c7i:auto_generated                                                             ; cntr_c7i                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 6 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_iti:auto_generated|                                                                                             ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                                      ; cntr_iti                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                            ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |trng:trng|                                                                                                                          ; 1447 (12)           ; 143 (12)                  ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng                                                                                                                                                                                                                                                                                                                                  ; trng                              ; work         ;
;       |trng_core:trng_core|                                                                                                             ; 1435 (27)           ; 131 (3)                   ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core                                                                                                                                                                                                                                                                                                              ; trng_core                         ; work         ;
;          |fr_high:fr_high_1|                                                                                                            ; 352 (0)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1                                                                                                                                                                                                                                                                                            ; fr_high                           ; work         ;
;             |ro:U10|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U11|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U12|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U13|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U14|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U15|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U16|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U17|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U18|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U19|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U1|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U20|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U21|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U22|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U23|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U24|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U25|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U26|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U27|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U28|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U29|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U2|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U30|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U31|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U32|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U3|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U4|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U5|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U6|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U7|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U8|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U9|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;          |fr_high:fr_high_2|                                                                                                            ; 352 (0)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2                                                                                                                                                                                                                                                                                            ; fr_high                           ; work         ;
;             |ro:U10|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U11|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U12|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U13|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U14|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U15|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U16|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U17|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U18|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U19|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U1|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U20|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U21|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U22|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U23|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U24|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U25|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U26|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U27|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U28|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U29|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U2|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U30|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U31|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U32|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U3|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U4|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U5|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U6|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U7|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U8|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U9|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;          |fr_high:fr_high_3|                                                                                                            ; 352 (0)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3                                                                                                                                                                                                                                                                                            ; fr_high                           ; work         ;
;             |ro:U10|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U11|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U12|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U13|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U14|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U15|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U16|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U17|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U18|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U19|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U1|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U20|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U21|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U22|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U23|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U24|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U25|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U26|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U27|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U28|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U29|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U2|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U30|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U31|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U32|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U3|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U4|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U5|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U6|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U7|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U8|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U9|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;          |fr_high:fr_high_4|                                                                                                            ; 352 (0)             ; 32 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4                                                                                                                                                                                                                                                                                            ; fr_high                           ; work         ;
;             |ro:U10|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U11|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U12|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U13|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U14|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U15|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U16|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U17|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U18|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U19|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U1|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U20|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U21|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U22|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U23|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U24|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U25|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U26|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U27|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U28|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U29|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U2|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U30|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U31|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U32|                                                                                                                    ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32                                                                                                                                                                                                                                                                                     ; ro                                ; work         ;
;             |ro:U3|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U4|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U5|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U6|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U7|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U8|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
;             |ro:U9|                                                                                                                     ; 11 (11)             ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |top|trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9                                                                                                                                                                                                                                                                                      ; ro                                ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a584:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 4            ; 64           ; 4            ; 256  ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rxtx:rxtx|rx1                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; rxtx:rxtx|rx2                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; rxtx:rxtx|rx3                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; rxtx:rxtx|rxx                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; rxtx:rxtx|rx_dly                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 5                                                                                                                                                  ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                       ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 16                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; rxtx:rxtx|rx1                                                                                                                                                ; Stuck at GND              ; rxtx:rxtx|rx2, rxtx:rxtx|rx3, rxtx:rxtx|rxx                                                                                                                   ;
;                                                                                                                                                              ; due to stuck port data_in ;                                                                                                                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14], ;
;                                                                                                                                                              ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 586   ;
; Number of registers using Synchronous Clear  ; 111   ;
; Number of registers using Synchronous Load   ; 98    ;
; Number of registers using Asynchronous Clear ; 205   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 279   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; rxtx:rxtx|tx                                                                                                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|rxtx:rxtx|tran_cnt[3]                                                                                                                                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[9]                                                                                                                                                                                                                     ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                                                                                                                                                                                                                    ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                        ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                                        ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9 ;
+------------------------------+-------+------+--------------------------------+
; Assignment                   ; Value ; From ; To                             ;
+------------------------------+-------+------+--------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                             ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                            ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                            ;
+------------------------------+-------+------+--------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32 ;
+------------------------------+-------+------+---------------------------------+
; Assignment                   ; Value ; From ; To                              ;
+------------------------------+-------+------+---------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r0                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r0                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r1                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r1                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r2                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r2                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r3                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r3                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r4                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r4                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r5                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r5                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r6                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r6                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r7                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r7                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r8                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r8                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r9                              ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r9                              ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; r10                             ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; r10                             ;
+------------------------------+-------+------+---------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: rxtx:rxtx ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; baud           ; 9600  ; Signed Integer                ;
; mhz            ; 50    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                     ;
+-------------------------------------------------+----------------------------------+----------------+
; Parameter Name                                  ; Value                            ; Type           ;
+-------------------------------------------------+----------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                    ; String         ;
; sld_node_info                                   ; 805334528                        ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                  ; String         ;
; SLD_IP_VERSION                                  ; 6                                ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                ; Signed Integer ;
; sld_data_bits                                   ; 4                                ; Untyped        ;
; sld_trigger_bits                                ; 4                                ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                               ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                            ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                            ; Signed Integer ;
; sld_incremental_routing                         ; 1                                ; Untyped        ;
; sld_sample_depth                                ; 64                               ; Untyped        ;
; sld_segment_size                                ; 64                               ; Untyped        ;
; sld_ram_block_type                              ; AUTO                             ; Untyped        ;
; sld_state_bits                                  ; 11                               ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                ; Signed Integer ;
; sld_trigger_level                               ; 1                                ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                         ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                ; Untyped        ;
; sld_ram_pipeline                                ; 0                                ; Untyped        ;
; sld_counter_pipeline                            ; 0                                ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                             ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                             ; String         ;
; sld_inversion_mask_length                       ; 32                               ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd        ; String         ;
; sld_state_flow_use_generated                    ; 0                                ; Untyped        ;
; sld_current_resource_width                      ; 1                                ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                              ; Untyped        ;
; sld_storage_qualifier_bits                      ; 4                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                              ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                            ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                ; Signed Integer ;
+-------------------------------------------------+----------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "rxtx:rxtx"                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; rx      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; rx_vld  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; rx_data ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 4                   ; 4                ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 198                         ;
;     CLR               ; 16                          ;
;     CLR SCLR          ; 40                          ;
;     ENA CLR           ; 14                          ;
;     plain             ; 128                         ;
; arriav_io_obuf        ; 72                          ;
; arriav_lcell_comb     ; 1516                        ;
;     arith             ; 40                          ;
;         1 data inputs ; 40                          ;
;     normal            ; 1476                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 1281                        ;
;         2 data inputs ; 132                         ;
;         3 data inputs ; 5                           ;
;         4 data inputs ; 5                           ;
;         5 data inputs ; 11                          ;
;         6 data inputs ; 41                          ;
; boundary_port         ; 94                          ;
;                       ;                             ;
; Max LUT depth         ; 11.00                       ;
; Average LUT depth     ; 9.09                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 298                                                    ;
;     CLR               ; 9                                                      ;
;     CLR SLD           ; 25                                                     ;
;     ENA               ; 61                                                     ;
;     ENA CLR           ; 58                                                     ;
;     ENA CLR SCLR      ; 6                                                      ;
;     ENA SCLR          ; 19                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 26                                                     ;
;     SCLR              ; 2                                                      ;
;     SCLR SLD          ; 4                                                      ;
;     plain             ; 55                                                     ;
; arriav_lcell_comb     ; 193                                                    ;
;     arith             ; 54                                                     ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 52                                                     ;
;     normal            ; 139                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 1                                                      ;
;         2 data inputs ; 11                                                     ;
;         3 data inputs ; 12                                                     ;
;         4 data inputs ; 24                                                     ;
;         5 data inputs ; 29                                                     ;
;         6 data inputs ; 60                                                     ;
; boundary_port         ; 104                                                    ;
; stratixv_ram_block    ; 4                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.56                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 91                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 13                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 19                                       ;
;         6 data inputs ; 16                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.34                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:00     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                             ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+
; Name                                   ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                      ; Details ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+
; trng:trng|clk                          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; FPGA_CLK_50                            ; N/A     ;
; trng:trng|ro_en                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                  ; N/A     ;
; trng:trng|ro_en                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[0]                                  ; N/A     ;
; trng:trng|rst_n                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                 ; N/A     ;
; trng:trng|rst_n                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; KEY[0]                                 ; N/A     ;
; trng:trng|start                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                  ; N/A     ;
; trng:trng|start                        ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; SW[1]                                  ; N/A     ;
; trng:trng|trng_core:trng_core|trng_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trng:trng|trng_core:trng_core|trng_out ; N/A     ;
; trng:trng|trng_core:trng_core|trng_out ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; trng:trng|trng_core:trng_core|trng_out ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|gnd                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
; auto_signaltap_0|vcc                   ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC    ; N/A     ;
+----------------------------------------+---------------+-----------+--------------------------------+-------------------+----------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition
    Info: Processing started: Fri Jan 30 09:04:51 2026
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off trng -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file lab_trng_2024/src/trng_core.v
    Info (12023): Found entity 1: trng_core File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng_core.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab_trng_2024/src/trng.v
    Info (12023): Found entity 1: trng File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab_trng_2024/src/top.v
    Info (12023): Found entity 1: top File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file lab_trng_2024/src/rxtx.v
    Info (12023): Found entity 1: rxtx File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/rxtx.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_trng_2024/src/ro.v
    Info (12023): Found entity 1: ro File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file lab_trng_2024/src/fr_high.v
    Info (12023): Found entity 1: fr_high File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/fr_high.v Line: 1
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(171): truncated value with size 8 to match size of target (1) File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 171
Warning (10034): Output port "LED[7..2]" at top.v(120) has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 120
Info (12128): Elaborating entity "trng" for hierarchy "trng:trng" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 140
Warning (10230): Verilog HDL assignment warning at trng.v(19): truncated value with size 32 to match size of target (3) File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng.v Line: 19
Info (12128): Elaborating entity "trng_core" for hierarchy "trng:trng|trng_core:trng_core" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng.v Line: 46
Info (12128): Elaborating entity "fr_high" for hierarchy "trng:trng|trng_core:trng_core|fr_high:fr_high_1" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/trng_core.v Line: 42
Info (12128): Elaborating entity "ro" for hierarchy "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/fr_high.v Line: 42
Info (12128): Elaborating entity "rxtx" for hierarchy "rxtx:rxtx" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 148
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a584.tdf
    Info (12023): Found entity 1: altsyncram_a584 File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/altsyncram_a584.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf
    Info (12023): Found entity 1: cntr_c7i File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_c7i.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf
    Info (12023): Found entity 1: cntr_iti File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_iti.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2026.01.30.09:05:12 Progress: Loading sld26a1d8bc/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/db/ip/sld26a1d8bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_1[1]" and its non-tri-state driver. File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 47
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_1[1]~synth" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 53
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[2]" is stuck at GND File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 120
    Warning (13410): Pin "LED[3]" is stuck at GND File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 120
    Warning (13410): Pin "LED[4]" is stuck at GND File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 120
    Warning (13410): Pin "LED[5]" is stuck at GND File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 120
    Warning (13410): Pin "LED[6]" is stuck at GND File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 120
    Warning (13410): Pin "LED[7]" is stuck at GND File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 120
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r10" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 19
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r9" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 18
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r8" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 17
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r7" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 16
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r6" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 15
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r5" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 14
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r4" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 13
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r3" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 12
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U24|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U1|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U3|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U6|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U7|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U14|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U15|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U26|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U28|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U30|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U31|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U22|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U26|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U28|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U30|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U31|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U32|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U10|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U12|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U14|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U16|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U18|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U20|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U22|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U24|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U26|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U28|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U30|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U31|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U14|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U15|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U16|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U17|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U18|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U19|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U20|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U21|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U22|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U23|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U24|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U25|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U2|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U4|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U5|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U8|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U9|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U10|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U11|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U12|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U13|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U16|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U17|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U18|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U19|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U20|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U21|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U22|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U23|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U24|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U25|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U27|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U29|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_1|ro:U32|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U1|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U2|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U3|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U4|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U5|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U6|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U7|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U8|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U9|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U10|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U11|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U12|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U13|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U14|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U20|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U1|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U15|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U16|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U17|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U18|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U19|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U21|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U23|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U25|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U27|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_2|ro:U29|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U2|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U3|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U4|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U5|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U6|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U7|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U8|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U9|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U10|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U11|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U12|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U13|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U5|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U26|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U27|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U28|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U29|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U30|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U31|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_3|ro:U32|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U1|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U2|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U3|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U4|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U6|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U7|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U8|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U9|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U11|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U13|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U15|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U17|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U19|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U21|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U23|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U25|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U27|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U29|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
    Info (17048): Logic cell "trng:trng|trng_core:trng_core|fr_high:fr_high_4|ro:U32|r2" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/ro.v Line: 11
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 438 assignments for entity "de0_nano_soc_baseline" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CONVST -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDI -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SDO -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[15] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_IO[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ARDUINO_RESET_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SCLK -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C0_SDAT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LED[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity de0_nano_soc_baseline was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de0_nano_soc_baseline -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de0_nano_soc_baseline -section_id Top was ignored
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 41 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 25
    Warning (15610): No output dependent on input pin "FPGA_CLK3_50" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 26
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 116
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 126
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/willi/Documents/GitHub/IL1333/Lab1/Lab_TRNG_2024/src/top.v Line: 126
Info (21057): Implemented 2262 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 9 output pins
    Info (21060): Implemented 72 bidirectional pins
    Info (21061): Implemented 2164 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 533 warnings
    Info: Peak virtual memory: 5013 megabytes
    Info: Processing ended: Fri Jan 30 09:05:25 2026
    Info: Elapsed time: 00:00:34
    Info: Total CPU time (on all processors): 00:00:43


