$date
	Sat Oct 22 19:44:41 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#583082
b1 &
b1 %
1$
b1 !
1"
#583083
0"
#583086
1#
#583090
b0 &
b0 %
0#
0$
#1657780
b10111 !
1"
#1657782
b10111 &
b10111 %
1$
#1657783
0"
#1657786
b1000110 &
b1000110 %
#1657790
b100011 &
b100011 %
#1657794
b1101010 &
b1101010 %
#1657798
b110101 &
b110101 %
#1657802
b10100000 &
b10100000 %
#1657806
b1010000 &
b1010000 %
#1657810
b101000 &
b101000 %
#1657814
b10100 &
b10100 %
#1657818
b1010 &
b1010 %
#1657822
b101 &
b101 %
#1657826
b10000 &
b10000 %
#1657830
b1000 &
b1000 %
#1657834
b100 &
b100 %
#1657838
b10 &
b10 %
#1657842
b1 &
b1 %
1#
#1657846
b0 &
0#
b0 %
0$
#2599766
b11100 &
b11100 %
1$
b11100 !
1"
#2599767
0"
#2599770
b1110 &
b1110 %
#2599774
b111 &
b111 %
#2599778
b10110 &
b10110 %
#2599782
b1011 &
b1011 %
#2599786
b100010 &
b100010 %
#2599790
b10001 &
b10001 %
#2599794
b110100 &
b110100 %
#2599798
b11010 &
b11010 %
#2599802
b1101 &
b1101 %
#2599806
b101000 &
b101000 %
#2599810
b10100 &
b10100 %
#2599814
b1010 &
b1010 %
#2599818
b101 &
b101 %
#2599822
b10000 &
b10000 %
#2599826
b1000 &
b1000 %
#2599830
b100 &
b100 %
#2599834
b10 &
b10 %
#2599838
b1 &
1#
b1 %
#2599842
b0 &
b0 %
0#
0$
#4500012
