#-----------------------------------------------------------
# PlanAhead v14.7
# Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
# Start of session at: Thu May 19 13:53:16 2016
# Process ID: 9880
# Log file: C:/Users/teramoto_2/Documents/works/FPGA/project/and/planAhead_run_2/planAhead.log
# Journal file: C:/Users/teramoto_2/Documents/works/FPGA/project/and/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/teramoto_2/Documents/works/FPGA/project/and/pa.fromHdl.tcl
update_compile_order -fileset sim_1
set_property package_pin "" [get_ports [list  A]]
