-- VHDL for IBM SMS ALD page 14.71.51.1
-- Title: MEM WR CALL AND CLOCK STT FEATURE
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/8/2020 2:01:43 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_51_1_MEM_WR_CALL_AND_CLOCK_STT_FEATURE is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_2ND_CLOCK_PULSE_3_JRJ:	 in STD_LOGIC;
		PS_LOGIC_GATE_E_2:	 in STD_LOGIC;
		PS_STOP_AT_G_STAR_ARITH:	 in STD_LOGIC;
		PS_LOGIC_GATE_D_1:	 in STD_LOGIC;
		PS_STOP_AT_F:	 in STD_LOGIC;
		PS_LOGIC_GATE_F_1:	 in STD_LOGIC;
		PS_STOP_AT_H:	 in STD_LOGIC;
		PS_LOGIC_GATE_G:	 in STD_LOGIC;
		PS_STOP_AT_J:	 in STD_LOGIC;
		PS_LOGIC_GATE_H:	 in STD_LOGIC;
		PS_STOP_AT_K:	 in STD_LOGIC;
		PS_OUTPUT_CYCLE:	 in STD_LOGIC;
		PS_LOGIC_GATE_U:	 in STD_LOGIC;
		PS_INPUT_CYCLE:	 in STD_LOGIC;
		MS_STOP_AT_G_DOT_LOGIC_GATE_E:	 out STD_LOGIC;
		MY_START_MEM_CLOCK:	 out STD_LOGIC;
		MS_STOP_AT_F_DOT_LOGIC_GATE_D:	 out STD_LOGIC;
		MS_STOP_AT_H_DOT_LOGIC_GATE_F:	 out STD_LOGIC;
		MS_STOP_AT_J_DOT_LOGIC_GATE_G:	 out STD_LOGIC;
		MY_WRITE_CALL:	 out STD_LOGIC;
		MS_STOP_AT_K_DOT_LOGIC_GATE_H:	 out STD_LOGIC);
end ALD_14_71_51_1_MEM_WR_CALL_AND_CLOCK_STT_FEATURE;

architecture behavioral of ALD_14_71_51_1_MEM_WR_CALL_AND_CLOCK_STT_FEATURE is 

	signal OUT_4A_B: STD_LOGIC;
	signal OUT_5C_D: STD_LOGIC;
	signal OUT_5D_C: STD_LOGIC;
	signal OUT_4D_D: STD_LOGIC;
	signal OUT_5E_G: STD_LOGIC;
	signal OUT_5F_G: STD_LOGIC;
	signal OUT_4F_K: STD_LOGIC;
	signal OUT_2F_R: STD_LOGIC;
	signal OUT_5G_C: STD_LOGIC;
	signal OUT_5H_C: STD_LOGIC;
	signal OUT_4H_P: STD_LOGIC;
	signal OUT_5I_G: STD_LOGIC;
	signal OUT_DOT_4F: STD_LOGIC;

begin

	OUT_4A_B <= NOT PS_2ND_CLOCK_PULSE_3_JRJ;
	OUT_5C_D <= NOT(PS_LOGIC_GATE_D_1 AND PS_STOP_AT_F );
	OUT_5D_C <= NOT(PS_LOGIC_GATE_E_2 AND PS_STOP_AT_G_STAR_ARITH );
	OUT_4D_D <= NOT(OUT_5E_G AND OUT_5D_C AND OUT_5C_D );
	OUT_5E_G <= NOT(PS_LOGIC_GATE_F_1 AND PS_STOP_AT_H );
	OUT_5F_G <= NOT(PS_LOGIC_GATE_G AND PS_STOP_AT_J );
	OUT_4F_K <= NOT(OUT_5F_G AND OUT_5G_C );
	OUT_2F_R <= NOT OUT_DOT_4F;
	OUT_5G_C <= NOT(PS_LOGIC_GATE_H AND PS_STOP_AT_K );
	OUT_5H_C <= NOT(PS_OUTPUT_CYCLE AND PS_LOGIC_GATE_U );
	OUT_4H_P <= NOT(OUT_5H_C AND OUT_5I_G );
	OUT_5I_G <= NOT(PS_INPUT_CYCLE AND PS_LOGIC_GATE_U );
	OUT_DOT_4F <= OUT_4D_D OR OUT_4F_K OR OUT_4H_P;

	MY_START_MEM_CLOCK <= OUT_4A_B;
	MS_STOP_AT_F_DOT_LOGIC_GATE_D <= OUT_5C_D;
	MS_STOP_AT_G_DOT_LOGIC_GATE_E <= OUT_5D_C;
	MS_STOP_AT_H_DOT_LOGIC_GATE_F <= OUT_5E_G;
	MS_STOP_AT_J_DOT_LOGIC_GATE_G <= OUT_5F_G;
	MY_WRITE_CALL <= OUT_2F_R;
	MS_STOP_AT_K_DOT_LOGIC_GATE_H <= OUT_5G_C;


end;
