Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Dec  1 18:33:40 2024
| Host         : eecs-digital-30 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 mssc/segment_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            mssc/segment_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by gclk  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             gclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (gclk rise@10.000ns - gclk rise@0.000ns)
  Data Path Delay:        3.031ns  (logic 0.766ns (25.268%)  route 2.265ns (74.732%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.123ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock gclk rise edge)       0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.412    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.508 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.615     5.123    mssc/clk_100mhz_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  mssc/segment_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.518     5.641 f  mssc/segment_counter_reg[12]/Q
                         net (fo=2, routed)           0.810     6.451    mssc/segment_counter_reg[12]
    SLICE_X65Y67         LUT4 (Prop_lut4_I0_O)        0.124     6.575 f  mssc/segment_state[7]_i_4/O
                         net (fo=2, routed)           0.806     7.382    mssc/segment_state[7]_i_4_n_0
    SLICE_X65Y66         LUT5 (Prop_lut5_I2_O)        0.124     7.506 r  mssc/segment_counter[0]_i_1/O
                         net (fo=17, routed)          0.649     8.154    mssc/segment_counter[0]_i_1_n_0
    SLICE_X64Y69         FDRE                                         r  mssc/segment_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock gclk rise edge)      10.000    10.000 r  
    N15                                               0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    11.370 r  clk_100mhz_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.238    clk_100mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.329 r  clk_100mhz_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.498    14.827    mssc/clk_100mhz_IBUF_BUFG
    SLICE_X64Y69         FDRE                                         r  mssc/segment_counter_reg[16]/C
                         clock pessimism              0.271    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X64Y69         FDRE (Setup_fdre_C_R)       -0.524    14.538    mssc/segment_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.538    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.384    




