{"platformName":"design_1_wrapper","sprVersion":"2.0","mode":"gui","dsaType":"Fixed","platformDesc":"design_1_wrapper","platHandOff":"C:/Users/alise/Desktop/VIVADO/PROJECTS/NEXYS_DDR_DMA_LOOP/design_1_wrapper.xsa","platIntHandOff":"<platformDir>/hw/design_1_wrapper.xsa","deviceType":"FPGA","platIsPrebuiltAutogen":"false","platIsNoBootBsp":"false","hasFsblMakeHasChanges":"false","hasPmufwMakeHasChanges":"false","platPreBuiltFlag":false,"platformSamplesDir":"","platActiveSys":"design_1_wrapper","systems":[{"systemName":"design_1_wrapper","systemDesc":"design_1_wrapper","sysIsBootAutoGen":"true","systemDispName":"design_1_wrapper","sysActiveDom":"domain_microblaze_0","sysDefaultDom":"domain_microblaze_0","domains":[{"domainName":"domain_microblaze_0","domainDispName":"domain_microblaze_0","domainDesc":"domain_microblaze_0","processors":"microblaze_0","os":"standalone","sdxOs":"standalone","debugEnable":"False","domRuntimes":["cpp"],"swRepo":"","mssOsVer":"7.2","mssFile":"","md5Digest":"3fec2ea1c29e46d26961778e24da4811","compatibleApp":"memory_tests","domType":"mssDomain","arch":"32-bit","appSettings":{"appCompilerFlags":"","appLinkerFlags":""},"addedLibs":[],"libOptions":{"libsContainingOptions":[]},"prebuiltLibs":{"prebuiltIncPath":[],"prebuiltLibPath":[]},"isolation":{}}]}]}
