// Seed: 3130678326
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    input wand id_4,
    input supply0 id_5,
    output wor id_6,
    input wand id_7,
    input tri id_8,
    input supply1 id_9,
    input supply0 id_10
);
  wire id_12;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output wor   id_2,
    input  wand  id_3,
    output tri1  id_4,
    id_12,
    output logic id_5,
    input  wand  id_6,
    input  tri0  id_7,
    input  tri0  id_8,
    output wand  id_9,
    output wand  id_10
);
  logic id_13, id_14;
  id_15(
      -1
  );
  module_0 modCall_1 (
      id_8,
      id_12,
      id_12,
      id_4,
      id_1,
      id_12,
      id_2,
      id_8,
      id_1,
      id_6,
      id_1
  );
  assign modCall_1.type_1 = 0;
  assign id_10 = -1;
  always id_14 <= 1;
  assign id_5  = id_14;
  assign id_12 = id_3;
endmodule
