library verilog;
use verilog.vl_types.all;
entity SystemVerilogCSP is
end SystemVerilogCSP;
