Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Mar 28 09:45:50 2022
| Host         : PC-096 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.917        0.000                      0                   58        0.162        0.000                      0                   58        9.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                15.917        0.000                      0                   58        0.162        0.000                      0                   58        9.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       15.917ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.917ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.216%)  route 2.738ns (76.784%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.660     8.939    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    seg_disp_driver_i/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    24.856    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             15.917ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.216%)  route 2.738ns (76.784%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.660     8.939    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    seg_disp_driver_i/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[14]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    24.856    seg_disp_driver_i/cnt_clk_en_seg_reg[14]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             15.917ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.216%)  route 2.738ns (76.784%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.660     8.939    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    seg_disp_driver_i/clk
    SLICE_X41Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[15]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X41Y61         FDRE (Setup_fdre_C_R)       -0.429    24.856    seg_disp_driver_i/cnt_clk_en_seg_reg[15]
  -------------------------------------------------------------------
                         required time                         24.856    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                 15.917    

Slack (MET) :             15.923ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.828ns (23.240%)  route 2.735ns (76.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.656     8.935    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X41Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[1]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 15.923    

Slack (MET) :             15.923ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.828ns (23.240%)  route 2.735ns (76.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.656     8.935    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[2]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X41Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[2]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 15.923    

Slack (MET) :             15.923ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.828ns (23.240%)  route 2.735ns (76.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.656     8.935    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X41Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[3]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 15.923    

Slack (MET) :             15.923ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 0.828ns (23.240%)  route 2.735ns (76.760%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 24.920 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.656     8.935    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.562    24.920    seg_disp_driver_i/clk
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[4]/C
                         clock pessimism              0.429    25.348    
                         clock uncertainty           -0.061    25.287    
    SLICE_X41Y58         FDRE (Setup_fdre_C_R)       -0.429    24.858    seg_disp_driver_i/cnt_clk_en_seg_reg[4]
  -------------------------------------------------------------------
                         required time                         24.858    
                         arrival time                          -8.935    
  -------------------------------------------------------------------
                         slack                                 15.923    

Slack (MET) :             15.943ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.217%)  route 2.738ns (76.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.660     8.938    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[10]/C
                         clock pessimism              0.454    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.429    24.882    seg_disp_driver_i/cnt_clk_en_seg_reg[10]
  -------------------------------------------------------------------
                         required time                         24.882    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 15.943    

Slack (MET) :             15.943ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.217%)  route 2.738ns (76.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.660     8.938    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                         clock pessimism              0.454    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.429    24.882    seg_disp_driver_i/cnt_clk_en_seg_reg[11]
  -------------------------------------------------------------------
                         required time                         24.882    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 15.943    

Slack (MET) :             15.943ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.828ns (23.217%)  route 2.738ns (76.783%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.738     5.372    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.456     5.828 f  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/Q
                         net (fo=2, routed)           0.828     6.656    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[12]
    SLICE_X40Y61         LUT4 (Prop_lut4_I1_O)        0.124     6.780 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_5/O
                         net (fo=1, routed)           0.303     7.082    seg_disp_driver_i/cnt_clk_en_seg[15]_i_5_n_0
    SLICE_X40Y60         LUT5 (Prop_lut5_I4_O)        0.124     7.206 f  seg_disp_driver_i/cnt_clk_en_seg[15]_i_4/O
                         net (fo=1, routed)           0.948     8.155    seg_disp_driver_i/cnt_clk_en_seg[15]_i_4_n_0
    SLICE_X40Y58         LUT6 (Prop_lut6_I5_O)        0.124     8.279 r  seg_disp_driver_i/cnt_clk_en_seg[15]_i_1/O
                         net (fo=16, routed)          0.660     8.938    seg_disp_driver_i/cnt_clk_en_seg[15]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/clk
    SLICE_X41Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[12]/C
                         clock pessimism              0.454    25.372    
                         clock uncertainty           -0.061    25.311    
    SLICE_X41Y60         FDRE (Setup_fdre_C_R)       -0.429    24.882    seg_disp_driver_i/cnt_clk_en_seg_reg[12]
  -------------------------------------------------------------------
                         required time                         24.882    
                         arrival time                          -8.938    
  -------------------------------------------------------------------
                         slack                                 15.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.109     1.714    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y60         LUT4 (Prop_lut4_I3_O)        0.045     1.759 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.759    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.120     1.597    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X43Y60         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.113     1.718    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y60         LUT3 (Prop_lut3_I1_O)        0.045     1.763 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.763    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X42Y60         FDRE (Hold_fdre_C_D)         0.121     1.598    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_sig_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.498%)  route 0.121ns (39.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.463    pwm_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pwm_driver_i/cnt_sig_reg[0]/Q
                         net (fo=10, routed)          0.121     1.726    pwm_driver_i/cnt_sig[0]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.045     1.771 r  pwm_driver_i/cnt_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     1.771    pwm_driver_i/cnt_sig_0[4]
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.979    pwm_driver_i/CLK
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[4]/C
                         clock pessimism             -0.503     1.476    
    SLICE_X42Y62         FDRE (Hold_fdre_C_D)         0.120     1.596    pwm_driver_i/cnt_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.841%)  route 0.118ns (36.159%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    pwm_driver_i/CLK
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_sig_reg[7]/Q
                         net (fo=12, routed)          0.118     1.746    pwm_driver_i/cnt_sig[7]
    SLICE_X43Y61         LUT6 (Prop_lut6_I0_O)        0.045     1.791 r  pwm_driver_i/PWM_OUT[2]_i_1/O
                         net (fo=1, routed)           0.000     1.791    pwm_driver_i/PWM_OUT[2]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[2]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.092     1.569    pwm_driver_i/PWM_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_sig_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.821%)  route 0.118ns (36.179%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.463    pwm_driver_i/CLK
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  pwm_driver_i/cnt_sig_reg[4]/Q
                         net (fo=9, routed)           0.118     1.746    pwm_driver_i/cnt_sig[4]
    SLICE_X43Y62         LUT6 (Prop_lut6_I5_O)        0.045     1.791 r  pwm_driver_i/cnt_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     1.791    pwm_driver_i/cnt_sig_0[6]
    SLICE_X43Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.854     1.979    pwm_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[6]/C
                         clock pessimism             -0.503     1.476    
    SLICE_X43Y62         FDRE (Hold_fdre_C_D)         0.092     1.568    pwm_driver_i/cnt_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_sig_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.894%)  route 0.179ns (49.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.463    pwm_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pwm_driver_i/cnt_sig_reg[0]/Q
                         net (fo=10, routed)          0.179     1.784    pwm_driver_i/cnt_sig[0]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.829 r  pwm_driver_i/cnt_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     1.829    pwm_driver_i/cnt_sig_0[5]
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_sig_reg[5]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     1.601    pwm_driver_i/cnt_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_sig_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.596%)  route 0.182ns (49.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.585     1.463    pwm_driver_i/CLK
    SLICE_X43Y62         FDRE                                         r  pwm_driver_i/cnt_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  pwm_driver_i/cnt_sig_reg[6]/Q
                         net (fo=11, routed)          0.182     1.786    pwm_driver_i/cnt_sig[6]
    SLICE_X42Y61         LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  pwm_driver_i/cnt_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     1.831    pwm_driver_i/cnt_sig_0[7]
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_sig_reg[7]/C
                         clock pessimism             -0.501     1.480    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     1.601    pwm_driver_i/cnt_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.739%)  route 0.159ns (43.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.159     1.787    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.832 r  seg_disp_driver_i/disp_dig_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.832    seg_disp_driver_i/disp_dig_s[3]
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[3]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.602    seg_disp_driver_i/disp_dig_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.739%)  route 0.159ns (43.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/Q
                         net (fo=7, routed)           0.159     1.787    seg_disp_driver_i/pres_st_seg_mux[0]
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.045     1.832 r  seg_disp_driver_i/disp_dig_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.832    seg_disp_driver_i/disp_dig_s[4]
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[4]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.602    seg_disp_driver_i/disp_dig_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/disp_dig_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.433%)  route 0.161ns (43.567%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    seg_disp_driver_i/clk
    SLICE_X42Y60         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.161     1.789    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.045     1.834 r  seg_disp_driver_i/disp_dig_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    seg_disp_driver_i/disp_dig_s[2]
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/clk
    SLICE_X42Y59         FDRE                                         r  seg_disp_driver_i/disp_dig_o_reg[2]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     1.601    seg_disp_driver_i/disp_dig_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y61    pwm_driver_i/PWM_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y63    pwm_driver_i/PWM_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y63    pwm_driver_i/PWM_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y58    pwm_driver_i/PWM_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y62    pwm_driver_i/cnt_sig_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y61    pwm_driver_i/cnt_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y61    pwm_driver_i/PWM_OUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    pwm_driver_i/PWM_OUT_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y61    pwm_driver_i/cnt_sig_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/cnt_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/cnt_sig_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y61    pwm_driver_i/cnt_sig_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y61    pwm_driver_i/cnt_sig_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y58    pwm_driver_i/PWM_OUT_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y58    seg_disp_driver_i/cnt_clk_en_seg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X41Y59    seg_disp_driver_i/cnt_clk_en_seg_reg[8]/C



