/* SPDX-License-Identifier: MIT */
/* See ncm.h. The control sequence mirrors tools/a16xhci.py exactly, including
 * the ordering that matters: the xHCI Configure Endpoint command has to run
 * before SET_INTERFACE, because the bulk endpoints only exist in alternate
 * setting 1 and the controller needs their contexts first. */
#include "ncm.h"
#ifdef Q1N1_GADGET_NCM
#include "qcom-dwc3.h"
/* Either direction carries frames: xHCI host (x) or q1n1's own function. */
#define LINKED(n) ((n)->x || (n)->gadget)
static int gadget_send_side(struct ncm *n, const uint8_t *frame, uint32_t length);
#else
#define LINKED(n) ((n)->x)
#endif

void *memcpy(void *dest, const void *src, size_t n);
void *memset(void *dest, int value, size_t n);

#define DESC_DEVICE 1
#define DESC_CONFIGURATION 2
#define DESC_STRING 3
#define DESC_INTERFACE 4
#define DESC_ENDPOINT 5
#define DESC_CS_INTERFACE 0x24

#define CDC_UNION 0x06
#define CDC_ETHERNET 0x0f

#define CLASS_CDC_CONTROL 0x02
#define SUBCLASS_NCM 0x0d

#define EP_BULK 2

static uint32_t le16(const uint8_t *p) { return (uint32_t)p[0] | ((uint32_t)p[1] << 8); }
static uint32_t le32(const uint8_t *p) { return le16(p) | (le16(p + 2) << 16); }
static void put16(uint8_t *p, uint32_t v) { p[0] = (uint8_t)v; p[1] = (uint8_t)(v >> 8); }

static int get_descriptor(struct ncm *n, uint32_t kind, uint32_t index,
                          uint8_t *buffer, uint32_t length, uint32_t language)
{
    return xhci_control(n->x, &n->device, 0x80, 6, (kind << 8) | index, language,
                        buffer, length, 1000);
}

/* Read a string descriptor as ASCII. Returns the character count. */
static int get_string(struct ncm *n, uint32_t index, char *out, uint32_t max)
{
    if (!index) return 0;
    int got = get_descriptor(n, DESC_STRING, index, n->scratch, 255, 0x0409);
    if (got < 4 || n->scratch[1] != DESC_STRING) return 0;
    uint32_t characters = ((uint32_t)n->scratch[0] - 2) / 2;
    if (characters > max) characters = max;
    for (uint32_t k = 0; k < characters; k++) out[k] = (char)n->scratch[2 + k * 2];
    return (int)characters;
}

static int hex_nibble(char c)
{
    if (c >= '0' && c <= '9') return c - '0';
    if (c >= 'a' && c <= 'f') return c - 'a' + 10;
    if (c >= 'A' && c <= 'F') return c - 'A' + 10;
    return -1;
}

/* The Ethernet functional descriptor names a string holding 12 hex digits. */
static int parse_mac(struct ncm *n, uint32_t index, uint8_t *mac)
{
    char text[16];
    if (get_string(n, index, text, sizeof(text)) < 12) return -1;
    for (uint32_t k = 0; k < 6; k++) {
        int high = hex_nibble(text[k * 2]), low = hex_nibble(text[k * 2 + 1]);
        if (high < 0 || low < 0) return -1;
        mac[k] = (uint8_t)((high << 4) | low);
    }
    return 0;
}

/* Walk a configuration descriptor for the `which`th NCM function, recording its
 * control and data interfaces and the bulk endpoints in alternate setting 1. */
static int find_function(struct ncm *n, const uint8_t *config, uint32_t total, uint32_t which)
{
    uint32_t offset = 0, found = 0;
    int control = -1, data = -1, mac_index = 0;
    uint32_t in_ep = 0, out_ep = 0, in_packet = 0, out_packet = 0;
    int in_data_alt = 0;

    while (offset + 2 <= total) {
        uint32_t length = config[offset];
        if (length < 2 || offset + length > total) break;
        uint32_t kind = config[offset + 1];
        const uint8_t *item = config + offset;

        if (kind == DESC_INTERFACE && length >= 9) {
            uint32_t number = item[2], alternate = item[3];
            uint32_t klass = item[5], subclass = item[6];
            in_data_alt = (data >= 0 && (int)number == data && alternate == 1);
            if (klass == CLASS_CDC_CONTROL && subclass == SUBCLASS_NCM && alternate == 0) {
                if (control >= 0 && in_ep && out_ep) break;   /* previous one is complete */
                if (found++ < which) {
                    control = -1; data = -1; in_ep = out_ep = 0;
                } else {
                    control = (int)number;
                }
            }
        } else if (kind == DESC_CS_INTERFACE && length >= 3 && control >= 0) {
            if (item[2] == CDC_UNION && length >= 5) data = item[4];
            else if (item[2] == CDC_ETHERNET && length >= 13) mac_index = item[3];
        } else if (kind == DESC_ENDPOINT && length >= 7 && in_data_alt) {
            if ((item[3] & 0x3) == EP_BULK) {
                uint32_t address = item[2];
                uint32_t packet = le16(item + 4) & 0x7ff;
                if (address & 0x80) { in_ep = address & 0xf; in_packet = packet; }
                else { out_ep = address & 0xf; out_packet = packet; }
            }
        }
        offset += length;
    }

    if (control < 0 || data < 0 || !in_ep || !out_ep) return -1;
    n->control_interface = (uint32_t)control;
    n->data_interface = (uint32_t)data;
    /* DCI = endpoint number * 2, plus one for an IN endpoint. */
    n->dci_in = in_ep * 2 + 1;
    n->dci_out = out_ep * 2;
    n->packet_in = in_packet;
    n->packet_out = out_packet;
    if (mac_index) parse_mac(n, (uint32_t)mac_index, n->mac);
    return 0;
}

int ncm_open(struct ncm *n, struct xhci *x, uint32_t which, uint32_t wait_ms)
{
    uint8_t *config;
    uint32_t port;

    memset(n, 0, sizeof(*n));
    n->x = x;

    n->scratch = xhci_alloc(x, 512, 64);
    n->in_buffer = xhci_alloc(x, NCM_IN_BUFFER, 64);
    n->out_buffer = xhci_alloc(x, NCM_OUT_BUFFER, 64);
    config = xhci_alloc(x, 512, 64);
    if (!n->scratch || !n->in_buffer || !n->out_buffer || !config) return -1;
    n->stats.init_step = 1;

    port = xhci_wait_port(x, wait_ms ? wait_ms : 15000);
    if (!port) return -2;
    n->stats.init_step = 2;

    if (xhci_address_device(x, &n->device, port)) return -3;
    n->stats.init_step = 3;

    if (get_descriptor(n, DESC_DEVICE, 0, n->scratch, 18, 0) < 18) return -4;
    n->vendor = (uint16_t)le16(n->scratch + 8);
    n->product = (uint16_t)le16(n->scratch + 10);
    /* Full and low speed devices report the real EP0 size here; if it differs
     * from the 8 we addressed with, the rest of enumeration still works because
     * every transfer below is short. */
    n->device.packet0 = n->scratch[7];
    n->stats.init_step = 4;

    if (get_descriptor(n, DESC_CONFIGURATION, 0, config, 9, 0) < 9) return -5;
    n->configuration = config[5];
    uint32_t total = le16(config + 2);
    if (total > 512) total = 512;
    if (get_descriptor(n, DESC_CONFIGURATION, 0, config, total, 0) < (int)total) return -5;
    if (find_function(n, config, total, which)) return -6;
    n->stats.init_step = 5;

    if (xhci_control(x, &n->device, 0x00, 9, n->configuration, 0, NULL, 0, 1000) < 0) return -7;
    n->stats.init_step = 6;

    const uint32_t dci[2] = {n->dci_out, n->dci_in};
    const uint32_t type[2] = {2, 6};                 /* bulk OUT, bulk IN */
    const uint32_t packet[2] = {n->packet_out, n->packet_in};
    if (xhci_configure_endpoints(x, &n->device, dci, type, packet, 2)) return -8;
    n->stats.init_step = 7;

    if (xhci_control(x, &n->device, 0x01, 11, 1, n->data_interface, NULL, 0, 1000) < 0) return -9;
    n->stats.init_step = 8;

    /* GET_NTB_PARAMETERS: class request on the control interface. */
    n->ntb_in_max = NCM_IN_BUFFER;
    n->ntb_out_max = NCM_OUT_BUFFER;
    n->out_divisor = 4;
    n->out_alignment = 4;
    if (xhci_control(x, &n->device, 0xa1, 0x80, 0, n->control_interface,
                     n->scratch, 28, 1000) >= 28) {
        uint32_t in_max = le32(n->scratch + 4);
        uint32_t out_max = le32(n->scratch + 16);
        if (in_max && in_max < n->ntb_in_max) n->ntb_in_max = in_max;
        if (out_max && out_max < n->ntb_out_max) n->ntb_out_max = out_max;
        n->out_divisor = le16(n->scratch + 20);
        n->out_remainder = le16(n->scratch + 22);
        n->out_alignment = le16(n->scratch + 24);
        if (!n->out_divisor) n->out_divisor = 4;
        if (!n->out_alignment) n->out_alignment = 4;
    }
    /* SET_NTB_INPUT_SIZE: the device otherwise uses its own dwNtbInMaxSize,
     * which here is twice the buffer this driver posts, so a busy moment would
     * hand back a block that does not fit. */
    n->scratch[0] = (uint8_t)n->ntb_in_max;
    n->scratch[1] = (uint8_t)(n->ntb_in_max >> 8);
    n->scratch[2] = (uint8_t)(n->ntb_in_max >> 16);
    n->scratch[3] = (uint8_t)(n->ntb_in_max >> 24);
    xhci_control(x, &n->device, 0x21, 0x86, 0, n->control_interface, n->scratch, 4, 1000);

    /* SET_ETHERNET_PACKET_FILTER: without it some devices stay silent. A
     * device that does not implement it is not a reason to stop. */
    xhci_control(x, &n->device, 0x21, 0x43, 0x0f, n->control_interface, NULL, 0, 1000);
    n->stats.init_step = 9;
    return 0;
}

void ncm_close(struct ncm *n)
{
    if (!n->x) return;
    /* A half-built device -- ncm_open failed before addressing it -- has no EP0
     * ring to talk over, so there is nothing to unwind. */
    if (n->device.slot && n->device.ep[1].base) {
        /* Drop back to the endpoint-less alternate setting before releasing. */
        xhci_control(n->x, &n->device, 0x01, 11, 0, n->data_interface, NULL, 0, 500);
        xhci_release(n->x, &n->device);
    }
    n->x = NULL;
}

/* Per-stage side state, keyed by link like the batches below (struct ncm is
 * shared with the next stage and frozen). One frame in flight at a time, from
 * a buffer nothing else writes: a transfer the host has not taken yet keeps
 * that buffer, and the next side send is refused rather than waited for. */
#define SIDE_LINKS 2
static struct ncm_side {
    struct ncm *n;
    uint8_t *buffer;
    uint32_t size;
    uint8_t *inflight;
} sides[SIDE_LINKS];

/* A completed ncm_send or ncm_flush on the link proves the side transfer
 * before it finished as well: transfers on one ring complete in order, and a
 * failed one halts the endpoint ahead of anything behind it. Its own event may
 * have been dropped by then (xhci.c forget), so this is what frees the buffer
 * between two P_CALLs. */
static void side_retire(const struct ncm *n)
{
    for (unsigned k = 0; k < SIDE_LINKS; k++)
        if (sides[k].n == n) sides[k].inflight = NULL;
}

/* One frame as a complete NTB16 in `out`. Returns its byte count, or negative.
 * With `short_end`, a block that would be a whole number of 512-byte packets
 * gets four bytes of padding before its NDP instead, so it ends in a short
 * packet and needs no zero-length packet after it (ncm_send_side cannot wait
 * for one). Padding between datagram and NDP is ordinary NTB layout; the
 * batches below produce it too. */
static int frame_ntb(struct ncm *n, uint8_t *out, uint32_t capacity, const uint8_t *frame,
                     uint32_t length, int short_end)
{
    uint32_t header = 12, index, ndp, total;

    if (!LINKED(n) || !length || length > NCM_MAX_FRAME) return -1;
    index = (header + n->out_alignment - 1) & ~(n->out_alignment - 1);
    ndp = (index + length + 3) & ~3u;
    if (short_end && (ndp + 16) % 512 == 0) ndp += 4;
    total = ndp + 16;
    if (total > n->ntb_out_max || total > capacity) {
        n->stats.oversize++;
        return -2;
    }

    memset(out, 0, total);
    /* NTH16 */
    out[0] = 'N'; out[1] = 'C'; out[2] = 'M'; out[3] = 'H';
    put16(out + 4, header);
    put16(out + 6, n->sequence++);
    put16(out + 8, total);
    put16(out + 10, ndp);
    memcpy(out + index, frame, length);
    /* NDP16 with one datagram and the terminating zero entry. */
    out[ndp] = 'N'; out[ndp + 1] = 'C'; out[ndp + 2] = 'M'; out[ndp + 3] = '0';
    put16(out + ndp + 4, 16);
    put16(out + ndp + 6, 0);
    put16(out + ndp + 8, index);
    put16(out + ndp + 10, length);
    put16(out + ndp + 12, 0);
    put16(out + ndp + 14, 0);
    return (int)total;
}

int ncm_send(struct ncm *n, const uint8_t *frame, uint32_t length)
{
#ifdef Q1N1_GADGET_NCM
    /* Device role: one path for single frames and batches (ncm_queue). */
    if (n->gadget) {
        int queued = ncm_queue(n, frame, length);
        if (queued < 0) return queued;
        return ncm_flush(n) < 0 ? -3 : queued;
    }
#endif
    int total = frame_ntb(n, n->out_buffer, NCM_OUT_BUFFER, frame, length, 0);
    if (total < 0) return total;
    if (xhci_send(n->x, &n->device, n->dci_out, n->out_buffer, (uint32_t)total, 1000) < 0) {
        n->stats.send_failures++;
        return -3;
    }
    side_retire(n);
    n->stats.blocks_out++;
    n->stats.frames_out++;
    n->stats.bytes_out += length;
    return (int)length;
}

void ncm_attach_side(struct ncm *n, uint8_t *buffer, uint32_t size)
{
    struct ncm_side *s = NULL;
    for (unsigned k = 0; k < SIDE_LINKS && !s; k++) if (sides[k].n == n) s = &sides[k];
    for (unsigned k = 0; k < SIDE_LINKS && !s; k++) if (!sides[k].n) s = &sides[k];
    if (!s) return;
    s->n = n;
    s->buffer = buffer && size >= 512 ? buffer : NULL;
    s->size = s->buffer ? size : 0;
    s->inflight = NULL;
}

int ncm_send_side(struct ncm *n, const uint8_t *frame, uint32_t length)
{
#ifdef Q1N1_GADGET_NCM
    if (n->gadget) return gadget_send_side(n, frame, length);
#endif
    struct ncm_side *s = NULL;
    for (unsigned k = 0; k < SIDE_LINKS && !s; k++) if (sides[k].n == n && sides[k].buffer) s = &sides[k];
    if (!s || !n->x) return -1;
    if (s->inflight) {
        int done = xhci_sent(n->x, s->inflight);
        if (!done) return -4;
        s->inflight = NULL;
        if (done < 0) n->stats.send_failures++;
    }
    int total = frame_ntb(n, s->buffer, s->size, frame, length, 1);
    if (total < 0) return total;
    uint8_t *slot = xhci_send_start(n->x, &n->device, n->dci_out, s->buffer, (uint32_t)total);
    if (!slot) {
        n->stats.send_failures++;
        return -3;
    }
    s->inflight = slot;
    n->stats.blocks_out++;
    n->stats.frames_out++;
    n->stats.bytes_out += length;
    return (int)length;
}

/* Per-stage batch state, keyed by link (one per USB port). See ncm.h. */
#define BATCH_LINKS 2
#define BATCH_DATAGRAMS 40
static struct ncm_batch {
    struct ncm *n;
    uint8_t *buffer;
    uint32_t size;                   /* usable NTB bytes, device limit applied */
    uint32_t max_datagrams;          /* device wNtbOutMaxDatagrams, 0 = none */
    uint32_t count, end, bytes;
    uint16_t index[BATCH_DATAGRAMS], length[BATCH_DATAGRAMS];
} batches[BATCH_LINKS];

static struct ncm_batch *batch_for(const struct ncm *n)
{
    for (unsigned k = 0; k < BATCH_LINKS; k++)
        if (batches[k].n == n && batches[k].buffer) return &batches[k];
    return NULL;
}

void ncm_attach_batch(struct ncm *n, uint8_t *buffer, uint32_t size)
{
    struct ncm_batch *b = NULL;
    for (unsigned k = 0; k < BATCH_LINKS && !b; k++) if (batches[k].n == n) b = &batches[k];
    for (unsigned k = 0; k < BATCH_LINKS && !b; k++) if (!batches[k].n) b = &batches[k];
    if (!b) return;
    memset(b, 0, sizeof(*b));
    b->n = n;
    if (!n->x || !buffer || size < 2048 || n->stats.init_step != 9) return;
    /* ncm_open clamped ntb_out_max to its own 4 KiB buffer and kept no copy of
     * the device's limits, so ask again. No answer means no batching. */
    if (xhci_control(n->x, &n->device, 0xa1, 0x80, 0, n->control_interface,
                     n->scratch, 28, 1000) < 28) return;
    uint32_t out_max = le32(n->scratch + 16);
    if (out_max > 0xffff) out_max = 0xffff;          /* NTH16 block length */
    if (out_max < 2048) return;
    b->size = size < out_max ? size : out_max;
    b->max_datagrams = le16(n->scratch + 26);
    b->buffer = buffer;
}

/* First offset at or after `at` that satisfies wNdpOutDivisor/Remainder. */
static uint32_t datagram_offset(const struct ncm *n, uint32_t at)
{
    uint32_t divisor = n->out_divisor ? n->out_divisor : 4;
    uint32_t remainder = n->out_remainder % divisor;
    return at + ((remainder + divisor - at % divisor) % divisor);
}

static uint32_t batch_ndp(const struct ncm *n, uint32_t end)
{
    uint32_t alignment = n->out_alignment < 4 ? 4 : n->out_alignment;
    return (end + alignment - 1) & ~(alignment - 1);
}

#ifdef Q1N1_GADGET_NCM
static int gadget_wait(struct ncm *n);
#endif

int ncm_flush(struct ncm *n)
{
    struct ncm_batch *b = batch_for(n);
    if (!b || !b->count) return 0;
#ifdef Q1N1_GADGET_NCM
    /* The batch is built in the function's free transmit buffer, which only
     * stays ours while the function is not reset underneath it. */
    if (n->gadget && (gadget_wait(n) || b->buffer != qdwc3_ncm_tx_buffer(n->gadget))) {
        b->count = b->end = b->bytes = 0;
        n->stats.send_failures++;
        return -3;
    }
#endif
    uint8_t *out = b->buffer;
    uint32_t ndp = batch_ndp(n, b->end), ndp_length = 8 + 4 * (b->count + 1);
#ifdef Q1N1_GADGET_NCM
    /* This side sends no ZLP, so a block that would be whole 512-byte packets
     * gets four bytes of padding before its NDP instead (gadget_limits leaves
     * room). Padding between datagrams and NDP is ordinary NTB layout. */
    if (n->gadget && (ndp + ndp_length) % 512 == 0) ndp += 4;
#endif
    uint32_t total = ndp + ndp_length, count = b->count, bytes = b->bytes;
    b->count = b->end = b->bytes = 0;
    memset(out, 0, 12);
    out[0] = 'N'; out[1] = 'C'; out[2] = 'M'; out[3] = 'H';
    put16(out + 4, 12);
    put16(out + 6, n->sequence++);
    put16(out + 8, total);
    put16(out + 10, ndp);
    memset(out + ndp, 0, ndp_length);
    out[ndp] = 'N'; out[ndp + 1] = 'C'; out[ndp + 2] = 'M'; out[ndp + 3] = '0';
    put16(out + ndp + 4, ndp_length);
    for (uint32_t k = 0; k < count; k++) {
        put16(out + ndp + 8 + 4 * k, b->index[k]);
        put16(out + ndp + 10 + 4 * k, b->length[k]);
    }
#ifdef Q1N1_GADGET_NCM
    if (n->gadget) {
        if (qdwc3_ncm_tx_submit(n->gadget, total)) {
            n->stats.send_failures++;
            return -3;
        }
        b->buffer = qdwc3_ncm_tx_buffer(n->gadget);   /* the other one; it is not on the wire */
    } else
#endif
    if (xhci_send(n->x, &n->device, n->dci_out, out, total, 1000) < 0) {
        n->stats.send_failures++;
        return -3;
    }
    side_retire(n);
    n->stats.blocks_out++;
    n->stats.frames_out += count;
    n->stats.bytes_out += bytes;
    return (int)count;
}

#ifdef Q1N1_GADGET_NCM
static void gadget_limits(struct ncm *n, struct ncm_batch *b);
#endif

int ncm_queue(struct ncm *n, const uint8_t *frame, uint32_t length)
{
    struct ncm_batch *b = batch_for(n);
#ifdef Q1N1_GADGET_NCM
    if (n->gadget) {
        if (!b) return -1;                       /* ncm_send would come straight back */
        gadget_limits(n, b);
    }
#endif
    if (!b) return ncm_send(n, frame, length);
    if (!LINKED(n) || !length || length > NCM_MAX_FRAME) return -1;
    for (int attempt = 0; attempt < 2; attempt++) {
        uint32_t index = datagram_offset(n, b->end ? b->end : 12);
        uint32_t total = batch_ndp(n, index + length) + 8 + 4 * (b->count + 2);
        int room = b->count < BATCH_DATAGRAMS && total <= b->size &&
                   (!b->max_datagrams || b->count < b->max_datagrams);
        if (room) {
            memcpy(b->buffer + index, frame, length);
            b->index[b->count] = (uint16_t)index;
            b->length[b->count] = (uint16_t)length;
            b->count++;
            b->end = index + length;
            b->bytes += length;
            return (int)length;
        }
        if (!b->count) break;                    /* cannot fit even alone */
        if (ncm_flush(n) < 0) return -3;
    }
    n->stats.oversize++;
    return -2;
}

#ifdef Q1N1_GADGET_NCM
/* Device role. Blocks are the DWC3 function's own DMA buffers: received ones
 * are walked in place (ncm_receive), transmitted ones are built straight into
 * whichever of its two buffers is not on the wire. The batch slot is the same
 * per-link one the host path uses; a port is host or device, never both. */

/* Before writing into a batch: the host may have changed its NTB input size
 * since the last block, and an empty batch starts in the buffer that is free
 * now. Four bytes stay spare for ncm_flush's anti-ZLP padding. */
static void gadget_limits(struct ncm *n, struct ncm_batch *b)
{
    uint32_t limit = qdwc3_ncm_tx_limit(n->gadget);
    n->ntb_out_max = limit;
    b->size = limit - 4;
    if (!b->count) b->buffer = qdwc3_ncm_tx_buffer(n->gadget);
}

/* The proxy loop (or the tick) owns the controller while it sends, so waiting
 * for the previous block is polling it: its completion is an event. Bounded
 * like xhci_send's one second; never called inside a P_CALL. */
static int gadget_wait(struct ncm *n)
{
    for (uint32_t spin = 0; qdwc3_ncm_tx_busy(n->gadget); spin++) {
        if (spin >= 100000 || !qdwc3_ncm_up(n->gadget)) return -1;
        qdwc3_delay_us(10);
        qdwc3_poll(n->gadget);
    }
    return qdwc3_ncm_up(n->gadget) ? 0 : -1;
}

/* Inside a P_CALL nothing may wait: refuse while a block is on the wire or a
 * batch is half built (the proxy loop flushes before it returns, so the
 * latter means the call interrupted it), as ncm_send_side does on the host. */
static int gadget_send_side(struct ncm *n, const uint8_t *frame, uint32_t length)
{
    struct ncm_batch *b = batch_for(n);
    if (!b || !ncm_gadget_up(n)) return -1;
    if (b->count || qdwc3_ncm_tx_busy(n->gadget)) return -4;
    gadget_limits(n, b);
    int total = frame_ntb(n, b->buffer, b->size + 4, frame, length, 1);
    if (total < 0) return total;
    if (qdwc3_ncm_tx_submit(n->gadget, (uint32_t)total)) {
        n->stats.send_failures++;
        return -3;
    }
    b->buffer = qdwc3_ncm_tx_buffer(n->gadget);
    n->stats.blocks_out++;
    n->stats.frames_out++;
    n->stats.bytes_out += length;
    return (int)length;
}

void ncm_open_gadget(struct ncm *n, struct qdwc3 *d)
{
    uint8_t host[6];
    memset(n, 0, sizeof(*n));
    n->gadget = d;
    qdwc3_ncm_macs(d->regs, host, n->mac);
    /* What this side sends follows the In parameters it advertised. */
    n->out_divisor = 4;
    n->out_remainder = 0;
    n->out_alignment = 4;
    n->ntb_in_max = n->ntb_out_max = QDWC3_NCM_NTB_MAX;
    struct ncm_batch *b = NULL;
    for (unsigned k = 0; k < BATCH_LINKS && !b; k++) if (batches[k].n == n) b = &batches[k];
    for (unsigned k = 0; k < BATCH_LINKS && !b; k++) if (!batches[k].n) b = &batches[k];
    if (b) {
        memset(b, 0, sizeof(*b));
        b->n = n;
        gadget_limits(n, b);
    }
    n->stats.init_step = 9;
}

int ncm_gadget_up(const struct ncm *n) { return n->gadget && qdwc3_ncm_up(n->gadget); }
#endif

/* The next NDP of a received block. The walk only moves forward and never
 * past the block, so a malformed chain (one naming itself or an earlier NDP)
 * ends the block instead of looping -- which matters most when a P_CALL
 * payload is servicing the link from its own timer (call-service.h). */
static uint32_t next_ndp(const uint8_t *block, uint32_t ndp, uint32_t length)
{
    uint32_t next = le16(block + ndp + 6);
    return next > ndp && next + 8 <= length ? next : 0;
}

int ncm_receive(struct ncm *n, uint8_t *frame, uint32_t max)
{
    if (!LINKED(n)) return 0;
#ifdef Q1N1_GADGET_NCM
    /* The host reset or re-selected the function since this block was taken:
     * the function forgot it and may be refilling that buffer. Drop the walk;
     * there is nothing to hand back. */
    if (n->gadget && n->gadget_rx_held && n->gadget_epoch != qdwc3_ncm_epoch(n->gadget)) {
        n->rx_length = n->rx_ndp = n->rx_entry = 0;
        n->gadget_rx_held = 0;
    }
#endif

    /* Hand back the next datagram of the block already in the buffer. */
    while (n->rx_length && n->rx_ndp) {
        const uint8_t *block = n->in_buffer;
        uint32_t ndp = n->rx_ndp;
        uint32_t ndp_length = le16(block + ndp + 4);
        uint32_t entry = ndp + 8 + n->rx_entry * 4;

        if (ndp + ndp_length > n->rx_length || entry + 4 > ndp + ndp_length) {
            n->rx_ndp = next_ndp(block, ndp, n->rx_length);   /* wNextNdpIndex */
            n->rx_entry = 0;
            if (!n->rx_ndp) n->rx_length = 0;
            continue;
        }

        uint32_t index = le16(block + entry);
        uint32_t length = le16(block + entry + 2);
        n->rx_entry++;
        if (!index && !length) {                 /* terminating entry */
            n->rx_ndp = next_ndp(block, ndp, n->rx_length);
            n->rx_entry = 0;
            if (!n->rx_ndp) n->rx_length = 0;
            continue;
        }
        if (!length || index + length > n->rx_length) {
            n->stats.malformed++;
            n->stats.bad_entry++;
            continue;
        }
        if (length > max) {
            n->stats.oversize++;
            continue;
        }
        memcpy(frame, block + index, length);
        n->stats.frames_in++;
        n->stats.bytes_in += length;
        return (int)length;
    }

    /* The block is spent: queue a transfer and see whether one has landed. */
    n->rx_length = n->rx_ndp = n->rx_entry = 0;
#ifdef Q1N1_GADGET_NCM
    int got;
    if (n->gadget) {
        /* Hand the spent block back (the host was NAKed until now) and walk
         * the next one where the controller wrote it. */
        if (n->gadget_rx_held) {
            n->gadget_rx_held = 0;
            qdwc3_ncm_rx_release(n->gadget);
        }
        uint32_t length = 0;
        const uint8_t *block = qdwc3_ncm_rx(n->gadget, &length);
        if (!block) return 0;
        n->in_buffer = (uint8_t *)block;
        n->gadget_rx_held = 1;
        n->gadget_epoch = qdwc3_ncm_epoch(n->gadget);
        got = (int)length;
    } else {
        xhci_post(n->x, &n->device, n->dci_in, n->in_buffer, n->ntb_in_max);
        got = xhci_reap(n->x, &n->device, n->dci_in, n->ntb_in_max);
    }
#else
    xhci_post(n->x, &n->device, n->dci_in, n->in_buffer, n->ntb_in_max);
    int got = xhci_reap(n->x, &n->device, n->dci_in, n->ntb_in_max);
#endif
    if (got <= 0) return 0;

    const uint8_t *block = n->in_buffer;
    if ((uint32_t)got < 12 || block[0] != 'N' || block[1] != 'C' ||
        block[2] != 'M' || block[3] != 'H') {
        n->stats.malformed++;
        n->stats.bad_signature++;
        return 0;
    }
    uint32_t declared = le16(block + 8);
    n->rx_length = declared && declared <= (uint32_t)got ? declared : (uint32_t)got;
    n->rx_ndp = le16(block + 10);
    n->rx_entry = 0;
    n->stats.blocks_in++;
    if (n->rx_ndp + 8 > n->rx_length) {
        n->rx_length = n->rx_ndp = 0;
        n->stats.malformed++;
        n->stats.bad_ndp++;
        return 0;
    }
    return ncm_receive(n, frame, max);
}
