/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* ADC */
#define ADC_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_ADC_SAR__WRK1 CYREG_SAR1_WRK1
#define ADC_Bypass__0__INTTYPE CYREG_PICU0_INTTYPE2
#define ADC_Bypass__0__MASK 0x04u
#define ADC_Bypass__0__PC CYREG_PRT0_PC2
#define ADC_Bypass__0__PORT 0u
#define ADC_Bypass__0__SHIFT 2u
#define ADC_Bypass__AG CYREG_PRT0_AG
#define ADC_Bypass__AMUX CYREG_PRT0_AMUX
#define ADC_Bypass__BIE CYREG_PRT0_BIE
#define ADC_Bypass__BIT_MASK CYREG_PRT0_BIT_MASK
#define ADC_Bypass__BYP CYREG_PRT0_BYP
#define ADC_Bypass__CTL CYREG_PRT0_CTL
#define ADC_Bypass__DM0 CYREG_PRT0_DM0
#define ADC_Bypass__DM1 CYREG_PRT0_DM1
#define ADC_Bypass__DM2 CYREG_PRT0_DM2
#define ADC_Bypass__DR CYREG_PRT0_DR
#define ADC_Bypass__INP_DIS CYREG_PRT0_INP_DIS
#define ADC_Bypass__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define ADC_Bypass__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define ADC_Bypass__LCD_EN CYREG_PRT0_LCD_EN
#define ADC_Bypass__MASK 0x04u
#define ADC_Bypass__PORT 0u
#define ADC_Bypass__PRT CYREG_PRT0_PRT
#define ADC_Bypass__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define ADC_Bypass__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define ADC_Bypass__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define ADC_Bypass__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define ADC_Bypass__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define ADC_Bypass__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define ADC_Bypass__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define ADC_Bypass__PS CYREG_PRT0_PS
#define ADC_Bypass__SHIFT 2u
#define ADC_Bypass__SLW CYREG_PRT0_SLW
#define ADC_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_IRQ__INTC_MASK 0x04u
#define ADC_IRQ__INTC_NUMBER 2u
#define ADC_IRQ__INTC_PRIOR_NUM 7u
#define ADC_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ADC_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define ADC_theACLK__CFG0 CYREG_CLKDIST_ACFG0_CFG0
#define ADC_theACLK__CFG1 CYREG_CLKDIST_ACFG0_CFG1
#define ADC_theACLK__CFG2 CYREG_CLKDIST_ACFG0_CFG2
#define ADC_theACLK__CFG2_SRC_SEL_MASK 0x07u
#define ADC_theACLK__CFG3 CYREG_CLKDIST_ACFG0_CFG3
#define ADC_theACLK__CFG3_PHASE_DLY_MASK 0x0Fu
#define ADC_theACLK__INDEX 0x00u
#define ADC_theACLK__PM_ACT_CFG CYREG_PM_ACT_CFG1
#define ADC_theACLK__PM_ACT_MSK 0x01u
#define ADC_theACLK__PM_STBY_CFG CYREG_PM_STBY_CFG1
#define ADC_theACLK__PM_STBY_MSK 0x01u

/* PGA */
#define PGA_SC__BST CYREG_SC3_BST
#define PGA_SC__CLK CYREG_SC3_CLK
#define PGA_SC__CMPINV CYREG_SC_CMPINV
#define PGA_SC__CMPINV_MASK 0x08u
#define PGA_SC__CPTR CYREG_SC_CPTR
#define PGA_SC__CPTR_MASK 0x08u
#define PGA_SC__CR0 CYREG_SC3_CR0
#define PGA_SC__CR1 CYREG_SC3_CR1
#define PGA_SC__CR2 CYREG_SC3_CR2
#define PGA_SC__MSK CYREG_SC_MSK
#define PGA_SC__MSK_MASK 0x08u
#define PGA_SC__PM_ACT_CFG CYREG_PM_ACT_CFG9
#define PGA_SC__PM_ACT_MSK 0x08u
#define PGA_SC__PM_STBY_CFG CYREG_PM_STBY_CFG9
#define PGA_SC__PM_STBY_MSK 0x08u
#define PGA_SC__SR CYREG_SC_SR
#define PGA_SC__SR_MASK 0x08u
#define PGA_SC__SW0 CYREG_SC3_SW0
#define PGA_SC__SW10 CYREG_SC3_SW10
#define PGA_SC__SW2 CYREG_SC3_SW2
#define PGA_SC__SW3 CYREG_SC3_SW3
#define PGA_SC__SW4 CYREG_SC3_SW4
#define PGA_SC__SW6 CYREG_SC3_SW6
#define PGA_SC__SW7 CYREG_SC3_SW7
#define PGA_SC__SW8 CYREG_SC3_SW8
#define PGA_SC__WRK1 CYREG_SC_WRK1
#define PGA_SC__WRK1_MASK 0x08u

/* Vo1 */
#define Vo1__0__INTTYPE CYREG_PICU0_INTTYPE6
#define Vo1__0__MASK 0x40u
#define Vo1__0__PC CYREG_PRT0_PC6
#define Vo1__0__PORT 0u
#define Vo1__0__SHIFT 6u
#define Vo1__AG CYREG_PRT0_AG
#define Vo1__AMUX CYREG_PRT0_AMUX
#define Vo1__BIE CYREG_PRT0_BIE
#define Vo1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vo1__BYP CYREG_PRT0_BYP
#define Vo1__CTL CYREG_PRT0_CTL
#define Vo1__DM0 CYREG_PRT0_DM0
#define Vo1__DM1 CYREG_PRT0_DM1
#define Vo1__DM2 CYREG_PRT0_DM2
#define Vo1__DR CYREG_PRT0_DR
#define Vo1__INP_DIS CYREG_PRT0_INP_DIS
#define Vo1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vo1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vo1__LCD_EN CYREG_PRT0_LCD_EN
#define Vo1__MASK 0x40u
#define Vo1__PORT 0u
#define Vo1__PRT CYREG_PRT0_PRT
#define Vo1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vo1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vo1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vo1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vo1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vo1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vo1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vo1__PS CYREG_PRT0_PS
#define Vo1__SHIFT 6u
#define Vo1__SLW CYREG_PRT0_SLW

/* Vo2 */
#define Vo2__0__INTTYPE CYREG_PICU6_INTTYPE5
#define Vo2__0__MASK 0x20u
#define Vo2__0__PC CYREG_PRT6_PC5
#define Vo2__0__PORT 6u
#define Vo2__0__SHIFT 5u
#define Vo2__AG CYREG_PRT6_AG
#define Vo2__AMUX CYREG_PRT6_AMUX
#define Vo2__BIE CYREG_PRT6_BIE
#define Vo2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Vo2__BYP CYREG_PRT6_BYP
#define Vo2__CTL CYREG_PRT6_CTL
#define Vo2__DM0 CYREG_PRT6_DM0
#define Vo2__DM1 CYREG_PRT6_DM1
#define Vo2__DM2 CYREG_PRT6_DM2
#define Vo2__DR CYREG_PRT6_DR
#define Vo2__INP_DIS CYREG_PRT6_INP_DIS
#define Vo2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Vo2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Vo2__LCD_EN CYREG_PRT6_LCD_EN
#define Vo2__MASK 0x20u
#define Vo2__PORT 6u
#define Vo2__PRT CYREG_PRT6_PRT
#define Vo2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Vo2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Vo2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Vo2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Vo2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Vo2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Vo2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Vo2__PS CYREG_PRT6_PS
#define Vo2__SHIFT 5u
#define Vo2__SLW CYREG_PRT6_SLW

/* VDAC8 */
#define VDAC8_viDAC8__CR0 CYREG_DAC3_CR0
#define VDAC8_viDAC8__CR1 CYREG_DAC3_CR1
#define VDAC8_viDAC8__D CYREG_DAC3_D
#define VDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define VDAC8_viDAC8__PM_ACT_MSK 0x08u
#define VDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define VDAC8_viDAC8__PM_STBY_MSK 0x08u
#define VDAC8_viDAC8__STROBE CYREG_DAC3_STROBE
#define VDAC8_viDAC8__SW0 CYREG_DAC3_SW0
#define VDAC8_viDAC8__SW2 CYREG_DAC3_SW2
#define VDAC8_viDAC8__SW3 CYREG_DAC3_SW3
#define VDAC8_viDAC8__SW4 CYREG_DAC3_SW4
#define VDAC8_viDAC8__TR CYREG_DAC3_TR
#define VDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define VDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define VDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define VDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define VDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define VDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define VDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define VDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define VDAC8_viDAC8__TST CYREG_DAC3_TST

/* UART_1 */
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_1_BUART_sRX_RxSts__1__MASK 0x02u
#define UART_1_BUART_sRX_RxSts__1__POS 1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x3Au
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB10_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB10_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB10_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB10_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB10_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB10_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB13_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB13_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB13_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB13_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB13_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB13_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x01u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x02u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x02u
#define UART_1_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_RXInternalInterrupt__INTC_MASK 0x10u
#define UART_1_RXInternalInterrupt__INTC_NUMBER 4u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define UART_1_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_1_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_TXInternalInterrupt__INTC_MASK 0x20u
#define UART_1_TXInternalInterrupt__INTC_NUMBER 5u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_1_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define UART_1_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_2 */
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB14_15_CTL
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB14_15_MSK
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB14_CTL
#define UART_2_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB14_CTL
#define UART_2_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB14_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB14_MSK
#define UART_2_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB14_MSK_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB14_ST_CTL
#define UART_2_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB14_ST
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_2_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_2_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_2_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_2_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_2_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_2_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_2_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_2_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_2_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_2_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_2_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_2_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_2_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_2_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_2_BUART_sRX_RxSts__3__POS 3
#define UART_2_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_2_BUART_sRX_RxSts__4__POS 4
#define UART_2_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_2_BUART_sRX_RxSts__5__POS 5
#define UART_2_BUART_sRX_RxSts__MASK 0x38u
#define UART_2_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_2_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_2_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_2_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_2_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_2_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_2_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_2_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_2_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_2_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_2_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_2_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_2_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_2_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_2_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_2_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_2_BUART_sTX_TxSts__0__POS 0
#define UART_2_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_2_BUART_sTX_TxSts__1__POS 1
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_2_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_2_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_2_BUART_sTX_TxSts__2__POS 2
#define UART_2_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_2_BUART_sTX_TxSts__3__POS 3
#define UART_2_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_2_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_2_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_2_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_2_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define UART_2_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define UART_2_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define UART_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_2_IntClock__INDEX 0x00u
#define UART_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_2_IntClock__PM_ACT_MSK 0x01u
#define UART_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_2_IntClock__PM_STBY_MSK 0x01u
#define UART_2_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_2_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_2_RXInternalInterrupt__INTC_MASK 0x40u
#define UART_2_RXInternalInterrupt__INTC_NUMBER 6u
#define UART_2_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_2_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define UART_2_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_2_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_2_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_2_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_2_TXInternalInterrupt__INTC_MASK 0x80u
#define UART_2_TXInternalInterrupt__INTC_NUMBER 7u
#define UART_2_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_2_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define UART_2_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_2_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DAC_WC1 */
#define DAC_WC1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DAC_WC1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DAC_WC1__INTC_MASK 0x01u
#define DAC_WC1__INTC_NUMBER 0u
#define DAC_WC1__INTC_PRIOR_NUM 7u
#define DAC_WC1__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define DAC_WC1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DAC_WC1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DAC_WC2 */
#define DAC_WC2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define DAC_WC2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define DAC_WC2__INTC_MASK 0x02u
#define DAC_WC2__INTC_NUMBER 1u
#define DAC_WC2__INTC_PRIOR_NUM 7u
#define DAC_WC2__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define DAC_WC2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define DAC_WC2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Pin_SW2 */
#define Pin_SW2__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Pin_SW2__0__MASK 0x02u
#define Pin_SW2__0__PC CYREG_PRT6_PC1
#define Pin_SW2__0__PORT 6u
#define Pin_SW2__0__SHIFT 1u
#define Pin_SW2__AG CYREG_PRT6_AG
#define Pin_SW2__AMUX CYREG_PRT6_AMUX
#define Pin_SW2__BIE CYREG_PRT6_BIE
#define Pin_SW2__BIT_MASK CYREG_PRT6_BIT_MASK
#define Pin_SW2__BYP CYREG_PRT6_BYP
#define Pin_SW2__CTL CYREG_PRT6_CTL
#define Pin_SW2__DM0 CYREG_PRT6_DM0
#define Pin_SW2__DM1 CYREG_PRT6_DM1
#define Pin_SW2__DM2 CYREG_PRT6_DM2
#define Pin_SW2__DR CYREG_PRT6_DR
#define Pin_SW2__INP_DIS CYREG_PRT6_INP_DIS
#define Pin_SW2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Pin_SW2__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Pin_SW2__LCD_EN CYREG_PRT6_LCD_EN
#define Pin_SW2__MASK 0x02u
#define Pin_SW2__PORT 6u
#define Pin_SW2__PRT CYREG_PRT6_PRT
#define Pin_SW2__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Pin_SW2__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Pin_SW2__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Pin_SW2__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Pin_SW2__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Pin_SW2__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Pin_SW2__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Pin_SW2__PS CYREG_PRT6_PS
#define Pin_SW2__SHIFT 1u
#define Pin_SW2__SLW CYREG_PRT6_SLW

/* Pin_SW3 */
#define Pin_SW3__0__INTTYPE CYREG_PICU15_INTTYPE5
#define Pin_SW3__0__MASK 0x20u
#define Pin_SW3__0__PC CYREG_IO_PC_PRT15_PC5
#define Pin_SW3__0__PORT 15u
#define Pin_SW3__0__SHIFT 5u
#define Pin_SW3__AG CYREG_PRT15_AG
#define Pin_SW3__AMUX CYREG_PRT15_AMUX
#define Pin_SW3__BIE CYREG_PRT15_BIE
#define Pin_SW3__BIT_MASK CYREG_PRT15_BIT_MASK
#define Pin_SW3__BYP CYREG_PRT15_BYP
#define Pin_SW3__CTL CYREG_PRT15_CTL
#define Pin_SW3__DM0 CYREG_PRT15_DM0
#define Pin_SW3__DM1 CYREG_PRT15_DM1
#define Pin_SW3__DM2 CYREG_PRT15_DM2
#define Pin_SW3__DR CYREG_PRT15_DR
#define Pin_SW3__INP_DIS CYREG_PRT15_INP_DIS
#define Pin_SW3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Pin_SW3__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Pin_SW3__LCD_EN CYREG_PRT15_LCD_EN
#define Pin_SW3__MASK 0x20u
#define Pin_SW3__PORT 15u
#define Pin_SW3__PRT CYREG_PRT15_PRT
#define Pin_SW3__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Pin_SW3__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Pin_SW3__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Pin_SW3__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Pin_SW3__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Pin_SW3__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Pin_SW3__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Pin_SW3__PS CYREG_PRT15_PS
#define Pin_SW3__SHIFT 5u
#define Pin_SW3__SLW CYREG_PRT15_SLW

/* LCD_Char */
#define LCD_Char_LCDPort__0__INTTYPE CYREG_PICU2_INTTYPE0
#define LCD_Char_LCDPort__0__MASK 0x01u
#define LCD_Char_LCDPort__0__PC CYREG_PRT2_PC0
#define LCD_Char_LCDPort__0__PORT 2u
#define LCD_Char_LCDPort__0__SHIFT 0u
#define LCD_Char_LCDPort__1__INTTYPE CYREG_PICU2_INTTYPE1
#define LCD_Char_LCDPort__1__MASK 0x02u
#define LCD_Char_LCDPort__1__PC CYREG_PRT2_PC1
#define LCD_Char_LCDPort__1__PORT 2u
#define LCD_Char_LCDPort__1__SHIFT 1u
#define LCD_Char_LCDPort__2__INTTYPE CYREG_PICU2_INTTYPE2
#define LCD_Char_LCDPort__2__MASK 0x04u
#define LCD_Char_LCDPort__2__PC CYREG_PRT2_PC2
#define LCD_Char_LCDPort__2__PORT 2u
#define LCD_Char_LCDPort__2__SHIFT 2u
#define LCD_Char_LCDPort__3__INTTYPE CYREG_PICU2_INTTYPE3
#define LCD_Char_LCDPort__3__MASK 0x08u
#define LCD_Char_LCDPort__3__PC CYREG_PRT2_PC3
#define LCD_Char_LCDPort__3__PORT 2u
#define LCD_Char_LCDPort__3__SHIFT 3u
#define LCD_Char_LCDPort__4__INTTYPE CYREG_PICU2_INTTYPE4
#define LCD_Char_LCDPort__4__MASK 0x10u
#define LCD_Char_LCDPort__4__PC CYREG_PRT2_PC4
#define LCD_Char_LCDPort__4__PORT 2u
#define LCD_Char_LCDPort__4__SHIFT 4u
#define LCD_Char_LCDPort__5__INTTYPE CYREG_PICU2_INTTYPE5
#define LCD_Char_LCDPort__5__MASK 0x20u
#define LCD_Char_LCDPort__5__PC CYREG_PRT2_PC5
#define LCD_Char_LCDPort__5__PORT 2u
#define LCD_Char_LCDPort__5__SHIFT 5u
#define LCD_Char_LCDPort__6__INTTYPE CYREG_PICU2_INTTYPE6
#define LCD_Char_LCDPort__6__MASK 0x40u
#define LCD_Char_LCDPort__6__PC CYREG_PRT2_PC6
#define LCD_Char_LCDPort__6__PORT 2u
#define LCD_Char_LCDPort__6__SHIFT 6u
#define LCD_Char_LCDPort__AG CYREG_PRT2_AG
#define LCD_Char_LCDPort__AMUX CYREG_PRT2_AMUX
#define LCD_Char_LCDPort__BIE CYREG_PRT2_BIE
#define LCD_Char_LCDPort__BIT_MASK CYREG_PRT2_BIT_MASK
#define LCD_Char_LCDPort__BYP CYREG_PRT2_BYP
#define LCD_Char_LCDPort__CTL CYREG_PRT2_CTL
#define LCD_Char_LCDPort__DM0 CYREG_PRT2_DM0
#define LCD_Char_LCDPort__DM1 CYREG_PRT2_DM1
#define LCD_Char_LCDPort__DM2 CYREG_PRT2_DM2
#define LCD_Char_LCDPort__DR CYREG_PRT2_DR
#define LCD_Char_LCDPort__INP_DIS CYREG_PRT2_INP_DIS
#define LCD_Char_LCDPort__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LCD_Char_LCDPort__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LCD_Char_LCDPort__LCD_EN CYREG_PRT2_LCD_EN
#define LCD_Char_LCDPort__MASK 0x7Fu
#define LCD_Char_LCDPort__PORT 2u
#define LCD_Char_LCDPort__PRT CYREG_PRT2_PRT
#define LCD_Char_LCDPort__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LCD_Char_LCDPort__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LCD_Char_LCDPort__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LCD_Char_LCDPort__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LCD_Char_LCDPort__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LCD_Char_LCDPort__PS CYREG_PRT2_PS
#define LCD_Char_LCDPort__SHIFT 0u
#define LCD_Char_LCDPort__SLW CYREG_PRT2_SLW

/* Rx_Debug */
#define Rx_Debug__0__INTTYPE CYREG_PICU1_INTTYPE6
#define Rx_Debug__0__MASK 0x40u
#define Rx_Debug__0__PC CYREG_PRT1_PC6
#define Rx_Debug__0__PORT 1u
#define Rx_Debug__0__SHIFT 6u
#define Rx_Debug__AG CYREG_PRT1_AG
#define Rx_Debug__AMUX CYREG_PRT1_AMUX
#define Rx_Debug__BIE CYREG_PRT1_BIE
#define Rx_Debug__BIT_MASK CYREG_PRT1_BIT_MASK
#define Rx_Debug__BYP CYREG_PRT1_BYP
#define Rx_Debug__CTL CYREG_PRT1_CTL
#define Rx_Debug__DM0 CYREG_PRT1_DM0
#define Rx_Debug__DM1 CYREG_PRT1_DM1
#define Rx_Debug__DM2 CYREG_PRT1_DM2
#define Rx_Debug__DR CYREG_PRT1_DR
#define Rx_Debug__INP_DIS CYREG_PRT1_INP_DIS
#define Rx_Debug__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Rx_Debug__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Rx_Debug__LCD_EN CYREG_PRT1_LCD_EN
#define Rx_Debug__MASK 0x40u
#define Rx_Debug__PORT 1u
#define Rx_Debug__PRT CYREG_PRT1_PRT
#define Rx_Debug__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Rx_Debug__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Rx_Debug__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Rx_Debug__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Rx_Debug__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Rx_Debug__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Rx_Debug__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Rx_Debug__PS CYREG_PRT1_PS
#define Rx_Debug__SHIFT 6u
#define Rx_Debug__SLW CYREG_PRT1_SLW

/* Tx_Debug */
#define Tx_Debug__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Tx_Debug__0__MASK 0x80u
#define Tx_Debug__0__PC CYREG_PRT1_PC7
#define Tx_Debug__0__PORT 1u
#define Tx_Debug__0__SHIFT 7u
#define Tx_Debug__AG CYREG_PRT1_AG
#define Tx_Debug__AMUX CYREG_PRT1_AMUX
#define Tx_Debug__BIE CYREG_PRT1_BIE
#define Tx_Debug__BIT_MASK CYREG_PRT1_BIT_MASK
#define Tx_Debug__BYP CYREG_PRT1_BYP
#define Tx_Debug__CTL CYREG_PRT1_CTL
#define Tx_Debug__DM0 CYREG_PRT1_DM0
#define Tx_Debug__DM1 CYREG_PRT1_DM1
#define Tx_Debug__DM2 CYREG_PRT1_DM2
#define Tx_Debug__DR CYREG_PRT1_DR
#define Tx_Debug__INP_DIS CYREG_PRT1_INP_DIS
#define Tx_Debug__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Tx_Debug__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Tx_Debug__LCD_EN CYREG_PRT1_LCD_EN
#define Tx_Debug__MASK 0x80u
#define Tx_Debug__PORT 1u
#define Tx_Debug__PRT CYREG_PRT1_PRT
#define Tx_Debug__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Tx_Debug__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Tx_Debug__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Tx_Debug__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Tx_Debug__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Tx_Debug__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Tx_Debug__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Tx_Debug__PS CYREG_PRT1_PS
#define Tx_Debug__SHIFT 7u
#define Tx_Debug__SLW CYREG_PRT1_SLW

/* WaveDAC8 */
#define WaveDAC8_DacClk__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define WaveDAC8_DacClk__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define WaveDAC8_DacClk__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define WaveDAC8_DacClk__CFG2_SRC_SEL_MASK 0x07u
#define WaveDAC8_DacClk__INDEX 0x02u
#define WaveDAC8_DacClk__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define WaveDAC8_DacClk__PM_ACT_MSK 0x04u
#define WaveDAC8_DacClk__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define WaveDAC8_DacClk__PM_STBY_MSK 0x04u
#define WaveDAC8_IDAC8_viDAC8__CR0 CYREG_DAC0_CR0
#define WaveDAC8_IDAC8_viDAC8__CR1 CYREG_DAC0_CR1
#define WaveDAC8_IDAC8_viDAC8__D CYREG_DAC0_D
#define WaveDAC8_IDAC8_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define WaveDAC8_IDAC8_viDAC8__PM_ACT_MSK 0x01u
#define WaveDAC8_IDAC8_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define WaveDAC8_IDAC8_viDAC8__PM_STBY_MSK 0x01u
#define WaveDAC8_IDAC8_viDAC8__STROBE CYREG_DAC0_STROBE
#define WaveDAC8_IDAC8_viDAC8__SW0 CYREG_DAC0_SW0
#define WaveDAC8_IDAC8_viDAC8__SW2 CYREG_DAC0_SW2
#define WaveDAC8_IDAC8_viDAC8__SW3 CYREG_DAC0_SW3
#define WaveDAC8_IDAC8_viDAC8__SW4 CYREG_DAC0_SW4
#define WaveDAC8_IDAC8_viDAC8__TR CYREG_DAC0_TR
#define WaveDAC8_IDAC8_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC0_M1
#define WaveDAC8_IDAC8_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC0_M2
#define WaveDAC8_IDAC8_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC0_M3
#define WaveDAC8_IDAC8_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC0_M4
#define WaveDAC8_IDAC8_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC0_M5
#define WaveDAC8_IDAC8_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC0_M6
#define WaveDAC8_IDAC8_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC0_M7
#define WaveDAC8_IDAC8_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC0_M8
#define WaveDAC8_IDAC8_viDAC8__TST CYREG_DAC0_TST
#define WaveDAC8_Wave1_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_Wave1_DMA__DRQ_NUMBER 0u
#define WaveDAC8_Wave1_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_Wave1_DMA__PRIORITY 2u
#define WaveDAC8_Wave1_DMA__TERMIN_EN 0u
#define WaveDAC8_Wave1_DMA__TERMIN_SEL 0u
#define WaveDAC8_Wave1_DMA__TERMOUT0_EN 1u
#define WaveDAC8_Wave1_DMA__TERMOUT0_SEL 0u
#define WaveDAC8_Wave1_DMA__TERMOUT1_EN 0u
#define WaveDAC8_Wave1_DMA__TERMOUT1_SEL 0u
#define WaveDAC8_Wave2_DMA__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define WaveDAC8_Wave2_DMA__DRQ_NUMBER 1u
#define WaveDAC8_Wave2_DMA__NUMBEROF_TDS 0u
#define WaveDAC8_Wave2_DMA__PRIORITY 2u
#define WaveDAC8_Wave2_DMA__TERMIN_EN 0u
#define WaveDAC8_Wave2_DMA__TERMIN_SEL 0u
#define WaveDAC8_Wave2_DMA__TERMOUT0_EN 1u
#define WaveDAC8_Wave2_DMA__TERMOUT0_SEL 1u
#define WaveDAC8_Wave2_DMA__TERMOUT1_EN 0u
#define WaveDAC8_Wave2_DMA__TERMOUT1_SEL 0u

/* Rx_Screen */
#define Rx_Screen__0__INTTYPE CYREG_PICU5_INTTYPE0
#define Rx_Screen__0__MASK 0x01u
#define Rx_Screen__0__PC CYREG_PRT5_PC0
#define Rx_Screen__0__PORT 5u
#define Rx_Screen__0__SHIFT 0u
#define Rx_Screen__AG CYREG_PRT5_AG
#define Rx_Screen__AMUX CYREG_PRT5_AMUX
#define Rx_Screen__BIE CYREG_PRT5_BIE
#define Rx_Screen__BIT_MASK CYREG_PRT5_BIT_MASK
#define Rx_Screen__BYP CYREG_PRT5_BYP
#define Rx_Screen__CTL CYREG_PRT5_CTL
#define Rx_Screen__DM0 CYREG_PRT5_DM0
#define Rx_Screen__DM1 CYREG_PRT5_DM1
#define Rx_Screen__DM2 CYREG_PRT5_DM2
#define Rx_Screen__DR CYREG_PRT5_DR
#define Rx_Screen__INP_DIS CYREG_PRT5_INP_DIS
#define Rx_Screen__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Rx_Screen__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Rx_Screen__LCD_EN CYREG_PRT5_LCD_EN
#define Rx_Screen__MASK 0x01u
#define Rx_Screen__PORT 5u
#define Rx_Screen__PRT CYREG_PRT5_PRT
#define Rx_Screen__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Rx_Screen__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Rx_Screen__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Rx_Screen__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Rx_Screen__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Rx_Screen__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Rx_Screen__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Rx_Screen__PS CYREG_PRT5_PS
#define Rx_Screen__SHIFT 0u
#define Rx_Screen__SLW CYREG_PRT5_SLW

/* Timer_CH1 */
#define Timer_CH1_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_CH1_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_CH1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer_CH1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define Timer_CH1_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_CH1_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_CH1_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_CH1_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_CH1_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_CH1_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB10_MSK
#define Timer_CH1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_CH1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_CH1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer_CH1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define Timer_CH1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define Timer_CH1_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB10_ST
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_CH1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB10_11_A0
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB10_11_A1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB10_11_D0
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB10_11_D1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB10_11_F0
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB10_11_F1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB10_A0_A1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB10_A0
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB10_A1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB10_D0_D1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB10_D0
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB10_D1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB10_F0_F1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB10_F0
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB10_F1
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_CH1_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB11_A0
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB11_A1
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB11_D0
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB11_D1
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB11_F0
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB11_F1
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define Timer_CH1_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL

/* Tx_Screen */
#define Tx_Screen__0__INTTYPE CYREG_PICU5_INTTYPE1
#define Tx_Screen__0__MASK 0x02u
#define Tx_Screen__0__PC CYREG_PRT5_PC1
#define Tx_Screen__0__PORT 5u
#define Tx_Screen__0__SHIFT 1u
#define Tx_Screen__AG CYREG_PRT5_AG
#define Tx_Screen__AMUX CYREG_PRT5_AMUX
#define Tx_Screen__BIE CYREG_PRT5_BIE
#define Tx_Screen__BIT_MASK CYREG_PRT5_BIT_MASK
#define Tx_Screen__BYP CYREG_PRT5_BYP
#define Tx_Screen__CTL CYREG_PRT5_CTL
#define Tx_Screen__DM0 CYREG_PRT5_DM0
#define Tx_Screen__DM1 CYREG_PRT5_DM1
#define Tx_Screen__DM2 CYREG_PRT5_DM2
#define Tx_Screen__DR CYREG_PRT5_DR
#define Tx_Screen__INP_DIS CYREG_PRT5_INP_DIS
#define Tx_Screen__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define Tx_Screen__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define Tx_Screen__LCD_EN CYREG_PRT5_LCD_EN
#define Tx_Screen__MASK 0x02u
#define Tx_Screen__PORT 5u
#define Tx_Screen__PRT CYREG_PRT5_PRT
#define Tx_Screen__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define Tx_Screen__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define Tx_Screen__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define Tx_Screen__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define Tx_Screen__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define Tx_Screen__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define Tx_Screen__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define Tx_Screen__PS CYREG_PRT5_PS
#define Tx_Screen__SHIFT 1u
#define Tx_Screen__SLW CYREG_PRT5_SLW

/* Clk_Tmr_CH1 */
#define Clk_Tmr_CH1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clk_Tmr_CH1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clk_Tmr_CH1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clk_Tmr_CH1__CFG2_SRC_SEL_MASK 0x07u
#define Clk_Tmr_CH1__INDEX 0x03u
#define Clk_Tmr_CH1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_Tmr_CH1__PM_ACT_MSK 0x08u
#define Clk_Tmr_CH1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_Tmr_CH1__PM_STBY_MSK 0x08u

/* Clock_500Hz */
#define Clock_500Hz__CFG0 CYREG_CLKDIST_DCFG5_CFG0
#define Clock_500Hz__CFG1 CYREG_CLKDIST_DCFG5_CFG1
#define Clock_500Hz__CFG2 CYREG_CLKDIST_DCFG5_CFG2
#define Clock_500Hz__CFG2_SRC_SEL_MASK 0x07u
#define Clock_500Hz__INDEX 0x05u
#define Clock_500Hz__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_500Hz__PM_ACT_MSK 0x20u
#define Clock_500Hz__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_500Hz__PM_STBY_MSK 0x20u

/* Control_Reg */
#define Control_Reg_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__0__POS 0
#define Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB15_CTL
#define Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB15_CTL
#define Control_Reg_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define Control_Reg_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Control_Reg_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB15_MSK

/* MatrixKbLED */
#define MatrixKbLED_isr_MKbLED__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define MatrixKbLED_isr_MKbLED__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define MatrixKbLED_isr_MKbLED__INTC_MASK 0x08u
#define MatrixKbLED_isr_MKbLED__INTC_NUMBER 3u
#define MatrixKbLED_isr_MKbLED__INTC_PRIOR_NUM 7u
#define MatrixKbLED_isr_MKbLED__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define MatrixKbLED_isr_MKbLED__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define MatrixKbLED_isr_MKbLED__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* isr_Tmr_CH1 */
#define isr_Tmr_CH1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Tmr_CH1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Tmr_CH1__INTC_MASK 0x200u
#define isr_Tmr_CH1__INTC_NUMBER 9u
#define isr_Tmr_CH1__INTC_PRIOR_NUM 7u
#define isr_Tmr_CH1__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define isr_Tmr_CH1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Tmr_CH1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Timer_Button */
#define Timer_Button_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Timer_Button_TimerUDB_rstSts_stsreg__0__POS 0
#define Timer_Button_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Timer_Button_TimerUDB_rstSts_stsreg__2__POS 2
#define Timer_Button_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Timer_Button_TimerUDB_rstSts_stsreg__3__POS 3
#define Timer_Button_TimerUDB_rstSts_stsreg__MASK 0x0Du
#define Timer_Button_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B0_UDB15_MSK
#define Timer_Button_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_Button_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_Button_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define Timer_Button_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define Timer_Button_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B0_UDB15_ST
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Timer_Button_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define Timer_Button_TimerUDB_sT8_timerdp_u0__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define Timer_Button_TimerUDB_sT8_timerdp_u0__A0_REG CYREG_B0_UDB15_A0
#define Timer_Button_TimerUDB_sT8_timerdp_u0__A1_REG CYREG_B0_UDB15_A1
#define Timer_Button_TimerUDB_sT8_timerdp_u0__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define Timer_Button_TimerUDB_sT8_timerdp_u0__D0_REG CYREG_B0_UDB15_D0
#define Timer_Button_TimerUDB_sT8_timerdp_u0__D1_REG CYREG_B0_UDB15_D1
#define Timer_Button_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define Timer_Button_TimerUDB_sT8_timerdp_u0__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define Timer_Button_TimerUDB_sT8_timerdp_u0__F0_REG CYREG_B0_UDB15_F0
#define Timer_Button_TimerUDB_sT8_timerdp_u0__F1_REG CYREG_B0_UDB15_F1
#define Timer_Button_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define Timer_Button_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL

/* Clk_Tmr_Button */
#define Clk_Tmr_Button__CFG0 CYREG_CLKDIST_DCFG4_CFG0
#define Clk_Tmr_Button__CFG1 CYREG_CLKDIST_DCFG4_CFG1
#define Clk_Tmr_Button__CFG2 CYREG_CLKDIST_DCFG4_CFG2
#define Clk_Tmr_Button__CFG2_SRC_SEL_MASK 0x07u
#define Clk_Tmr_Button__INDEX 0x04u
#define Clk_Tmr_Button__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clk_Tmr_Button__PM_ACT_MSK 0x10u
#define Clk_Tmr_Button__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clk_Tmr_Button__PM_STBY_MSK 0x10u

/* isr_Tmr_Button */
#define isr_Tmr_Button__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_Tmr_Button__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_Tmr_Button__INTC_MASK 0x100u
#define isr_Tmr_Button__INTC_NUMBER 8u
#define isr_Tmr_Button__INTC_PRIOR_NUM 7u
#define isr_Tmr_Button__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define isr_Tmr_Button__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_Tmr_Button__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 36000000U
#define BCLK__BUS_CLK__KHZ 36000U
#define BCLK__BUS_CLK__MHZ 36U
#define CY_PROJECT_NAME "PSoC 5LP CY8CKIT-101"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 0
#define CYDEV_CONFIGURATION_DMA 1
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_DMA
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 4096
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000003FCu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 16384
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDIO0 3.3
#define CYDEV_VDDIO0_MV 3300
#define CYDEV_VDDIO1 3.3
#define CYDEV_VDDIO1_MV 3300
#define CYDEV_VDDIO2 3.3
#define CYDEV_VDDIO2_MV 3300
#define CYDEV_VDDIO3 3.3
#define CYDEV_VDDIO3_MV 3300
#define CYDEV_VIO0 3.3
#define CYDEV_VIO0_MV 3300
#define CYDEV_VIO1 3.3
#define CYDEV_VIO1_MV 3300
#define CYDEV_VIO2 3.3
#define CYDEV_VIO2_MV 3300
#define CYDEV_VIO3 3.3
#define CYDEV_VIO3_MV 3300
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000003u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
