/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 16:09:42 2009
 *                 MD5 Checksum         d2113c6e4c1720eae253e3fd9af4b5f2
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7635/rdb/a0/bchp_vcxo_ctl_misc.h $
 * 
 * Hydra_Software_Devel/2   3/20/09 5:14p albertl
 * PR52957: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_VCXO_CTL_MISC_H__
#define BCHP_VCXO_CTL_MISC_H__

/***************************************************************************
 *VCXO_CTL_MISC - VCXO Core Registers
 ***************************************************************************/
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL             0x00041200 /* Main PLL0 reset, enable, and powerdown */
#define BCHP_VCXO_CTL_MISC_PCI_DIV               0x00041204 /* Main PLL0 PCI out divider settings */
#define BCHP_VCXO_CTL_MISC_PLL0_LOCK_CNT         0x00041208 /* Main PLL0 Lock Counter */
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL             0x0004120c /* Main PLL1 reset, enable, and powerdown */
#define BCHP_VCXO_CTL_MISC_OFE_DIV               0x00041210 /* Main PLL1 OFE out divider settings */
#define BCHP_VCXO_CTL_MISC_SDIO_DIV              0x00041214 /* Main PLL1 SDIO out divider settings */
#define BCHP_VCXO_CTL_MISC_SC_DIV                0x00041218 /* Main PLL1 SC out divider settings */
#define BCHP_VCXO_CTL_MISC_PLL1_LOCK_CNT         0x0004121c /* Main PLL1 Lock Counter */
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL             0x00041220 /* MIPS PLL reset, enable, powerdown, and control */
#define BCHP_VCXO_CTL_MISC_MIPS_DIV              0x00041224 /* MIPS PLL divider settings */
#define BCHP_VCXO_CTL_MISC_MIPS_LOCK_CNT         0x00041228 /* MIPS PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_MIPS_PLL_CTRL_LO      0x0004122c /* MIPS pll_ctrl low 32 bits */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL           0x00041230 /* Audio DSP PLL reset, enable, powerdown, and control */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV            0x00041234 /* Audio DSP PLL divider settings */
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT       0x00041238 /* Audio DSP PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_AUDDSP_PLL_CTRL_LO    0x0004123c /* Audio DSP pll_ctrl low 32 bits */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL              0x00041240 /* AVD PLL reset, enable, powerdown, and control */
#define BCHP_VCXO_CTL_MISC_AVD_DIV               0x00041244 /* AVD PLL divider settings */
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT          0x00041248 /* AVD PLL Lock Counter */
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_LO       0x0004124c /* AVD pll_ctrl low 32 bits */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL              0x00041250 /* VCXO 0 reset, enable, powerdown, and mode */
#define BCHP_VCXO_CTL_MISC_VC0_DIV               0x00041254 /* VCXO 0 PLL divider settings */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT          0x00041258 /* VCXO 0 Lock Counter */
#define BCHP_VCXO_CTL_MISC_VC0_PLL_CTRL_LO       0x0004125c /* VCXO 0 pll_ctrl low 32 bits */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL              0x00041260 /* Audio PLL 0 reset, enable, and powerdown */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT          0x00041264 /* Audio PLL 0 Lock Counter */
#define BCHP_VCXO_CTL_MISC_LOCK                  0x00041280 /* PLL lock status */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET       0x00041284 /* PLL Lock Counter Resets */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL          0x00041290 /* PLL core test select */
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL         0x000412a0 /* GPIO pad control */
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL          0x000412a4 /* DVO pad control */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL          0x000412a8 /* I2C pad control */
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL          0x000412ac /* OFE LVDS pad control */

/***************************************************************************
 *PLL0_CTRL - Main PLL0 reset, enable, and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: PLL0_CTRL :: reserved0 [31:05] */
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved0_MASK                0xffffffe0
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved0_SHIFT               5

/* VCXO_CTL_MISC :: PLL0_CTRL :: CML_PWR [04:04] */
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_CML_PWR_MASK                  0x00000010
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_CML_PWR_SHIFT                 4
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_CML_PWR_Powerdown             0
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_CML_PWR_Normal                1

/* VCXO_CTL_MISC :: PLL0_CTRL :: reserved_POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_POWERDOWN_MASK       0x00000008
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_POWERDOWN_SHIFT      3
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_POWERDOWN_Powerdown  1
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_POWERDOWN_Normal     0

/* VCXO_CTL_MISC :: PLL0_CTRL :: reserved_CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_CLOCK_ENA_MASK       0x00000004
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_CLOCK_ENA_SHIFT      2
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_CLOCK_ENA_Enable     1
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_CLOCK_ENA_Disable    0

/* VCXO_CTL_MISC :: PLL0_CTRL :: reserved_RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_RESET_MASK           0x00000002
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_RESET_SHIFT          1
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_RESET_Reset          1
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved_RESET_Normal         0

/* VCXO_CTL_MISC :: PLL0_CTRL :: reserved1 [00:00] */
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved1_MASK                0x00000001
#define BCHP_VCXO_CTL_MISC_PLL0_CTRL_reserved1_SHIFT               0

/***************************************************************************
 *PCI_DIV - Main PLL0 PCI out divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: PCI_DIV :: reserved0 [31:08] */
#define BCHP_VCXO_CTL_MISC_PCI_DIV_reserved0_MASK                  0xffffff00
#define BCHP_VCXO_CTL_MISC_PCI_DIV_reserved0_SHIFT                 8

/* VCXO_CTL_MISC :: PCI_DIV :: M4DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_PCI_DIV_M4DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_PCI_DIV_M4DIV_SHIFT                     0

/***************************************************************************
 *PLL0_LOCK_CNT - Main PLL0 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: PLL0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_PLL0_LOCK_CNT_reserved0_MASK            0xfffff000
#define BCHP_VCXO_CTL_MISC_PLL0_LOCK_CNT_reserved0_SHIFT           12

/* VCXO_CTL_MISC :: PLL0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_PLL0_LOCK_CNT_COUNT_MASK                0x00000fff
#define BCHP_VCXO_CTL_MISC_PLL0_LOCK_CNT_COUNT_SHIFT               0

/***************************************************************************
 *PLL1_CTRL - Main PLL1 reset, enable, and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: PLL1_CTRL :: reserved0 [31:05] */
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_reserved0_MASK                0xffffffe0
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_reserved0_SHIFT               5

/* VCXO_CTL_MISC :: PLL1_CTRL :: CML_PWR [04:04] */
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CML_PWR_MASK                  0x00000010
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CML_PWR_SHIFT                 4
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CML_PWR_Powerdown             0
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CML_PWR_Normal                1

/* VCXO_CTL_MISC :: PLL1_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_POWERDOWN_MASK                0x00000008
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_POWERDOWN_SHIFT               3
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_POWERDOWN_Powerdown           1
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_POWERDOWN_Normal              0

/* VCXO_CTL_MISC :: PLL1_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CLOCK_ENA_MASK                0x00000004
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CLOCK_ENA_SHIFT               2
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CLOCK_ENA_Enable              1
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_CLOCK_ENA_Disable             0

/* VCXO_CTL_MISC :: PLL1_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_RESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_RESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_RESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_RESET_Normal                  0

/* VCXO_CTL_MISC :: PLL1_CTRL :: reserved1 [00:00] */
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_reserved1_MASK                0x00000001
#define BCHP_VCXO_CTL_MISC_PLL1_CTRL_reserved1_SHIFT               0

/***************************************************************************
 *OFE_DIV - Main PLL1 OFE out divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: OFE_DIV :: reserved0 [31:08] */
#define BCHP_VCXO_CTL_MISC_OFE_DIV_reserved0_MASK                  0xffffff00
#define BCHP_VCXO_CTL_MISC_OFE_DIV_reserved0_SHIFT                 8

/* VCXO_CTL_MISC :: OFE_DIV :: M3DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_OFE_DIV_M3DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_OFE_DIV_M3DIV_SHIFT                     0

/***************************************************************************
 *SDIO_DIV - Main PLL1 SDIO out divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: SDIO_DIV :: reserved0 [31:08] */
#define BCHP_VCXO_CTL_MISC_SDIO_DIV_reserved0_MASK                 0xffffff00
#define BCHP_VCXO_CTL_MISC_SDIO_DIV_reserved0_SHIFT                8

/* VCXO_CTL_MISC :: SDIO_DIV :: M4DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_SDIO_DIV_M4DIV_MASK                     0x000000ff
#define BCHP_VCXO_CTL_MISC_SDIO_DIV_M4DIV_SHIFT                    0

/***************************************************************************
 *SC_DIV - Main PLL1 SC out divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: SC_DIV :: reserved0 [31:08] */
#define BCHP_VCXO_CTL_MISC_SC_DIV_reserved0_MASK                   0xffffff00
#define BCHP_VCXO_CTL_MISC_SC_DIV_reserved0_SHIFT                  8

/* VCXO_CTL_MISC :: SC_DIV :: M5DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_SC_DIV_M5DIV_MASK                       0x000000ff
#define BCHP_VCXO_CTL_MISC_SC_DIV_M5DIV_SHIFT                      0

/***************************************************************************
 *PLL1_LOCK_CNT - Main PLL1 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: PLL1_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_PLL1_LOCK_CNT_reserved0_MASK            0xfffff000
#define BCHP_VCXO_CTL_MISC_PLL1_LOCK_CNT_reserved0_SHIFT           12

/* VCXO_CTL_MISC :: PLL1_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_PLL1_LOCK_CNT_COUNT_MASK                0x00000fff
#define BCHP_VCXO_CTL_MISC_PLL1_LOCK_CNT_COUNT_SHIFT               0

/***************************************************************************
 *MIPS_CTRL - MIPS PLL reset, enable, powerdown, and control
 ***************************************************************************/
/* VCXO_CTL_MISC :: MIPS_CTRL :: CTRL_BITS_37_32 [31:26] */
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_CTRL_BITS_37_32_MASK          0xfc000000
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_CTRL_BITS_37_32_SHIFT         26

/* VCXO_CTL_MISC :: MIPS_CTRL :: reserved0 [25:04] */
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_reserved0_MASK                0x03fffff0
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_reserved0_SHIFT               4

/* VCXO_CTL_MISC :: MIPS_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_POWERDOWN_MASK                0x00000008
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_POWERDOWN_SHIFT               3
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_POWERDOWN_Powerdown           1
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_POWERDOWN_Normal              0

/* VCXO_CTL_MISC :: MIPS_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_CLOCK_ENA_MASK                0x00000004
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_CLOCK_ENA_SHIFT               2
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_CLOCK_ENA_Enable              1
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_CLOCK_ENA_Disable             0

/* VCXO_CTL_MISC :: MIPS_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_RESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_RESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_RESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_RESET_Normal                  0

/* VCXO_CTL_MISC :: MIPS_CTRL :: reserved1 [00:00] */
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_reserved1_MASK                0x00000001
#define BCHP_VCXO_CTL_MISC_MIPS_CTRL_reserved1_SHIFT               0

/***************************************************************************
 *MIPS_DIV - MIPS PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: MIPS_DIV :: reserved0 [31:26] */
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_reserved0_MASK                 0xfc000000
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_reserved0_SHIFT                26

/* VCXO_CTL_MISC :: MIPS_DIV :: VCORNG [25:24] */
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_VCORNG_MASK                    0x03000000
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_VCORNG_SHIFT                   24

/* VCXO_CTL_MISC :: MIPS_DIV :: reserved1 [23:17] */
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_reserved1_MASK                 0x00fe0000
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_reserved1_SHIFT                17

/* VCXO_CTL_MISC :: MIPS_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_NDIV_INT_MASK                  0x0001ff00
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_NDIV_INT_SHIFT                 8

/* VCXO_CTL_MISC :: MIPS_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_M1DIV_MASK                     0x000000ff
#define BCHP_VCXO_CTL_MISC_MIPS_DIV_M1DIV_SHIFT                    0

/***************************************************************************
 *MIPS_LOCK_CNT - MIPS PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: MIPS_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_MIPS_LOCK_CNT_reserved0_MASK            0xfffff000
#define BCHP_VCXO_CTL_MISC_MIPS_LOCK_CNT_reserved0_SHIFT           12

/* VCXO_CTL_MISC :: MIPS_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_MIPS_LOCK_CNT_COUNT_MASK                0x00000fff
#define BCHP_VCXO_CTL_MISC_MIPS_LOCK_CNT_COUNT_SHIFT               0

/***************************************************************************
 *MIPS_PLL_CTRL_LO - MIPS pll_ctrl low 32 bits
 ***************************************************************************/
/* VCXO_CTL_MISC :: MIPS_PLL_CTRL_LO :: CTRL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_MIPS_PLL_CTRL_LO_CTRL_BITS_31_0_MASK    0xffffffff
#define BCHP_VCXO_CTL_MISC_MIPS_PLL_CTRL_LO_CTRL_BITS_31_0_SHIFT   0

/***************************************************************************
 *AUDDSP_CTRL - Audio DSP PLL reset, enable, powerdown, and control
 ***************************************************************************/
/* VCXO_CTL_MISC :: AUDDSP_CTRL :: CTRL_BITS_37_32 [31:26] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CTRL_BITS_37_32_MASK        0xfc000000
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CTRL_BITS_37_32_SHIFT       26

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: reserved0 [25:04] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_reserved0_MASK              0x03fffff0
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_reserved0_SHIFT             4

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_MASK              0x00000008
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_SHIFT             3
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_Powerdown         1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_POWERDOWN_Normal            0

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_MASK              0x00000004
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_SHIFT             2
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_Enable            1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_CLOCK_ENA_Disable           0

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_RESET_MASK                  0x00000002
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_RESET_SHIFT                 1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_RESET_Reset                 1
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_RESET_Normal                0

/* VCXO_CTL_MISC :: AUDDSP_CTRL :: reserved1 [00:00] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_reserved1_MASK              0x00000001
#define BCHP_VCXO_CTL_MISC_AUDDSP_CTRL_reserved1_SHIFT             0

/***************************************************************************
 *AUDDSP_DIV - Audio DSP PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: AUDDSP_DIV :: reserved0 [31:26] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_reserved0_MASK               0xfc000000
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_reserved0_SHIFT              26

/* VCXO_CTL_MISC :: AUDDSP_DIV :: VCORNG [25:24] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_VCORNG_MASK                  0x03000000
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_VCORNG_SHIFT                 24

/* VCXO_CTL_MISC :: AUDDSP_DIV :: reserved1 [23:17] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_reserved1_MASK               0x00fe0000
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_reserved1_SHIFT              17

/* VCXO_CTL_MISC :: AUDDSP_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_NDIV_INT_MASK                0x0001ff00
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_NDIV_INT_SHIFT               8

/* VCXO_CTL_MISC :: AUDDSP_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_M1DIV_MASK                   0x000000ff
#define BCHP_VCXO_CTL_MISC_AUDDSP_DIV_M1DIV_SHIFT                  0

/***************************************************************************
 *AUDDSP_LOCK_CNT - Audio DSP PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AUDDSP_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_reserved0_MASK          0xfffff000
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_reserved0_SHIFT         12

/* VCXO_CTL_MISC :: AUDDSP_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_COUNT_MASK              0x00000fff
#define BCHP_VCXO_CTL_MISC_AUDDSP_LOCK_CNT_COUNT_SHIFT             0

/***************************************************************************
 *AUDDSP_PLL_CTRL_LO - Audio DSP pll_ctrl low 32 bits
 ***************************************************************************/
/* VCXO_CTL_MISC :: AUDDSP_PLL_CTRL_LO :: CTRL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_AUDDSP_PLL_CTRL_LO_CTRL_BITS_31_0_MASK  0xffffffff
#define BCHP_VCXO_CTL_MISC_AUDDSP_PLL_CTRL_LO_CTRL_BITS_31_0_SHIFT 0

/***************************************************************************
 *AVD_CTRL - AVD PLL reset, enable, powerdown, and control
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_CTRL :: CTRL_BITS_37_32 [31:26] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CTRL_BITS_37_32_MASK           0xfc000000
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CTRL_BITS_37_32_SHIFT          26

/* VCXO_CTL_MISC :: AVD_CTRL :: reserved0 [25:04] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_reserved0_MASK                 0x03fffff0
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_reserved0_SHIFT                4

/* VCXO_CTL_MISC :: AVD_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: AVD_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: AVD_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_RESET_MASK                     0x00000002
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_RESET_SHIFT                    1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_RESET_Reset                    1
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_RESET_Normal                   0

/* VCXO_CTL_MISC :: AVD_CTRL :: reserved1 [00:00] */
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_reserved1_MASK                 0x00000001
#define BCHP_VCXO_CTL_MISC_AVD_CTRL_reserved1_SHIFT                0

/***************************************************************************
 *AVD_DIV - AVD PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_DIV :: reserved0 [31:26] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved0_MASK                  0xfc000000
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved0_SHIFT                 26

/* VCXO_CTL_MISC :: AVD_DIV :: VCORNG [25:24] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_VCORNG_MASK                     0x03000000
#define BCHP_VCXO_CTL_MISC_AVD_DIV_VCORNG_SHIFT                    24

/* VCXO_CTL_MISC :: AVD_DIV :: reserved1 [23:17] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved1_MASK                  0x00fe0000
#define BCHP_VCXO_CTL_MISC_AVD_DIV_reserved1_SHIFT                 17

/* VCXO_CTL_MISC :: AVD_DIV :: NDIV_INT [16:08] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_NDIV_INT_MASK                   0x0001ff00
#define BCHP_VCXO_CTL_MISC_AVD_DIV_NDIV_INT_SHIFT                  8

/* VCXO_CTL_MISC :: AVD_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_AVD_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_AVD_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *AVD_LOCK_CNT - AVD PLL Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: AVD_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_AVD_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *AVD_PLL_CTRL_LO - AVD pll_ctrl low 32 bits
 ***************************************************************************/
/* VCXO_CTL_MISC :: AVD_PLL_CTRL_LO :: CTRL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_LO_CTRL_BITS_31_0_MASK     0xffffffff
#define BCHP_VCXO_CTL_MISC_AVD_PLL_CTRL_LO_CTRL_BITS_31_0_SHIFT    0

/***************************************************************************
 *VC0_CTRL - VCXO 0 reset, enable, powerdown, and mode
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_CTRL :: CTRL_BITS_37_32 [31:26] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CTRL_BITS_37_32_MASK           0xfc000000
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CTRL_BITS_37_32_SHIFT          26

/* VCXO_CTL_MISC :: VC0_CTRL :: reserved0 [25:07] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_reserved0_MASK                 0x03ffff80
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_reserved0_SHIFT                7

/* VCXO_CTL_MISC :: VC0_CTRL :: NDIV_MODE [06:04] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_MASK                 0x00000070
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_SHIFT                4
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_Integer              0
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_MASH_Unit            1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_MFB_Unit             2
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_MASH_One_Eighth      3
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_NDIV_MODE_MFB_One_Eighth       4

/* VCXO_CTL_MISC :: VC0_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: VC0_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: VC0_CTRL :: DRESET [01:01] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_MASK                    0x00000002
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_SHIFT                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_DRESET_Normal                  0

/* VCXO_CTL_MISC :: VC0_CTRL :: ARESET [00:00] */
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_MASK                    0x00000001
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_SHIFT                   0
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_Reset                   1
#define BCHP_VCXO_CTL_MISC_VC0_CTRL_ARESET_Normal                  0

/***************************************************************************
 *VC0_DIV - VCXO 0 PLL divider settings
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_DIV :: reserved0 [31:26] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_reserved0_MASK                  0xfc000000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_reserved0_SHIFT                 26

/* VCXO_CTL_MISC :: VC0_DIV :: VCORNG [25:24] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_VCORNG_MASK                     0x03000000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_VCORNG_SHIFT                    24

/* VCXO_CTL_MISC :: VC0_DIV :: M3DIV [23:16] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M3DIV_MASK                      0x00ff0000
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M3DIV_SHIFT                     16

/* VCXO_CTL_MISC :: VC0_DIV :: M2DIV [15:08] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M2DIV_MASK                      0x0000ff00
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M2DIV_SHIFT                     8

/* VCXO_CTL_MISC :: VC0_DIV :: M1DIV [07:00] */
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M1DIV_MASK                      0x000000ff
#define BCHP_VCXO_CTL_MISC_VC0_DIV_M1DIV_SHIFT                     0

/***************************************************************************
 *VC0_LOCK_CNT - VCXO 0 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: VC0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_VC0_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *VC0_PLL_CTRL_LO - VCXO 0 pll_ctrl low 32 bits
 ***************************************************************************/
/* VCXO_CTL_MISC :: VC0_PLL_CTRL_LO :: CTRL_BITS_31_0 [31:00] */
#define BCHP_VCXO_CTL_MISC_VC0_PLL_CTRL_LO_CTRL_BITS_31_0_MASK     0xffffffff
#define BCHP_VCXO_CTL_MISC_VC0_PLL_CTRL_LO_CTRL_BITS_31_0_SHIFT    0

/***************************************************************************
 *AC0_CTRL - Audio PLL 0 reset, enable, and powerdown
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_CTRL :: reserved0 [31:04] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved0_MASK                 0xfffffff0
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved0_SHIFT                4

/* VCXO_CTL_MISC :: AC0_CTRL :: POWERDOWN [03:03] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_MASK                 0x00000008
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_SHIFT                3
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_Powerdown            1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_POWERDOWN_Normal               0

/* VCXO_CTL_MISC :: AC0_CTRL :: CLOCK_ENA [02:02] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_MASK                 0x00000004
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_SHIFT                2
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_Enable               1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_CLOCK_ENA_Disable              0

/* VCXO_CTL_MISC :: AC0_CTRL :: RESET [01:01] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_MASK                     0x00000002
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_SHIFT                    1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_Reset                    1
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_RESET_Normal                   0

/* VCXO_CTL_MISC :: AC0_CTRL :: reserved1 [00:00] */
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved1_MASK                 0x00000001
#define BCHP_VCXO_CTL_MISC_AC0_CTRL_reserved1_SHIFT                0

/***************************************************************************
 *AC0_LOCK_CNT - Audio PLL 0 Lock Counter
 ***************************************************************************/
/* VCXO_CTL_MISC :: AC0_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: AC0_LOCK_CNT :: COUNT [11:00] */
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_COUNT_MASK                 0x00000fff
#define BCHP_VCXO_CTL_MISC_AC0_LOCK_CNT_COUNT_SHIFT                0

/***************************************************************************
 *LOCK - PLL lock status
 ***************************************************************************/
/* VCXO_CTL_MISC :: LOCK :: reserved0 [31:09] */
#define BCHP_VCXO_CTL_MISC_LOCK_reserved0_MASK                     0xfffffe00
#define BCHP_VCXO_CTL_MISC_LOCK_reserved0_SHIFT                    9

/* VCXO_CTL_MISC :: LOCK :: MIPS [08:08] */
#define BCHP_VCXO_CTL_MISC_LOCK_MIPS_MASK                          0x00000100
#define BCHP_VCXO_CTL_MISC_LOCK_MIPS_SHIFT                         8

/* VCXO_CTL_MISC :: LOCK :: AVD [07:07] */
#define BCHP_VCXO_CTL_MISC_LOCK_AVD_MASK                           0x00000080
#define BCHP_VCXO_CTL_MISC_LOCK_AVD_SHIFT                          7

/* VCXO_CTL_MISC :: LOCK :: AUDDSP [06:06] */
#define BCHP_VCXO_CTL_MISC_LOCK_AUDDSP_MASK                        0x00000040
#define BCHP_VCXO_CTL_MISC_LOCK_AUDDSP_SHIFT                       6

/* VCXO_CTL_MISC :: LOCK :: reserved1 [05:05] */
#define BCHP_VCXO_CTL_MISC_LOCK_reserved1_MASK                     0x00000020
#define BCHP_VCXO_CTL_MISC_LOCK_reserved1_SHIFT                    5

/* VCXO_CTL_MISC :: LOCK :: AC0 [04:04] */
#define BCHP_VCXO_CTL_MISC_LOCK_AC0_MASK                           0x00000010
#define BCHP_VCXO_CTL_MISC_LOCK_AC0_SHIFT                          4

/* VCXO_CTL_MISC :: LOCK :: VC0 [03:03] */
#define BCHP_VCXO_CTL_MISC_LOCK_VC0_MASK                           0x00000008
#define BCHP_VCXO_CTL_MISC_LOCK_VC0_SHIFT                          3

/* VCXO_CTL_MISC :: LOCK :: reserved2 [02:02] */
#define BCHP_VCXO_CTL_MISC_LOCK_reserved2_MASK                     0x00000004
#define BCHP_VCXO_CTL_MISC_LOCK_reserved2_SHIFT                    2

/* VCXO_CTL_MISC :: LOCK :: PLL1 [01:01] */
#define BCHP_VCXO_CTL_MISC_LOCK_PLL1_MASK                          0x00000002
#define BCHP_VCXO_CTL_MISC_LOCK_PLL1_SHIFT                         1

/* VCXO_CTL_MISC :: LOCK :: PLL0 [00:00] */
#define BCHP_VCXO_CTL_MISC_LOCK_PLL0_MASK                          0x00000001
#define BCHP_VCXO_CTL_MISC_LOCK_PLL0_SHIFT                         0

/***************************************************************************
 *LOCK_CNTR_RESET - PLL Lock Counter Resets
 ***************************************************************************/
/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: reserved0 [31:09] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved0_MASK          0xfffffe00
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved0_SHIFT         9

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: MIPS [08:08] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_MIPS_MASK               0x00000100
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_MIPS_SHIFT              8

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AVD [07:07] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AVD_MASK                0x00000080
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AVD_SHIFT               7

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AUDDSP [06:06] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AUDDSP_MASK             0x00000040
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AUDDSP_SHIFT            6

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: reserved1 [05:05] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved1_MASK          0x00000020
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved1_SHIFT         5

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: AC0 [04:04] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC0_MASK                0x00000010
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_AC0_SHIFT               4

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: VC0 [03:03] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC0_MASK                0x00000008
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_VC0_SHIFT               3

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: reserved2 [02:02] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved2_MASK          0x00000004
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_reserved2_SHIFT         2

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: PLL1 [01:01] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_PLL1_MASK               0x00000002
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_PLL1_SHIFT              1

/* VCXO_CTL_MISC :: LOCK_CNTR_RESET :: PLL0 [00:00] */
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_PLL0_MASK               0x00000001
#define BCHP_VCXO_CTL_MISC_LOCK_CNTR_RESET_PLL0_SHIFT              0

/***************************************************************************
 *PLL_TEST_SEL - PLL core test select
 ***************************************************************************/
/* VCXO_CTL_MISC :: PLL_TEST_SEL :: reserved0 [31:12] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved0_MASK             0xfffff000
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved0_SHIFT            12

/* VCXO_CTL_MISC :: PLL_TEST_SEL :: reserved_for_eco1 [11:08] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved_for_eco1_MASK     0x00000f00
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_reserved_for_eco1_SHIFT    8

/* VCXO_CTL_MISC :: PLL_TEST_SEL :: PLL_SEL [07:04] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_MASK               0x000000f0
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_SHIFT              4
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_6         15
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_5         14
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_4         13
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_3         12
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_2         11
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_1         10
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_MIPS_PLL           9
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_AVD_PLL            8
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_RAPDSP_PLL         7
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_8         6
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_AC0_PLL            5
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_VC0_PLL            4
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_Reserved_7         3
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_MAIN_PLL1          2
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_MAIN_PLL0          1
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_PLL_SEL_None               0

/* VCXO_CTL_MISC :: PLL_TEST_SEL :: SUB_SEL [03:00] */
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_MASK               0x0000000f
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_SHIFT              0
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_VCO_Vcontrol       0
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_VCO_div_8          1
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Frefi              2
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Fdbki              3
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Watchdog           4
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Clkout_1           5
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Clkout_2           6
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Clkout_3           7
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Clkout_4           8
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Clkout_5           9
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Clkout_6           10
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Reserved_1         11
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Reserved_2         12
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Reserved_3         13
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Reserved_4         14
#define BCHP_VCXO_CTL_MISC_PLL_TEST_SEL_SUB_SEL_Reserved_5         15

/***************************************************************************
 *GPIO_PAD_CTRL - GPIO pad control
 ***************************************************************************/
/* VCXO_CTL_MISC :: GPIO_PAD_CTRL :: reserved0 [31:07] */
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_reserved0_MASK            0xffffff80
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_reserved0_SHIFT           7

/* VCXO_CTL_MISC :: GPIO_PAD_CTRL :: GPIO_PDN [06:06] */
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PDN_MASK             0x00000040
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PDN_SHIFT            6
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PDN_Disable          0
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PDN_Enable           1

/* VCXO_CTL_MISC :: GPIO_PAD_CTRL :: GPIO_PUP [05:05] */
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PUP_MASK             0x00000020
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PUP_SHIFT            5
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PUP_Disable          0
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_PUP_Enable           1

/* VCXO_CTL_MISC :: GPIO_PAD_CTRL :: GPIO_HYS_EN [04:04] */
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_HYS_EN_MASK          0x00000010
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_HYS_EN_SHIFT         4
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_HYS_EN_TTL_input     0
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_HYS_EN_Schmitt_trigger_input 1

/* VCXO_CTL_MISC :: GPIO_PAD_CTRL :: GPIO_SEL [03:01] */
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_MASK             0x0000000e
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_SHIFT            1
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_Drive_Tri_State  0
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_Drive_2_mA       1
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_Drive_4_mA       2
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_Drive_6_mA       4
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_Drive_8_mA       5
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_Drive_10_mA      6
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SEL_Drive_12_mA      7

/* VCXO_CTL_MISC :: GPIO_PAD_CTRL :: GPIO_SLEW [00:00] */
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SLEW_MASK            0x00000001
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SLEW_SHIFT           0
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SLEW_High_Speed      0
#define BCHP_VCXO_CTL_MISC_GPIO_PAD_CTRL_GPIO_SLEW_Normal          1

/***************************************************************************
 *DVO_PAD_CTRL - DVO pad control
 ***************************************************************************/
/* VCXO_CTL_MISC :: DVO_PAD_CTRL :: reserved0 [31:03] */
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_reserved0_MASK             0xfffffff8
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_reserved0_SHIFT            3

/* VCXO_CTL_MISC :: DVO_PAD_CTRL :: DVO_PDN [02:02] */
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_PDN_MASK               0x00000004
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_PDN_SHIFT              2
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_PDN_Disable            0
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_PDN_Enable             1

/* VCXO_CTL_MISC :: DVO_PAD_CTRL :: DVO_SEL [01:00] */
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_SEL_MASK               0x00000003
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_SEL_SHIFT              0
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_SEL_GMII               0
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_SEL_RGMII              1
#define BCHP_VCXO_CTL_MISC_DVO_PAD_CTRL_DVO_SEL_HSTL               2

/***************************************************************************
 *I2C_PAD_CTRL - I2C pad control
 ***************************************************************************/
/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: reserved0 [31:13] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_reserved0_MASK             0xffffe000
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_reserved0_SHIFT            13

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: HDMI_HTPLG [12:12] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_HDMI_HTPLG_MASK            0x00001000
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_HDMI_HTPLG_SHIFT           12
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_HDMI_HTPLG_Mode_VDDO       0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_HDMI_HTPLG_Mode_5V         1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: BSC_S_SDA [11:11] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SDA_MASK             0x00000800
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SDA_SHIFT            11
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SDA_Mode_VDDO        0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SDA_Mode_5V          1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: BSC_S_SCL [10:10] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SCL_MASK             0x00000400
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SCL_SHIFT            10
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SCL_Mode_VDDO        0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_BSC_S_SCL_Mode_5V          1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_9 [09:09] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_9_MASK               0x00000200
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_9_SHIFT              9
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_9_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_9_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_8 [08:08] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_8_MASK               0x00000100
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_8_SHIFT              8
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_8_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_8_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_7 [07:07] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_7_MASK               0x00000080
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_7_SHIFT              7
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_7_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_7_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_6 [06:06] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_6_MASK               0x00000040
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_6_SHIFT              6
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_6_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_6_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_5 [05:05] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_5_MASK               0x00000020
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_5_SHIFT              5
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_5_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_5_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_4 [04:04] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_4_MASK               0x00000010
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_4_SHIFT              4
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_4_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_4_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_3 [03:03] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_3_MASK               0x00000008
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_3_SHIFT              3
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_3_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_3_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_2 [02:02] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_2_MASK               0x00000004
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_2_SHIFT              2
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_2_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_2_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_1 [01:01] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_1_MASK               0x00000002
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_1_SHIFT              1
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_1_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_1_Mode_5V            1

/* VCXO_CTL_MISC :: I2C_PAD_CTRL :: SGPIO_0 [00:00] */
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_0_MASK               0x00000001
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_0_SHIFT              0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_0_Mode_VDDO          0
#define BCHP_VCXO_CTL_MISC_I2C_PAD_CTRL_SGPIO_0_Mode_5V            1

/***************************************************************************
 *OFE_PAD_CTRL - OFE LVDS pad control
 ***************************************************************************/
/* VCXO_CTL_MISC :: OFE_PAD_CTRL :: reserved0 [31:08] */
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_reserved0_MASK             0xffffff00
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_reserved0_SHIFT            8

/* VCXO_CTL_MISC :: OFE_PAD_CTRL :: OFE_OPU_EFM3 [07:06] */
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM3_MASK          0x000000c0
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM3_SHIFT         6
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM3_NORMAL        0
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM3_NORMAL_PLUS_10_PERCENT 1
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM3_ANOTHER_WAY_OF_SELECTING_NORMAL_PLUS_10_PERCENT 2
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM3_NORMAL_PLUS_20_PERCENT 3

/* VCXO_CTL_MISC :: OFE_PAD_CTRL :: OFE_OPU_EFM2 [05:04] */
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM2_MASK          0x00000030
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM2_SHIFT         4
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM2_NORMAL        0
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM2_NORMAL_PLUS_10_PERCENT 1
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM2_ANOTHER_WAY_OF_SELECTING_NORMAL_PLUS_10_PERCENT 2
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM2_NORMAL_PLUS_20_PERCENT 3

/* VCXO_CTL_MISC :: OFE_PAD_CTRL :: OFE_OPU_EFM1 [03:02] */
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM1_MASK          0x0000000c
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM1_SHIFT         2
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM1_NORMAL        0
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM1_NORMAL_PLUS_10_PERCENT 1
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM1_ANOTHER_WAY_OF_SELECTING_NORMAL_PLUS_10_PERCENT 2
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_EFM1_NORMAL_PLUS_20_PERCENT 3

/* VCXO_CTL_MISC :: OFE_PAD_CTRL :: OFE_OPU_OSCEN [01:00] */
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_OSCEN_MASK         0x00000003
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_OSCEN_SHIFT        0
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_OSCEN_NORMAL       0
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_OSCEN_NORMAL_PLUS_10_PERCENT 1
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_OSCEN_ANOTHER_WAY_OF_SELECTING_NORMAL_PLUS_10_PERCENT 2
#define BCHP_VCXO_CTL_MISC_OFE_PAD_CTRL_OFE_OPU_OSCEN_NORMAL_PLUS_20_PERCENT 3

#endif /* #ifndef BCHP_VCXO_CTL_MISC_H__ */

/* End of File */
