// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "04/05/2022 12:54:41"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processador_demonstracao (
	clk_1,
	rst_principal,
	nibble_IR_msb_out,
	clk_out);
input 	clk_1;
input 	rst_principal;
output 	[3:0] nibble_IR_msb_out;
output 	clk_out;

// Design Ports Information
// nibble_IR_msb_out[0]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nibble_IR_msb_out[1]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nibble_IR_msb_out[2]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// nibble_IR_msb_out[3]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_out	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_1	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_principal	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \Divisor_clock|Add0~0_combout ;
wire \Divisor_clock|Add0~1 ;
wire \Divisor_clock|Add0~2_combout ;
wire \Divisor_clock|Add0~3 ;
wire \Divisor_clock|Add0~4_combout ;
wire \Divisor_clock|Add0~5 ;
wire \Divisor_clock|Add0~6_combout ;
wire \Divisor_clock|Add0~7 ;
wire \Divisor_clock|Add0~8_combout ;
wire \Divisor_clock|Add0~9 ;
wire \Divisor_clock|Add0~10_combout ;
wire \Divisor_clock|Add0~11 ;
wire \Divisor_clock|Add0~12_combout ;
wire \Divisor_clock|Add0~13 ;
wire \Divisor_clock|Add0~14_combout ;
wire \Divisor_clock|Add0~15 ;
wire \Divisor_clock|Add0~16_combout ;
wire \Divisor_clock|Add0~17 ;
wire \Divisor_clock|Add0~18_combout ;
wire \Divisor_clock|Add0~19 ;
wire \Divisor_clock|Add0~20_combout ;
wire \Divisor_clock|Add0~21 ;
wire \Divisor_clock|Add0~22_combout ;
wire \Divisor_clock|Add0~23 ;
wire \Divisor_clock|Add0~24_combout ;
wire \Divisor_clock|Add0~25 ;
wire \Divisor_clock|Add0~26_combout ;
wire \Divisor_clock|Add0~27 ;
wire \Divisor_clock|Add0~28_combout ;
wire \Divisor_clock|Add0~29 ;
wire \Divisor_clock|Add0~30_combout ;
wire \Divisor_clock|Add0~31 ;
wire \Divisor_clock|Add0~32_combout ;
wire \Divisor_clock|Add0~33 ;
wire \Divisor_clock|Add0~34_combout ;
wire \Divisor_clock|Add0~35 ;
wire \Divisor_clock|Add0~36_combout ;
wire \Divisor_clock|Add0~37 ;
wire \Divisor_clock|Add0~38_combout ;
wire \Divisor_clock|Add0~39 ;
wire \Divisor_clock|Add0~40_combout ;
wire \Divisor_clock|Add0~41 ;
wire \Divisor_clock|Add0~42_combout ;
wire \Divisor_clock|Add0~43 ;
wire \Divisor_clock|Add0~44_combout ;
wire \Divisor_clock|Add0~45 ;
wire \Divisor_clock|Add0~46_combout ;
wire \Divisor_clock|Add0~47 ;
wire \Divisor_clock|Add0~48_combout ;
wire \Unidade_Controle|somador|Add0~0_combout ;
wire \Unidade_Controle|somador|Add0~6_combout ;
wire \Unidade_Controle|somador|Add0~12_combout ;
wire \Bloco_OP|OP|Add0~18_combout ;
wire \Bloco_OP|OP|Add0~24_combout ;
wire \Bloco_OP|OP|Add0~26_combout ;
wire \Bloco_OP|OP|Add0~28_combout ;
wire \Bloco_OP|OP|Add0~30_combout ;
wire \Bloco_OP|OP|Add0~34_combout ;
wire \Bloco_OP|OP|Add0~36_combout ;
wire \Bloco_OP|OP|Add0~46_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a12 ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a10 ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a7 ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a2 ;
wire \Divisor_clock|Equal0~0_combout ;
wire \Divisor_clock|Equal0~1_combout ;
wire \Divisor_clock|Equal0~2_combout ;
wire \Divisor_clock|Equal0~3_combout ;
wire \Divisor_clock|Equal0~4_combout ;
wire \Divisor_clock|Equal0~5_combout ;
wire \Divisor_clock|Equal0~6_combout ;
wire \Divisor_clock|Equal0~7_combout ;
wire \Divisor_clock|sig_clk~0_combout ;
wire \Memoria_Instruncao|Mux13~1_combout ;
wire \Divisor_clock|sig_prescale~0_combout ;
wire \Divisor_clock|sig_prescale~1_combout ;
wire \Divisor_clock|sig_prescale~2_combout ;
wire \Divisor_clock|sig_prescale~3_combout ;
wire \Divisor_clock|sig_prescale~4_combout ;
wire \Divisor_clock|sig_prescale~5_combout ;
wire \Divisor_clock|sig_prescale~6_combout ;
wire \Divisor_clock|sig_prescale~7_combout ;
wire \Divisor_clock|sig_prescale~8_combout ;
wire \Divisor_clock|sig_prescale~9_combout ;
wire \Divisor_clock|sig_prescale~10_combout ;
wire \Divisor_clock|sig_prescale~11_combout ;
wire \Divisor_clock|sig_prescale~12_combout ;
wire \Unidade_Controle|somador|Add0~2_combout ;
wire \Unidade_Controle|somador|Add0~8_combout ;
wire \Unidade_Controle|somador|Add0~20_combout ;
wire \Bloco_OP|Porta_nor|o~0_combout ;
wire \Bloco_OP|RF|reg~116_q ;
wire \Bloco_OP|RF|reg~180_q ;
wire \Bloco_OP|RF|reg~196_q ;
wire \Bloco_OP|RF|reg~148_q ;
wire \Bloco_OP|RF|reg~195_q ;
wire \Bloco_OP|RF|reg~51_q ;
wire \Bloco_OP|RF|reg~67_q ;
wire \Bloco_OP|RF|reg~259_q ;
wire \Bloco_OP|RF|reg~243_q ;
wire \Bloco_OP|RF|reg~227_q ;
wire \Bloco_OP|RF|reg~294_combout ;
wire \Bloco_OP|RF|reg~275_q ;
wire \Bloco_OP|RF|reg~295_combout ;
wire \Bloco_OP|RF|reg~258_q ;
wire \Bloco_OP|RF|reg~178_q ;
wire \Bloco_OP|RF|reg~98_q ;
wire \Bloco_OP|RF|reg~210_q ;
wire \Bloco_OP|RF|reg~146_q ;
wire \Bloco_OP|RF|reg~82_q ;
wire \Bloco_OP|RF|reg~304_combout ;
wire \Bloco_OP|RF|reg~274_q ;
wire \Bloco_OP|RF|reg~305_combout ;
wire \Bloco_OP|RF|reg~209_q ;
wire \Bloco_OP|RF|reg~49_q ;
wire \Bloco_OP|RF|reg~33_q ;
wire \Bloco_OP|RF|reg~311_combout ;
wire \Bloco_OP|RF|reg~273_q ;
wire \Bloco_OP|RF|reg~112_q ;
wire \Bloco_OP|RF|reg~176_q ;
wire \Bloco_OP|RF|reg~48_q ;
wire \Bloco_OP|RF|reg~317_combout ;
wire \Bloco_OP|RF|reg~240_q ;
wire \Bloco_OP|RF|reg~318_combout ;
wire \Bloco_OP|RF|reg~175_q ;
wire \Bloco_OP|RF|reg~191_q ;
wire \Bloco_OP|RF|reg~255_q ;
wire \Bloco_OP|RF|reg~239_q ;
wire \Bloco_OP|RF|reg~223_q ;
wire \Bloco_OP|RF|reg~334_combout ;
wire \Bloco_OP|RF|reg~271_q ;
wire \Bloco_OP|RF|reg~335_combout ;
wire \Bloco_OP|RF|reg~254_q ;
wire \Bloco_OP|RF|reg~174_q ;
wire \Bloco_OP|RF|reg~94_q ;
wire \Bloco_OP|RF|reg~158_q ;
wire \Bloco_OP|RF|reg~206_q ;
wire \Bloco_OP|RF|reg~189_q ;
wire \Bloco_OP|RF|reg~173_q ;
wire \Bloco_OP|RF|reg~157_q ;
wire \Bloco_OP|RF|reg~347_combout ;
wire \Bloco_OP|RF|reg~205_q ;
wire \Bloco_OP|RF|reg~348_combout ;
wire \Bloco_OP|RF|reg~109_q ;
wire \Bloco_OP|RF|reg~125_q ;
wire \Bloco_OP|RF|reg~93_q ;
wire \Bloco_OP|RF|reg~349_combout ;
wire \Bloco_OP|RF|reg~141_q ;
wire \Bloco_OP|RF|reg~350_combout ;
wire \Bloco_OP|RF|reg~61_q ;
wire \Bloco_OP|RF|reg~45_q ;
wire \Bloco_OP|RF|reg~237_q ;
wire \Bloco_OP|RF|reg~253_q ;
wire \Bloco_OP|RF|reg~236_q ;
wire \Bloco_OP|RF|reg~188_q ;
wire \Bloco_OP|RF|reg~107_q ;
wire \Bloco_OP|RF|reg~139_q ;
wire \Bloco_OP|RF|reg~235_q ;
wire \Bloco_OP|RF|reg~170_q ;
wire \Bloco_OP|RF|reg~137_q ;
wire \Bloco_OP|RF|reg~57_q ;
wire \Bloco_OP|RF|reg~41_q ;
wire \Bloco_OP|RF|reg~25_q ;
wire \Bloco_OP|RF|reg~391_combout ;
wire \Bloco_OP|RF|reg~73_q ;
wire \Bloco_OP|RF|reg~392_combout ;
wire \Bloco_OP|RF|reg~233_q ;
wire \Bloco_OP|RF|reg~249_q ;
wire \Bloco_OP|RF|reg~217_q ;
wire \Bloco_OP|RF|reg~394_combout ;
wire \Bloco_OP|RF|reg~265_q ;
wire \Bloco_OP|RF|reg~395_combout ;
wire \Bloco_OP|RF|reg~104_q ;
wire \Bloco_OP|RF|reg~168_q ;
wire \Bloco_OP|RF|reg~152_q ;
wire \Bloco_OP|RF|reg~136_q ;
wire \Bloco_OP|RF|reg~200_q ;
wire \Bloco_OP|RF|reg~72_q ;
wire \Bloco_OP|RF|reg~404_combout ;
wire \Bloco_OP|RF|reg~264_q ;
wire \Bloco_OP|RF|reg~405_combout ;
wire \Bloco_OP|RF|reg~135_q ;
wire \Bloco_OP|RF|reg~55_q ;
wire \Bloco_OP|RF|reg~247_q ;
wire \Bloco_OP|RF|reg~231_q ;
wire \Bloco_OP|RF|reg~215_q ;
wire \Bloco_OP|RF|reg~414_combout ;
wire \Bloco_OP|RF|reg~263_q ;
wire \Bloco_OP|RF|reg~415_combout ;
wire \Bloco_OP|RF|reg~118_q ;
wire \Bloco_OP|RF|reg~182_q ;
wire \Bloco_OP|RF|reg~54_q ;
wire \Bloco_OP|RF|reg~417_combout ;
wire \Bloco_OP|RF|reg~246_q ;
wire \Bloco_OP|RF|reg~418_combout ;
wire \Bloco_OP|RF|reg~166_q ;
wire \Bloco_OP|RF|reg~102_q ;
wire \Bloco_OP|RF|reg~134_q ;
wire \Bloco_OP|RF|reg~165_q ;
wire \Bloco_OP|RF|reg~197_q ;
wire \Bloco_OP|RF|reg~117_q ;
wire \Bloco_OP|RF|reg~133_q ;
wire \Bloco_OP|RF|reg~37_q ;
wire \Bloco_OP|RF|reg~245_q ;
wire \Memoria_Instruncao|Mux1~10_combout ;
wire \Memoria_Instruncao|Mux14~3_combout ;
wire \Memoria_Instruncao|Mux12~0_combout ;
wire \Memoria_Instruncao|Mux10~2_combout ;
wire \Memoria_Instruncao|Mux10~3_combout ;
wire \Memoria_Instruncao|Mux10~4_combout ;
wire \Memoria_Instruncao|Mux10~5_combout ;
wire \Memoria_Instruncao|Mux11~0_combout ;
wire \Unidade_Controle|FSM_c|estado.armazenar~q ;
wire \Bloco_OP|OP|Add0~0_combout ;
wire \Bloco_OP|OP|Add0~2_combout ;
wire \Bloco_OP|OP|Add0~4_combout ;
wire \Bloco_OP|OP|Add0~5_combout ;
wire \Bloco_OP|OP|Add0~7_combout ;
wire \Bloco_OP|OP|Add0~12_combout ;
wire \Bloco_OP|OP|Add0~14_combout ;
wire \Bloco_OP|OP|Add0~15_combout ;
wire \Unidade_Controle|FSM_c|estado~27_combout ;
wire \Bloco_OP|m|mo[12]~11_combout ;
wire \Bloco_OP|m|mo[10]~17_combout ;
wire \Bloco_OP|m|mo[1]~39_combout ;
wire \Bloco_OP|m|mo[1]~40_combout ;
wire \Bloco_OP|m|mo[0]~42_combout ;
wire \Memoria_Instruncao|Mux4~0_combout ;
wire \Memoria_Instruncao|Mux10~6_combout ;
wire \clk_1~input_o ;
wire \clk_1~inputclkctrl_outclk ;
wire \Bloco_OP|RF|Rq_data[0]~feeder_combout ;
wire \Bloco_OP|RF|reg~148feeder_combout ;
wire \Bloco_OP|RF|reg~180feeder_combout ;
wire \Bloco_OP|RF|reg~196feeder_combout ;
wire \Bloco_OP|RF|reg~243feeder_combout ;
wire \Bloco_OP|RF|reg~67feeder_combout ;
wire \Bloco_OP|RF|reg~259feeder_combout ;
wire \Bloco_OP|RF|reg~195feeder_combout ;
wire \Bloco_OP|RF|reg~51feeder_combout ;
wire \Bloco_OP|RF|reg~275feeder_combout ;
wire \Bloco_OP|RF|reg~178feeder_combout ;
wire \Bloco_OP|RF|reg~274feeder_combout ;
wire \Bloco_OP|RF|reg~258feeder_combout ;
wire \Bloco_OP|RF|reg~210feeder_combout ;
wire \Bloco_OP|RF|reg~98feeder_combout ;
wire \Bloco_OP|RF|reg~146feeder_combout ;
wire \Bloco_OP|RF|reg~273feeder_combout ;
wire \Bloco_OP|RF|reg~49feeder_combout ;
wire \Bloco_OP|RF|reg~209feeder_combout ;
wire \Bloco_OP|RF|reg~176feeder_combout ;
wire \Bloco_OP|RF|reg~240feeder_combout ;
wire \Bloco_OP|RF|reg~175feeder_combout ;
wire \Bloco_OP|RF|reg~239feeder_combout ;
wire \Bloco_OP|RF|reg~191feeder_combout ;
wire \Bloco_OP|RF|reg~254feeder_combout ;
wire \Bloco_OP|RF|reg~94feeder_combout ;
wire \Bloco_OP|RF|reg~158feeder_combout ;
wire \Bloco_OP|RF|reg~174feeder_combout ;
wire \Bloco_OP|RF|reg~206feeder_combout ;
wire \Bloco_OP|RF|reg~189feeder_combout ;
wire \Bloco_OP|RF|reg~109feeder_combout ;
wire \Bloco_OP|RF|reg~61feeder_combout ;
wire \Bloco_OP|RF|reg~93feeder_combout ;
wire \Bloco_OP|RF|reg~173feeder_combout ;
wire \Bloco_OP|RF|reg~237feeder_combout ;
wire \Bloco_OP|RF|reg~141feeder_combout ;
wire \Bloco_OP|RF|reg~125feeder_combout ;
wire \Bloco_OP|RF|reg~45feeder_combout ;
wire \Bloco_OP|RF|reg~253feeder_combout ;
wire \Bloco_OP|RF|reg~236feeder_combout ;
wire \Bloco_OP|RF|reg~188feeder_combout ;
wire \Bloco_OP|RF|reg~107feeder_combout ;
wire \Bloco_OP|RF|reg~139feeder_combout ;
wire \Bloco_OP|RF|reg~235feeder_combout ;
wire \Bloco_OP|RF|reg~170feeder_combout ;
wire \Bloco_OP|RF|reg~57feeder_combout ;
wire \Bloco_OP|RF|reg~41feeder_combout ;
wire \Bloco_OP|RF|reg~249feeder_combout ;
wire \Bloco_OP|RF|reg~137feeder_combout ;
wire \Bloco_OP|RF|reg~152feeder_combout ;
wire \Bloco_OP|RF|reg~200feeder_combout ;
wire \Bloco_OP|RF|reg~104feeder_combout ;
wire \Bloco_OP|RF|reg~264feeder_combout ;
wire \Bloco_OP|RF|reg~168feeder_combout ;
wire \Bloco_OP|RF|reg~263feeder_combout ;
wire \Bloco_OP|RF|reg~231feeder_combout ;
wire \Bloco_OP|RF|reg~55feeder_combout ;
wire \Bloco_OP|RF|reg~102feeder_combout ;
wire \Bloco_OP|RF|reg~182feeder_combout ;
wire \Bloco_OP|RF|reg~118feeder_combout ;
wire \Bloco_OP|RF|reg~134feeder_combout ;
wire \Bloco_OP|RF|reg~166feeder_combout ;
wire \Bloco_OP|RF|reg~246feeder_combout ;
wire \Bloco_OP|RF|reg~37feeder_combout ;
wire \Bloco_OP|RF|reg~117feeder_combout ;
wire \Bloco_OP|RF|reg~197feeder_combout ;
wire \Bloco_OP|RF|reg~165feeder_combout ;
wire \Bloco_OP|RF|reg~245feeder_combout ;
wire \Bloco_OP|RF|reg~133feeder_combout ;
wire \nibble_IR_msb_out[0]~output_o ;
wire \nibble_IR_msb_out[1]~output_o ;
wire \nibble_IR_msb_out[2]~output_o ;
wire \nibble_IR_msb_out[3]~output_o ;
wire \clk_out~output_o ;
wire \Divisor_clock|sig_clk~feeder_combout ;
wire \rst_principal~input_o ;
wire \rst_principal~inputclkctrl_outclk ;
wire \Divisor_clock|sig_clk~q ;
wire \Divisor_clock|sig_clk~clkctrl_outclk ;
wire \Unidade_Controle|count_PC|contador[0]~8 ;
wire \Unidade_Controle|count_PC|contador[1]~10_combout ;
wire \Unidade_Controle|FSM_c|estado.inicio~feeder_combout ;
wire \Unidade_Controle|FSM_c|estado.inicio~q ;
wire \Unidade_Controle|FSM_c|Selector0~0_combout ;
wire \Unidade_Controle|FSM_c|PC_clr~q ;
wire \Unidade_Controle|FSM_c|estado~25_combout ;
wire \Unidade_Controle|FSM_c|estado.saltar_se_zero~q ;
wire \Unidade_Controle|FSM_c|Selector10~0_combout ;
wire \Unidade_Controle|FSM_c|estado.saltar~q ;
wire \Unidade_Controle|FSM_c|Selector1~0_combout ;
wire \Unidade_Controle|FSM_c|PC_ld~q ;
wire \Unidade_Controle|count_PC|contador[15]~9_combout ;
wire \Unidade_Controle|count_PC|contador[0]~7_combout ;
wire \Unidade_Controle|somador|Add0~1 ;
wire \Unidade_Controle|somador|Add0~4 ;
wire \Unidade_Controle|somador|Add0~7 ;
wire \Unidade_Controle|somador|Add0~9_combout ;
wire \Unidade_Controle|somador|Add0~11_combout ;
wire \Unidade_Controle|count_PC|contador[2]~13 ;
wire \Unidade_Controle|count_PC|contador[3]~14_combout ;
wire \Unidade_Controle|somador|Add0~10 ;
wire \Unidade_Controle|somador|Add0~13 ;
wire \Unidade_Controle|somador|Add0~14_combout ;
wire \Unidade_Controle|somador|Add0~19_combout ;
wire \Unidade_Controle|count_PC|contador[3]~15 ;
wire \Unidade_Controle|count_PC|contador[4]~17 ;
wire \Unidade_Controle|count_PC|contador[5]~18_combout ;
wire \Memoria_Instruncao|Mux3~1_combout ;
wire \Memoria_Instruncao|Mux14~0_combout ;
wire \Memoria_Instruncao|Mux1~7_combout ;
wire \Memoria_Instruncao|Mux14~1_combout ;
wire \Memoria_Instruncao|Mux14~2_combout ;
wire \Memoria_Instruncao|Mux14~4_combout ;
wire \Memoria_Instruncao|Mux14~5_combout ;
wire \Unidade_Controle|somador|Add0~3_combout ;
wire \Unidade_Controle|somador|Add0~5_combout ;
wire \Unidade_Controle|count_PC|contador[1]~11 ;
wire \Unidade_Controle|count_PC|contador[2]~12_combout ;
wire \Memoria_Instruncao|Mux1~3_combout ;
wire \Memoria_Instruncao|Mux1~5_combout ;
wire \Memoria_Instruncao|Mux1~4_combout ;
wire \Memoria_Instruncao|Mux1~6_combout ;
wire \Memoria_Instruncao|Mux1~8_combout ;
wire \Memoria_Instruncao|Mux1~9_combout ;
wire \Memoria_Instruncao|Mux2~1_combout ;
wire \Memoria_Instruncao|Mux13~0_combout ;
wire \Memoria_Instruncao|Mux2~0_combout ;
wire \Memoria_Instruncao|Mux2~2_combout ;
wire \Unidade_Controle|FSM_c|Selector12~1_combout ;
wire \Unidade_Controle|FSM_c|Selector2~0_combout ;
wire \Unidade_Controle|FSM_c|PC_inc~q ;
wire \Unidade_Controle|count_PC|contador[4]~16_combout ;
wire \Memoria_Instruncao|Mux15~0_combout ;
wire \Memoria_Instruncao|Mux1~11_combout ;
wire \Memoria_Instruncao|Mux9~0_combout ;
wire \Memoria_Instruncao|Mux9~1_combout ;
wire \Memoria_Instruncao|Mux9~2_combout ;
wire \Memoria_Instruncao|Mux9~3_combout ;
wire \Unidade_Controle|somador|Add0~15 ;
wire \Unidade_Controle|somador|Add0~16_combout ;
wire \Unidade_Controle|somador|Add0~18_combout ;
wire \Unidade_Controle|count_PC|contador[5]~19 ;
wire \Unidade_Controle|count_PC|contador[6]~20_combout ;
wire \Memoria_Instruncao|Mux12~1_combout ;
wire \Memoria_Instruncao|Mux12~2_combout ;
wire \Unidade_Controle|FSM_c|RF_Rq_addr[3]~feeder_combout ;
wire \Unidade_Controle|FSM_c|estado~26_combout ;
wire \Unidade_Controle|FSM_c|estado.somar~q ;
wire \Unidade_Controle|FSM_c|estado~24_combout ;
wire \Unidade_Controle|FSM_c|estado.subtrair~q ;
wire \Unidade_Controle|FSM_c|RF_Rq_addr[0]~0_combout ;
wire \Memoria_Instruncao|Mux13~4_combout ;
wire \Memoria_Instruncao|Mux13~2_combout ;
wire \Memoria_Instruncao|Mux13~3_combout ;
wire \Memoria_Instruncao|Mux13~5_combout ;
wire \Unidade_Controle|FSM_c|RF_Rq_addr[2]~feeder_combout ;
wire \Unidade_Controle|FSM_c|RF_Rq_addr[1]~feeder_combout ;
wire \Unidade_Controle|FSM_c|estado~29_combout ;
wire \Unidade_Controle|FSM_c|estado.carregar_constante~q ;
wire \Unidade_Controle|FSM_c|alu_s0~0_combout ;
wire \Unidade_Controle|FSM_c|RF_s1~reg0_q ;
wire \Unidade_Controle|FSM_c|WideOr5~0_combout ;
wire \Unidade_Controle|FSM_c|RF_s0~reg0_q ;
wire \Bloco_OP|m|mo[15]~4_combout ;
wire \Bloco_OP|m|mo[15]~4clkctrl_outclk ;
wire \Unidade_Controle|FSM_c|Selector6~0_combout ;
wire \Unidade_Controle|FSM_c|D_wr~q ;
wire \Unidade_Controle|FSM_c|estado~28_combout ;
wire \Unidade_Controle|FSM_c|estado.carregar~q ;
wire \Unidade_Controle|FSM_c|Selector8~0_combout ;
wire \Unidade_Controle|FSM_c|D_rd~q ;
wire \Memoria_Instruncao|Mux15~1_combout ;
wire \Memoria_Instruncao|Mux15~2_combout ;
wire \Memoria_Instruncao|Mux15~3_combout ;
wire \Memoria_Instruncao|Mux15~4_combout ;
wire \Unidade_Controle|FSM_c|RF_Rq_addr[0]~feeder_combout ;
wire \Bloco_OP|m|mo[0]~43_combout ;
wire \Unidade_Controle|FSM_c|alu_s1~reg0_q ;
wire \Bloco_OP|m|mo[5]~26_combout ;
wire \Unidade_Controle|FSM_c|D_addr[0]~0_combout ;
wire \Unidade_Controle|FSM_c|D_addr[1]~feeder_combout ;
wire \Unidade_Controle|FSM_c|D_addr[2]~feeder_combout ;
wire \Unidade_Controle|FSM_c|D_addr[3]~feeder_combout ;
wire \Memoria_Instruncao|Mux11~3_combout ;
wire \Memoria_Instruncao|Mux11~1_combout ;
wire \Memoria_Instruncao|Mux11~2_combout ;
wire \Memoria_Instruncao|Mux11~4_combout ;
wire \Unidade_Controle|FSM_c|D_addr[4]~feeder_combout ;
wire \Unidade_Controle|FSM_c|D_addr[5]~feeder_combout ;
wire \Unidade_Controle|FSM_c|D_addr[6]~feeder_combout ;
wire \Memoria_Instruncao|Mux8~1_combout ;
wire \Memoria_Instruncao|Mux8~0_combout ;
wire \Memoria_Instruncao|Mux8~2_combout ;
wire \Unidade_Controle|FSM_c|D_addr[7]~feeder_combout ;
wire \~GND~combout ;
wire \Unidade_Controle|FSM_c|alu_s0~1_combout ;
wire \Unidade_Controle|FSM_c|alu_s0~reg0_q ;
wire \Bloco_OP|OP|Add0~17_cout ;
wire \Bloco_OP|OP|Add0~19 ;
wire \Bloco_OP|OP|Add0~20_combout ;
wire \Unidade_Controle|FSM_c|Selector9~0_combout ;
wire \Unidade_Controle|FSM_c|RF_Rq_rd~q ;
wire \Bloco_OP|OP|Add0~13_combout ;
wire \Bloco_OP|OP|Add0~21 ;
wire \Bloco_OP|OP|Add0~22_combout ;
wire \Bloco_OP|m|process_0~0_combout ;
wire \Bloco_OP|m|mo[2]~37_combout ;
wire \Bloco_OP|m|mo[2]~38_combout ;
wire \Memoria_Instruncao|Mux4~4_combout ;
wire \Memoria_Instruncao|Mux4~1_combout ;
wire \Memoria_Instruncao|Mux4~2_combout ;
wire \Memoria_Instruncao|Mux4~3_combout ;
wire \Memoria_Instruncao|Mux4~5_combout ;
wire \Memoria_Instruncao|Mux4~6_combout ;
wire \Unidade_Controle|FSM_c|RF_w_addr[0]~0_combout ;
wire \Memoria_Instruncao|Mux5~0_combout ;
wire \Memoria_Instruncao|Mux5~1_combout ;
wire \Memoria_Instruncao|Mux5~2_combout ;
wire \Memoria_Instruncao|Mux5~3_combout ;
wire \Memoria_Instruncao|Mux7~0_combout ;
wire \Memoria_Instruncao|Mux7~1_combout ;
wire \Memoria_Instruncao|Mux7~2_combout ;
wire \Memoria_Instruncao|Mux7~3_combout ;
wire \Bloco_OP|RF|reg~447_combout ;
wire \Unidade_Controle|FSM_c|Selector5~0_combout ;
wire \Unidade_Controle|FSM_c|RF_W_wr~q ;
wire \Bloco_OP|RF|reg~448_combout ;
wire \Bloco_OP|RF|reg~119_q ;
wire \Bloco_OP|RF|reg~455_combout ;
wire \Bloco_OP|RF|reg~456_combout ;
wire \Bloco_OP|RF|reg~87_q ;
wire \Bloco_OP|RF|reg~103feeder_combout ;
wire \Bloco_OP|RF|reg~437_combout ;
wire \Bloco_OP|RF|reg~438_combout ;
wire \Bloco_OP|RF|reg~103_q ;
wire \Bloco_OP|RF|reg~407_combout ;
wire \Bloco_OP|RF|reg~408_combout ;
wire \Bloco_OP|RF|reg~39feeder_combout ;
wire \Bloco_OP|RF|reg~441_combout ;
wire \Bloco_OP|RF|reg~442_combout ;
wire \Bloco_OP|RF|reg~39_q ;
wire \Bloco_OP|RF|reg~465_combout ;
wire \Bloco_OP|RF|reg~466_combout ;
wire \Bloco_OP|RF|reg~71_q ;
wire \Bloco_OP|RF|reg~457_combout ;
wire \Bloco_OP|RF|reg~458_combout ;
wire \Bloco_OP|RF|reg~23_q ;
wire \Bloco_OP|RF|reg~411_combout ;
wire \Bloco_OP|RF|reg~412_combout ;
wire \Bloco_OP|RF|reg~167feeder_combout ;
wire \Bloco_OP|RF|reg~439_combout ;
wire \Bloco_OP|RF|reg~440_combout ;
wire \Bloco_OP|RF|reg~167_q ;
wire \Bloco_OP|RF|reg~463_combout ;
wire \Bloco_OP|RF|reg~464_combout ;
wire \Bloco_OP|RF|reg~199_q ;
wire \Bloco_OP|RF|reg~183feeder_combout ;
wire \Bloco_OP|RF|reg~445_combout ;
wire \Bloco_OP|RF|reg~446_combout ;
wire \Bloco_OP|RF|reg~183_q ;
wire \Bloco_OP|RF|reg~453_combout ;
wire \Bloco_OP|RF|reg~454_combout ;
wire \Bloco_OP|RF|reg~151_q ;
wire \Bloco_OP|RF|reg~409_combout ;
wire \Bloco_OP|RF|reg~410_combout ;
wire \Bloco_OP|RF|reg~413_combout ;
wire \Bloco_OP|RF|reg~416_combout ;
wire \Bloco_OP|RF|Rp_data[2]~feeder_combout ;
wire \Unidade_Controle|FSM_c|Selector7~0_combout ;
wire \Unidade_Controle|FSM_c|Selector7~1_combout ;
wire \Unidade_Controle|FSM_c|RF_Rp_rd~q ;
wire \Bloco_OP|m|mo[5]~31_combout ;
wire \Bloco_OP|m|mo[6]~29_combout ;
wire \Bloco_OP|OP|Add0~8_combout ;
wire \Bloco_OP|OP|Add0~9_combout ;
wire \Bloco_OP|OP|Add0~10_combout ;
wire \Bloco_OP|OP|Add0~11_combout ;
wire \Bloco_OP|OP|Add0~23 ;
wire \Bloco_OP|OP|Add0~25 ;
wire \Bloco_OP|OP|Add0~27 ;
wire \Bloco_OP|OP|Add0~29 ;
wire \Bloco_OP|OP|Add0~31 ;
wire \Bloco_OP|OP|Add0~32_combout ;
wire \Bloco_OP|m|mo[7]~27_combout ;
wire \Bloco_OP|m|mo[7]~28_combout ;
wire \Bloco_OP|RF|reg~268feeder_combout ;
wire \Bloco_OP|RF|reg~467_combout ;
wire \Bloco_OP|RF|reg~468_combout ;
wire \Bloco_OP|RF|reg~268_q ;
wire \Bloco_OP|RF|reg~461_combout ;
wire \Bloco_OP|RF|reg~462_combout ;
wire \Bloco_OP|RF|reg~140_q ;
wire \Bloco_OP|RF|reg~204feeder_combout ;
wire \Bloco_OP|RF|reg~204_q ;
wire \Bloco_OP|RF|reg~76_q ;
wire \Bloco_OP|RF|reg~364_combout ;
wire \Bloco_OP|RF|reg~365_combout ;
wire \Bloco_OP|RF|reg~220feeder_combout ;
wire \Bloco_OP|RF|reg~459_combout ;
wire \Bloco_OP|RF|reg~460_combout ;
wire \Bloco_OP|RF|reg~220_q ;
wire \Bloco_OP|RF|reg~92feeder_combout ;
wire \Bloco_OP|RF|reg~92_q ;
wire \Bloco_OP|RF|reg~28_q ;
wire \Bloco_OP|RF|reg~361_combout ;
wire \Bloco_OP|RF|reg~156feeder_combout ;
wire \Bloco_OP|RF|reg~156_q ;
wire \Bloco_OP|RF|reg~362_combout ;
wire \Memoria_Instruncao|Mux6~0_combout ;
wire \Memoria_Instruncao|Mux6~1_combout ;
wire \Memoria_Instruncao|Mux6~2_combout ;
wire \Memoria_Instruncao|Mux6~3_combout ;
wire \Memoria_Instruncao|Mux6~4_combout ;
wire \Memoria_Instruncao|Mux6~5_combout ;
wire \Bloco_OP|RF|reg~451_combout ;
wire \Bloco_OP|RF|reg~452_combout ;
wire \Bloco_OP|RF|reg~252_q ;
wire \Bloco_OP|RF|reg~124feeder_combout ;
wire \Bloco_OP|RF|reg~124_q ;
wire \Bloco_OP|RF|reg~449_combout ;
wire \Bloco_OP|RF|reg~450_combout ;
wire \Bloco_OP|RF|reg~60_q ;
wire \Bloco_OP|RF|reg~359_combout ;
wire \Bloco_OP|RF|reg~360_combout ;
wire \Bloco_OP|RF|reg~363_combout ;
wire \Bloco_OP|RF|reg~108feeder_combout ;
wire \Bloco_OP|RF|reg~108_q ;
wire \Bloco_OP|RF|reg~172feeder_combout ;
wire \Bloco_OP|RF|reg~172_q ;
wire \Bloco_OP|RF|reg~44_q ;
wire \Bloco_OP|RF|reg~357_combout ;
wire \Bloco_OP|RF|reg~358_combout ;
wire \Bloco_OP|RF|reg~366_combout ;
wire \Bloco_OP|m|mo[15]~2_combout ;
wire \Bloco_OP|m|mo[9]~21_combout ;
wire \Bloco_OP|OP|Add0~6_combout ;
wire \Bloco_OP|OP|Add0~33 ;
wire \Bloco_OP|OP|Add0~35 ;
wire \Bloco_OP|OP|Add0~37 ;
wire \Bloco_OP|OP|Add0~38_combout ;
wire \Bloco_OP|m|mo[10]~18_combout ;
wire \Bloco_OP|m|mo[10]~19_combout ;
wire \Bloco_OP|RF|reg~143feeder_combout ;
wire \Bloco_OP|RF|reg~143_q ;
wire \Bloco_OP|RF|reg~127_q ;
wire \Bloco_OP|RF|reg~95_q ;
wire \Bloco_OP|RF|reg~111_q ;
wire \Bloco_OP|RF|reg~327_combout ;
wire \Bloco_OP|RF|reg~328_combout ;
wire \Bloco_OP|RF|reg~47feeder_combout ;
wire \Bloco_OP|RF|reg~47_q ;
wire \Bloco_OP|RF|reg~79_q ;
wire \Bloco_OP|RF|reg~63feeder_combout ;
wire \Bloco_OP|RF|reg~63_q ;
wire \Bloco_OP|RF|reg~31_q ;
wire \Bloco_OP|RF|reg~331_combout ;
wire \Bloco_OP|RF|reg~332_combout ;
wire \Bloco_OP|RF|reg~207_q ;
wire \Bloco_OP|RF|reg~159_q ;
wire \Bloco_OP|RF|reg~329_combout ;
wire \Bloco_OP|RF|reg~330_combout ;
wire \Bloco_OP|RF|reg~333_combout ;
wire \Bloco_OP|RF|reg~336_combout ;
wire \Bloco_OP|RF|Rp_data[10]~feeder_combout ;
wire \Bloco_OP|OP|Add0~3_combout ;
wire \Bloco_OP|OP|Add0~39 ;
wire \Bloco_OP|OP|Add0~41 ;
wire \Bloco_OP|OP|Add0~42_combout ;
wire \Bloco_OP|m|mo[12]~12_combout ;
wire \Bloco_OP|m|mo[12]~13_combout ;
wire \Bloco_OP|RF|reg~257feeder_combout ;
wire \Bloco_OP|RF|reg~257_q ;
wire \Bloco_OP|RF|reg~225_q ;
wire \Bloco_OP|RF|reg~314_combout ;
wire \Bloco_OP|RF|reg~443_combout ;
wire \Bloco_OP|RF|reg~444_combout ;
wire \Bloco_OP|RF|reg~241_q ;
wire \Bloco_OP|RF|reg~315_combout ;
wire \Bloco_OP|RF|reg~65feeder_combout ;
wire \Bloco_OP|RF|reg~65_q ;
wire \Bloco_OP|RF|reg~81_q ;
wire \Bloco_OP|RF|reg~312_combout ;
wire \Bloco_OP|RF|reg~113feeder_combout ;
wire \Bloco_OP|RF|reg~113_q ;
wire \Bloco_OP|RF|reg~145_q ;
wire \Bloco_OP|RF|reg~97_q ;
wire \Bloco_OP|RF|reg~129feeder_combout ;
wire \Bloco_OP|RF|reg~129_q ;
wire \Bloco_OP|RF|reg~309_combout ;
wire \Bloco_OP|RF|reg~310_combout ;
wire \Bloco_OP|RF|reg~313_combout ;
wire \Bloco_OP|RF|reg~193_q ;
wire \Bloco_OP|RF|reg~177feeder_combout ;
wire \Bloco_OP|RF|reg~177_q ;
wire \Bloco_OP|RF|reg~161_q ;
wire \Bloco_OP|RF|reg~307_combout ;
wire \Bloco_OP|RF|reg~308_combout ;
wire \Bloco_OP|RF|reg~316_combout ;
wire \Bloco_OP|OP|Add0~1_combout ;
wire \Bloco_OP|OP|Add0~43 ;
wire \Bloco_OP|OP|Add0~45 ;
wire \Bloco_OP|OP|Add0~47 ;
wire \Bloco_OP|OP|Add0~48_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a15 ;
wire \Bloco_OP|m|mo[15]~0_combout ;
wire \Bloco_OP|m|mo[15]~1_combout ;
wire \Bloco_OP|m|mo[15]~3_combout ;
wire \Bloco_OP|RF|reg~276_q ;
wire \Bloco_OP|RF|reg~212feeder_combout ;
wire \Bloco_OP|RF|reg~212_q ;
wire \Bloco_OP|RF|reg~84_q ;
wire \Bloco_OP|RF|reg~284_combout ;
wire \Bloco_OP|RF|reg~285_combout ;
wire \Bloco_OP|RF|reg~244_q ;
wire \Bloco_OP|RF|reg~52_q ;
wire \Bloco_OP|RF|reg~277_combout ;
wire \Bloco_OP|RF|reg~278_combout ;
wire \Bloco_OP|RF|reg~164_q ;
wire \Bloco_OP|RF|reg~228_q ;
wire \Bloco_OP|RF|reg~100feeder_combout ;
wire \Bloco_OP|RF|reg~100_q ;
wire \Bloco_OP|RF|reg~36_q ;
wire \Bloco_OP|RF|reg~281_combout ;
wire \Bloco_OP|RF|reg~282_combout ;
wire \Bloco_OP|RF|reg~260_q ;
wire \Bloco_OP|RF|reg~132feeder_combout ;
wire \Bloco_OP|RF|reg~132_q ;
wire \Bloco_OP|RF|reg~68_q ;
wire \Bloco_OP|RF|reg~279_combout ;
wire \Bloco_OP|RF|reg~280_combout ;
wire \Bloco_OP|RF|reg~283_combout ;
wire \Bloco_OP|RF|reg~286_combout ;
wire \Bloco_OP|RF|Rp_data[15]~feeder_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a14 ;
wire \Bloco_OP|m|mo[14]~5_combout ;
wire \Bloco_OP|m|mo[14]~6_combout ;
wire \Bloco_OP|m|mo[14]~7_combout ;
wire \Bloco_OP|RF|reg~147feeder_combout ;
wire \Bloco_OP|RF|reg~147_q ;
wire \Bloco_OP|RF|reg~131_q ;
wire \Bloco_OP|RF|reg~99_q ;
wire \Bloco_OP|RF|reg~115feeder_combout ;
wire \Bloco_OP|RF|reg~115_q ;
wire \Bloco_OP|RF|reg~287_combout ;
wire \Bloco_OP|RF|reg~288_combout ;
wire \Bloco_OP|RF|reg~35_q ;
wire \Bloco_OP|RF|reg~291_combout ;
wire \Bloco_OP|RF|reg~83_q ;
wire \Bloco_OP|RF|reg~292_combout ;
wire \Bloco_OP|RF|reg~179feeder_combout ;
wire \Bloco_OP|RF|reg~179_q ;
wire \Bloco_OP|RF|reg~211_q ;
wire \Bloco_OP|RF|reg~163_q ;
wire \Bloco_OP|RF|reg~289_combout ;
wire \Bloco_OP|RF|reg~290_combout ;
wire \Bloco_OP|RF|reg~293_combout ;
wire \Bloco_OP|RF|reg~296_combout ;
wire \Bloco_OP|RF|Rp_data[14]~feeder_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a13 ;
wire \Bloco_OP|m|mo[13]~8_combout ;
wire \Bloco_OP|m|mo[13]~9_combout ;
wire \Bloco_OP|OP|Add0~44_combout ;
wire \Bloco_OP|m|mo[13]~10_combout ;
wire \Bloco_OP|RF|reg~130feeder_combout ;
wire \Bloco_OP|RF|reg~130_q ;
wire \Bloco_OP|RF|reg~194feeder_combout ;
wire \Bloco_OP|RF|reg~194_q ;
wire \Bloco_OP|RF|reg~66_q ;
wire \Bloco_OP|RF|reg~297_combout ;
wire \Bloco_OP|RF|reg~298_combout ;
wire \Bloco_OP|RF|reg~242_q ;
wire \Bloco_OP|RF|reg~114feeder_combout ;
wire \Bloco_OP|RF|reg~114_q ;
wire \Bloco_OP|RF|reg~50_q ;
wire \Bloco_OP|RF|reg~299_combout ;
wire \Bloco_OP|RF|reg~300_combout ;
wire \Bloco_OP|RF|reg~226_q ;
wire \Bloco_OP|RF|reg~162feeder_combout ;
wire \Bloco_OP|RF|reg~162_q ;
wire \Bloco_OP|RF|reg~34_q ;
wire \Bloco_OP|RF|reg~301_combout ;
wire \Bloco_OP|RF|reg~302_combout ;
wire \Bloco_OP|RF|reg~303_combout ;
wire \Bloco_OP|RF|reg~306_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a11 ;
wire \Bloco_OP|m|mo[11]~14_combout ;
wire \Bloco_OP|m|mo[11]~15_combout ;
wire \Bloco_OP|OP|Add0~40_combout ;
wire \Bloco_OP|m|mo[11]~16_combout ;
wire \Bloco_OP|RF|reg~208feeder_combout ;
wire \Bloco_OP|RF|reg~208_q ;
wire \Bloco_OP|RF|reg~80_q ;
wire \Bloco_OP|RF|reg~324_combout ;
wire \Bloco_OP|RF|reg~144_q ;
wire \Bloco_OP|RF|reg~272feeder_combout ;
wire \Bloco_OP|RF|reg~272_q ;
wire \Bloco_OP|RF|reg~325_combout ;
wire \Bloco_OP|RF|reg~160feeder_combout ;
wire \Bloco_OP|RF|reg~160_q ;
wire \Bloco_OP|RF|reg~224_q ;
wire \Bloco_OP|RF|reg~96feeder_combout ;
wire \Bloco_OP|RF|reg~96_q ;
wire \Bloco_OP|RF|reg~32_q ;
wire \Bloco_OP|RF|reg~321_combout ;
wire \Bloco_OP|RF|reg~322_combout ;
wire \Bloco_OP|RF|reg~192_q ;
wire \Bloco_OP|RF|reg~256_q ;
wire \Bloco_OP|RF|reg~64_q ;
wire \Bloco_OP|RF|reg~128feeder_combout ;
wire \Bloco_OP|RF|reg~128_q ;
wire \Bloco_OP|RF|reg~319_combout ;
wire \Bloco_OP|RF|reg~320_combout ;
wire \Bloco_OP|RF|reg~323_combout ;
wire \Bloco_OP|RF|reg~326_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a9 ;
wire \Bloco_OP|m|mo[9]~20_combout ;
wire \Bloco_OP|m|mo[9]~22_combout ;
wire \Bloco_OP|RF|reg~126_q ;
wire \Bloco_OP|RF|reg~62_q ;
wire \Bloco_OP|RF|reg~190feeder_combout ;
wire \Bloco_OP|RF|reg~190_q ;
wire \Bloco_OP|RF|reg~337_combout ;
wire \Bloco_OP|RF|reg~338_combout ;
wire \Bloco_OP|RF|reg~270_q ;
wire \Bloco_OP|RF|reg~142feeder_combout ;
wire \Bloco_OP|RF|reg~142_q ;
wire \Bloco_OP|RF|reg~78_q ;
wire \Bloco_OP|RF|reg~344_combout ;
wire \Bloco_OP|RF|reg~345_combout ;
wire \Bloco_OP|RF|reg~222_q ;
wire \Bloco_OP|RF|reg~30_q ;
wire \Bloco_OP|RF|reg~341_combout ;
wire \Bloco_OP|RF|reg~342_combout ;
wire \Bloco_OP|RF|reg~238_q ;
wire \Bloco_OP|RF|reg~110feeder_combout ;
wire \Bloco_OP|RF|reg~110_q ;
wire \Bloco_OP|RF|reg~46_q ;
wire \Bloco_OP|RF|reg~339_combout ;
wire \Bloco_OP|RF|reg~340_combout ;
wire \Bloco_OP|RF|reg~343_combout ;
wire \Bloco_OP|RF|reg~346_combout ;
wire \Bloco_OP|RF|Rp_data[9]~feeder_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a6 ;
wire \Bloco_OP|m|mo[6]~30_combout ;
wire \Bloco_OP|RF|reg~123_q ;
wire \Bloco_OP|RF|reg~91_q ;
wire \Bloco_OP|RF|reg~367_combout ;
wire \Bloco_OP|RF|reg~368_combout ;
wire \Bloco_OP|RF|reg~251feeder_combout ;
wire \Bloco_OP|RF|reg~251_q ;
wire \Bloco_OP|RF|reg~219_q ;
wire \Bloco_OP|RF|reg~374_combout ;
wire \Bloco_OP|RF|reg~267feeder_combout ;
wire \Bloco_OP|RF|reg~267_q ;
wire \Bloco_OP|RF|reg~375_combout ;
wire \Bloco_OP|RF|reg~43feeder_combout ;
wire \Bloco_OP|RF|reg~43_q ;
wire \Bloco_OP|RF|reg~75_q ;
wire \Bloco_OP|RF|reg~59feeder_combout ;
wire \Bloco_OP|RF|reg~59_q ;
wire \Bloco_OP|RF|reg~27_q ;
wire \Bloco_OP|RF|reg~371_combout ;
wire \Bloco_OP|RF|reg~372_combout ;
wire \Bloco_OP|RF|reg~171feeder_combout ;
wire \Bloco_OP|RF|reg~171_q ;
wire \Bloco_OP|RF|reg~203_q ;
wire \Bloco_OP|RF|reg~187feeder_combout ;
wire \Bloco_OP|RF|reg~187_q ;
wire \Bloco_OP|RF|reg~155_q ;
wire \Bloco_OP|RF|reg~369_combout ;
wire \Bloco_OP|RF|reg~370_combout ;
wire \Bloco_OP|RF|reg~373_combout ;
wire \Bloco_OP|RF|reg~376_combout ;
wire \Bloco_OP|RF|Rp_data[6]~feeder_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a5 ;
wire \Bloco_OP|m|mo[5]~32_combout ;
wire \Bloco_OP|RF|reg~250feeder_combout ;
wire \Bloco_OP|RF|reg~250_q ;
wire \Bloco_OP|RF|reg~122_q ;
wire \Bloco_OP|RF|reg~186feeder_combout ;
wire \Bloco_OP|RF|reg~186_q ;
wire \Bloco_OP|RF|reg~58_q ;
wire \Bloco_OP|RF|reg~377_combout ;
wire \Bloco_OP|RF|reg~378_combout ;
wire \Bloco_OP|RF|reg~234_q ;
wire \Bloco_OP|RF|reg~106_q ;
wire \Bloco_OP|RF|reg~42_q ;
wire \Bloco_OP|RF|reg~379_combout ;
wire \Bloco_OP|RF|reg~380_combout ;
wire \Bloco_OP|RF|reg~90feeder_combout ;
wire \Bloco_OP|RF|reg~90_q ;
wire \Bloco_OP|RF|reg~218_q ;
wire \Bloco_OP|RF|reg~154feeder_combout ;
wire \Bloco_OP|RF|reg~154_q ;
wire \Bloco_OP|RF|reg~26_q ;
wire \Bloco_OP|RF|reg~381_combout ;
wire \Bloco_OP|RF|reg~382_combout ;
wire \Bloco_OP|RF|reg~383_combout ;
wire \Bloco_OP|RF|reg~266feeder_combout ;
wire \Bloco_OP|RF|reg~266_q ;
wire \Bloco_OP|RF|reg~202_q ;
wire \Bloco_OP|RF|reg~138feeder_combout ;
wire \Bloco_OP|RF|reg~138_q ;
wire \Bloco_OP|RF|reg~74_q ;
wire \Bloco_OP|RF|reg~384_combout ;
wire \Bloco_OP|RF|reg~385_combout ;
wire \Bloco_OP|RF|reg~386_combout ;
wire \Bloco_OP|RF|Rp_data[5]~feeder_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a4 ;
wire \Bloco_OP|m|mo[4]~33_combout ;
wire \Bloco_OP|m|mo[4]~34_combout ;
wire \Bloco_OP|RF|reg~201feeder_combout ;
wire \Bloco_OP|RF|reg~201_q ;
wire \Bloco_OP|RF|reg~185_q ;
wire \Bloco_OP|RF|reg~169feeder_combout ;
wire \Bloco_OP|RF|reg~169_q ;
wire \Bloco_OP|RF|reg~153_q ;
wire \Bloco_OP|RF|reg~387_combout ;
wire \Bloco_OP|RF|reg~388_combout ;
wire \Bloco_OP|RF|reg~105_q ;
wire \Bloco_OP|RF|reg~89_q ;
wire \Bloco_OP|RF|reg~121feeder_combout ;
wire \Bloco_OP|RF|reg~121_q ;
wire \Bloco_OP|RF|reg~389_combout ;
wire \Bloco_OP|RF|reg~390_combout ;
wire \Bloco_OP|RF|reg~393_combout ;
wire \Bloco_OP|RF|reg~396_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a3 ;
wire \Bloco_OP|m|mo[3]~35_combout ;
wire \Bloco_OP|m|mo[3]~36_combout ;
wire \Bloco_OP|RF|reg~232_q ;
wire \Bloco_OP|RF|reg~40_q ;
wire \Bloco_OP|RF|reg~397_combout ;
wire \Bloco_OP|RF|reg~398_combout ;
wire \Bloco_OP|RF|reg~216_q ;
wire \Bloco_OP|RF|reg~88feeder_combout ;
wire \Bloco_OP|RF|reg~88_q ;
wire \Bloco_OP|RF|reg~24_q ;
wire \Bloco_OP|RF|reg~401_combout ;
wire \Bloco_OP|RF|reg~402_combout ;
wire \Bloco_OP|RF|reg~184feeder_combout ;
wire \Bloco_OP|RF|reg~184_q ;
wire \Bloco_OP|RF|reg~248_q ;
wire \Bloco_OP|RF|reg~56_q ;
wire \Bloco_OP|RF|reg~120feeder_combout ;
wire \Bloco_OP|RF|reg~120_q ;
wire \Bloco_OP|RF|reg~399_combout ;
wire \Bloco_OP|RF|reg~400_combout ;
wire \Bloco_OP|RF|reg~403_combout ;
wire \Bloco_OP|RF|reg~406_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a1 ;
wire \Bloco_OP|m|mo[1]~41_combout ;
wire \Bloco_OP|RF|reg~262_q ;
wire \Bloco_OP|RF|reg~198_q ;
wire \Bloco_OP|RF|reg~70_q ;
wire \Bloco_OP|RF|reg~424_combout ;
wire \Bloco_OP|RF|reg~425_combout ;
wire \Bloco_OP|RF|reg~86feeder_combout ;
wire \Bloco_OP|RF|reg~86_q ;
wire \Bloco_OP|RF|reg~214_q ;
wire \Bloco_OP|RF|reg~150feeder_combout ;
wire \Bloco_OP|RF|reg~150_q ;
wire \Bloco_OP|RF|reg~22_q ;
wire \Bloco_OP|RF|reg~421_combout ;
wire \Bloco_OP|RF|reg~422_combout ;
wire \Bloco_OP|RF|reg~230_q ;
wire \Bloco_OP|RF|reg~38_q ;
wire \Bloco_OP|RF|reg~419_combout ;
wire \Bloco_OP|RF|reg~420_combout ;
wire \Bloco_OP|RF|reg~423_combout ;
wire \Bloco_OP|RF|reg~426_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \Bloco_OP|m|mo[0]~44_combout ;
wire \Bloco_OP|RF|reg~149_q ;
wire \Bloco_OP|RF|reg~427_combout ;
wire \Bloco_OP|RF|reg~181_q ;
wire \Bloco_OP|RF|reg~428_combout ;
wire \Bloco_OP|RF|reg~261feeder_combout ;
wire \Bloco_OP|RF|reg~261_q ;
wire \Bloco_OP|RF|reg~229_q ;
wire \Bloco_OP|RF|reg~213_q ;
wire \Bloco_OP|RF|reg~434_combout ;
wire \Bloco_OP|RF|reg~435_combout ;
wire \Bloco_OP|RF|reg~53feeder_combout ;
wire \Bloco_OP|RF|reg~53_q ;
wire \Bloco_OP|RF|reg~69feeder_combout ;
wire \Bloco_OP|RF|reg~69_q ;
wire \Bloco_OP|RF|reg~21_q ;
wire \Bloco_OP|RF|reg~431_combout ;
wire \Bloco_OP|RF|reg~432_combout ;
wire \Bloco_OP|RF|reg~101_q ;
wire \Bloco_OP|RF|reg~85_q ;
wire \Bloco_OP|RF|reg~429_combout ;
wire \Bloco_OP|RF|reg~430_combout ;
wire \Bloco_OP|RF|reg~433_combout ;
wire \Bloco_OP|RF|reg~436_combout ;
wire \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a8 ;
wire \Bloco_OP|m|mo[8]~23_combout ;
wire \Bloco_OP|m|mo[8]~24_combout ;
wire \Bloco_OP|m|mo[8]~25_combout ;
wire \Bloco_OP|RF|reg~77_q ;
wire \Bloco_OP|RF|reg~29_q ;
wire \Bloco_OP|RF|reg~351_combout ;
wire \Bloco_OP|RF|reg~352_combout ;
wire \Bloco_OP|RF|reg~353_combout ;
wire \Bloco_OP|RF|reg~269_q ;
wire \Bloco_OP|RF|reg~221_q ;
wire \Bloco_OP|RF|reg~354_combout ;
wire \Bloco_OP|RF|reg~355_combout ;
wire \Bloco_OP|RF|reg~356_combout ;
wire \Bloco_OP|RF|Rp_data[8]~feeder_combout ;
wire \Bloco_OP|Porta_nor|o~1_combout ;
wire \Bloco_OP|Porta_nor|o~3_combout ;
wire \Bloco_OP|Porta_nor|o~2_combout ;
wire \Bloco_OP|Porta_nor|o~4_combout ;
wire \Unidade_Controle|FSM_c|Selector11~0_combout ;
wire \Unidade_Controle|FSM_c|estado.busca~q ;
wire \Unidade_Controle|FSM_c|Selector12~0_combout ;
wire \Unidade_Controle|FSM_c|estado.decodificacao~q ;
wire \Unidade_Controle|FSM_c|Selector4~0_combout ;
wire \Unidade_Controle|FSM_c|IR_ld~feeder_combout ;
wire \Unidade_Controle|FSM_c|IR_ld~q ;
wire \Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ;
wire \Memoria_Instruncao|Mux3~0_combout ;
wire \Memoria_Instruncao|Mux3~2_combout ;
wire \Memoria_Instruncao|Mux3~5_combout ;
wire \Memoria_Instruncao|Mux3~3_combout ;
wire \Memoria_Instruncao|Mux1~2_combout ;
wire \Memoria_Instruncao|Mux3~4_combout ;
wire \Memoria_Instruncao|Mux3~6_combout ;
wire \Memoria_Instruncao|Mux3~7_combout ;
wire [15:0] \Bloco_OP|m|mo ;
wire [15:0] \Bloco_OP|RF|Rq_data ;
wire [15:0] \Bloco_OP|RF|Rp_data ;
wire [15:0] \Memoria_Instruncao|data ;
wire [3:0] \Unidade_Controle|FSM_c|RF_Rq_addr ;
wire [15:0] \Unidade_Controle|reg_ir|IR_out ;
wire [24:0] \Divisor_clock|sig_prescale ;
wire [15:0] \Unidade_Controle|count_PC|contador ;
wire [3:0] \Unidade_Controle|FSM_c|RF_w_addr ;
wire [7:0] \Unidade_Controle|FSM_c|D_addr ;

wire [35:0] \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0~portbdataout  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a1  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a2  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a3  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a4  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a5  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a6  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a7  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a8  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a9  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a10  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a11  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a12  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a13  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a14  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a15  = \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];

// Location: LCCOMB_X24_Y15_N8
cycloneive_lcell_comb \Divisor_clock|Add0~0 (
// Equation(s):
// \Divisor_clock|Add0~0_combout  = \Divisor_clock|sig_prescale [0] $ (VCC)
// \Divisor_clock|Add0~1  = CARRY(\Divisor_clock|sig_prescale [0])

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Divisor_clock|Add0~0_combout ),
	.cout(\Divisor_clock|Add0~1 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~0 .lut_mask = 16'h33CC;
defparam \Divisor_clock|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N10
cycloneive_lcell_comb \Divisor_clock|Add0~2 (
// Equation(s):
// \Divisor_clock|Add0~2_combout  = (\Divisor_clock|sig_prescale [1] & (!\Divisor_clock|Add0~1 )) # (!\Divisor_clock|sig_prescale [1] & ((\Divisor_clock|Add0~1 ) # (GND)))
// \Divisor_clock|Add0~3  = CARRY((!\Divisor_clock|Add0~1 ) # (!\Divisor_clock|sig_prescale [1]))

	.dataa(\Divisor_clock|sig_prescale [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~1 ),
	.combout(\Divisor_clock|Add0~2_combout ),
	.cout(\Divisor_clock|Add0~3 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~2 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N12
cycloneive_lcell_comb \Divisor_clock|Add0~4 (
// Equation(s):
// \Divisor_clock|Add0~4_combout  = (\Divisor_clock|sig_prescale [2] & (\Divisor_clock|Add0~3  $ (GND))) # (!\Divisor_clock|sig_prescale [2] & (!\Divisor_clock|Add0~3  & VCC))
// \Divisor_clock|Add0~5  = CARRY((\Divisor_clock|sig_prescale [2] & !\Divisor_clock|Add0~3 ))

	.dataa(\Divisor_clock|sig_prescale [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~3 ),
	.combout(\Divisor_clock|Add0~4_combout ),
	.cout(\Divisor_clock|Add0~5 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~4 .lut_mask = 16'hA50A;
defparam \Divisor_clock|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneive_lcell_comb \Divisor_clock|Add0~6 (
// Equation(s):
// \Divisor_clock|Add0~6_combout  = (\Divisor_clock|sig_prescale [3] & (!\Divisor_clock|Add0~5 )) # (!\Divisor_clock|sig_prescale [3] & ((\Divisor_clock|Add0~5 ) # (GND)))
// \Divisor_clock|Add0~7  = CARRY((!\Divisor_clock|Add0~5 ) # (!\Divisor_clock|sig_prescale [3]))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~5 ),
	.combout(\Divisor_clock|Add0~6_combout ),
	.cout(\Divisor_clock|Add0~7 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~6 .lut_mask = 16'h3C3F;
defparam \Divisor_clock|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N16
cycloneive_lcell_comb \Divisor_clock|Add0~8 (
// Equation(s):
// \Divisor_clock|Add0~8_combout  = (\Divisor_clock|sig_prescale [4] & (\Divisor_clock|Add0~7  $ (GND))) # (!\Divisor_clock|sig_prescale [4] & (!\Divisor_clock|Add0~7  & VCC))
// \Divisor_clock|Add0~9  = CARRY((\Divisor_clock|sig_prescale [4] & !\Divisor_clock|Add0~7 ))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~7 ),
	.combout(\Divisor_clock|Add0~8_combout ),
	.cout(\Divisor_clock|Add0~9 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~8 .lut_mask = 16'hC30C;
defparam \Divisor_clock|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneive_lcell_comb \Divisor_clock|Add0~10 (
// Equation(s):
// \Divisor_clock|Add0~10_combout  = (\Divisor_clock|sig_prescale [5] & (!\Divisor_clock|Add0~9 )) # (!\Divisor_clock|sig_prescale [5] & ((\Divisor_clock|Add0~9 ) # (GND)))
// \Divisor_clock|Add0~11  = CARRY((!\Divisor_clock|Add0~9 ) # (!\Divisor_clock|sig_prescale [5]))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~9 ),
	.combout(\Divisor_clock|Add0~10_combout ),
	.cout(\Divisor_clock|Add0~11 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~10 .lut_mask = 16'h3C3F;
defparam \Divisor_clock|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneive_lcell_comb \Divisor_clock|Add0~12 (
// Equation(s):
// \Divisor_clock|Add0~12_combout  = (\Divisor_clock|sig_prescale [6] & (\Divisor_clock|Add0~11  $ (GND))) # (!\Divisor_clock|sig_prescale [6] & (!\Divisor_clock|Add0~11  & VCC))
// \Divisor_clock|Add0~13  = CARRY((\Divisor_clock|sig_prescale [6] & !\Divisor_clock|Add0~11 ))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~11 ),
	.combout(\Divisor_clock|Add0~12_combout ),
	.cout(\Divisor_clock|Add0~13 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~12 .lut_mask = 16'hC30C;
defparam \Divisor_clock|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N22
cycloneive_lcell_comb \Divisor_clock|Add0~14 (
// Equation(s):
// \Divisor_clock|Add0~14_combout  = (\Divisor_clock|sig_prescale [7] & (!\Divisor_clock|Add0~13 )) # (!\Divisor_clock|sig_prescale [7] & ((\Divisor_clock|Add0~13 ) # (GND)))
// \Divisor_clock|Add0~15  = CARRY((!\Divisor_clock|Add0~13 ) # (!\Divisor_clock|sig_prescale [7]))

	.dataa(\Divisor_clock|sig_prescale [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~13 ),
	.combout(\Divisor_clock|Add0~14_combout ),
	.cout(\Divisor_clock|Add0~15 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~14 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N24
cycloneive_lcell_comb \Divisor_clock|Add0~16 (
// Equation(s):
// \Divisor_clock|Add0~16_combout  = (\Divisor_clock|sig_prescale [8] & (\Divisor_clock|Add0~15  $ (GND))) # (!\Divisor_clock|sig_prescale [8] & (!\Divisor_clock|Add0~15  & VCC))
// \Divisor_clock|Add0~17  = CARRY((\Divisor_clock|sig_prescale [8] & !\Divisor_clock|Add0~15 ))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~15 ),
	.combout(\Divisor_clock|Add0~16_combout ),
	.cout(\Divisor_clock|Add0~17 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~16 .lut_mask = 16'hC30C;
defparam \Divisor_clock|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N26
cycloneive_lcell_comb \Divisor_clock|Add0~18 (
// Equation(s):
// \Divisor_clock|Add0~18_combout  = (\Divisor_clock|sig_prescale [9] & (!\Divisor_clock|Add0~17 )) # (!\Divisor_clock|sig_prescale [9] & ((\Divisor_clock|Add0~17 ) # (GND)))
// \Divisor_clock|Add0~19  = CARRY((!\Divisor_clock|Add0~17 ) # (!\Divisor_clock|sig_prescale [9]))

	.dataa(\Divisor_clock|sig_prescale [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~17 ),
	.combout(\Divisor_clock|Add0~18_combout ),
	.cout(\Divisor_clock|Add0~19 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~18 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N28
cycloneive_lcell_comb \Divisor_clock|Add0~20 (
// Equation(s):
// \Divisor_clock|Add0~20_combout  = (\Divisor_clock|sig_prescale [10] & (\Divisor_clock|Add0~19  $ (GND))) # (!\Divisor_clock|sig_prescale [10] & (!\Divisor_clock|Add0~19  & VCC))
// \Divisor_clock|Add0~21  = CARRY((\Divisor_clock|sig_prescale [10] & !\Divisor_clock|Add0~19 ))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~19 ),
	.combout(\Divisor_clock|Add0~20_combout ),
	.cout(\Divisor_clock|Add0~21 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~20 .lut_mask = 16'hC30C;
defparam \Divisor_clock|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N30
cycloneive_lcell_comb \Divisor_clock|Add0~22 (
// Equation(s):
// \Divisor_clock|Add0~22_combout  = (\Divisor_clock|sig_prescale [11] & (!\Divisor_clock|Add0~21 )) # (!\Divisor_clock|sig_prescale [11] & ((\Divisor_clock|Add0~21 ) # (GND)))
// \Divisor_clock|Add0~23  = CARRY((!\Divisor_clock|Add0~21 ) # (!\Divisor_clock|sig_prescale [11]))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~21 ),
	.combout(\Divisor_clock|Add0~22_combout ),
	.cout(\Divisor_clock|Add0~23 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~22 .lut_mask = 16'h3C3F;
defparam \Divisor_clock|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneive_lcell_comb \Divisor_clock|Add0~24 (
// Equation(s):
// \Divisor_clock|Add0~24_combout  = (\Divisor_clock|sig_prescale [12] & (\Divisor_clock|Add0~23  $ (GND))) # (!\Divisor_clock|sig_prescale [12] & (!\Divisor_clock|Add0~23  & VCC))
// \Divisor_clock|Add0~25  = CARRY((\Divisor_clock|sig_prescale [12] & !\Divisor_clock|Add0~23 ))

	.dataa(\Divisor_clock|sig_prescale [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~23 ),
	.combout(\Divisor_clock|Add0~24_combout ),
	.cout(\Divisor_clock|Add0~25 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~24 .lut_mask = 16'hA50A;
defparam \Divisor_clock|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneive_lcell_comb \Divisor_clock|Add0~26 (
// Equation(s):
// \Divisor_clock|Add0~26_combout  = (\Divisor_clock|sig_prescale [13] & (!\Divisor_clock|Add0~25 )) # (!\Divisor_clock|sig_prescale [13] & ((\Divisor_clock|Add0~25 ) # (GND)))
// \Divisor_clock|Add0~27  = CARRY((!\Divisor_clock|Add0~25 ) # (!\Divisor_clock|sig_prescale [13]))

	.dataa(\Divisor_clock|sig_prescale [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~25 ),
	.combout(\Divisor_clock|Add0~26_combout ),
	.cout(\Divisor_clock|Add0~27 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~26 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneive_lcell_comb \Divisor_clock|Add0~28 (
// Equation(s):
// \Divisor_clock|Add0~28_combout  = (\Divisor_clock|sig_prescale [14] & (\Divisor_clock|Add0~27  $ (GND))) # (!\Divisor_clock|sig_prescale [14] & (!\Divisor_clock|Add0~27  & VCC))
// \Divisor_clock|Add0~29  = CARRY((\Divisor_clock|sig_prescale [14] & !\Divisor_clock|Add0~27 ))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [14]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~27 ),
	.combout(\Divisor_clock|Add0~28_combout ),
	.cout(\Divisor_clock|Add0~29 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~28 .lut_mask = 16'hC30C;
defparam \Divisor_clock|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneive_lcell_comb \Divisor_clock|Add0~30 (
// Equation(s):
// \Divisor_clock|Add0~30_combout  = (\Divisor_clock|sig_prescale [15] & (!\Divisor_clock|Add0~29 )) # (!\Divisor_clock|sig_prescale [15] & ((\Divisor_clock|Add0~29 ) # (GND)))
// \Divisor_clock|Add0~31  = CARRY((!\Divisor_clock|Add0~29 ) # (!\Divisor_clock|sig_prescale [15]))

	.dataa(\Divisor_clock|sig_prescale [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~29 ),
	.combout(\Divisor_clock|Add0~30_combout ),
	.cout(\Divisor_clock|Add0~31 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~30 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneive_lcell_comb \Divisor_clock|Add0~32 (
// Equation(s):
// \Divisor_clock|Add0~32_combout  = (\Divisor_clock|sig_prescale [16] & (\Divisor_clock|Add0~31  $ (GND))) # (!\Divisor_clock|sig_prescale [16] & (!\Divisor_clock|Add0~31  & VCC))
// \Divisor_clock|Add0~33  = CARRY((\Divisor_clock|sig_prescale [16] & !\Divisor_clock|Add0~31 ))

	.dataa(\Divisor_clock|sig_prescale [16]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~31 ),
	.combout(\Divisor_clock|Add0~32_combout ),
	.cout(\Divisor_clock|Add0~33 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~32 .lut_mask = 16'hA50A;
defparam \Divisor_clock|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N10
cycloneive_lcell_comb \Divisor_clock|Add0~34 (
// Equation(s):
// \Divisor_clock|Add0~34_combout  = (\Divisor_clock|sig_prescale [17] & (!\Divisor_clock|Add0~33 )) # (!\Divisor_clock|sig_prescale [17] & ((\Divisor_clock|Add0~33 ) # (GND)))
// \Divisor_clock|Add0~35  = CARRY((!\Divisor_clock|Add0~33 ) # (!\Divisor_clock|sig_prescale [17]))

	.dataa(\Divisor_clock|sig_prescale [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~33 ),
	.combout(\Divisor_clock|Add0~34_combout ),
	.cout(\Divisor_clock|Add0~35 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~34 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneive_lcell_comb \Divisor_clock|Add0~36 (
// Equation(s):
// \Divisor_clock|Add0~36_combout  = (\Divisor_clock|sig_prescale [18] & (\Divisor_clock|Add0~35  $ (GND))) # (!\Divisor_clock|sig_prescale [18] & (!\Divisor_clock|Add0~35  & VCC))
// \Divisor_clock|Add0~37  = CARRY((\Divisor_clock|sig_prescale [18] & !\Divisor_clock|Add0~35 ))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~35 ),
	.combout(\Divisor_clock|Add0~36_combout ),
	.cout(\Divisor_clock|Add0~37 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~36 .lut_mask = 16'hC30C;
defparam \Divisor_clock|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneive_lcell_comb \Divisor_clock|Add0~38 (
// Equation(s):
// \Divisor_clock|Add0~38_combout  = (\Divisor_clock|sig_prescale [19] & (!\Divisor_clock|Add0~37 )) # (!\Divisor_clock|sig_prescale [19] & ((\Divisor_clock|Add0~37 ) # (GND)))
// \Divisor_clock|Add0~39  = CARRY((!\Divisor_clock|Add0~37 ) # (!\Divisor_clock|sig_prescale [19]))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~37 ),
	.combout(\Divisor_clock|Add0~38_combout ),
	.cout(\Divisor_clock|Add0~39 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~38 .lut_mask = 16'h3C3F;
defparam \Divisor_clock|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneive_lcell_comb \Divisor_clock|Add0~40 (
// Equation(s):
// \Divisor_clock|Add0~40_combout  = (\Divisor_clock|sig_prescale [20] & (\Divisor_clock|Add0~39  $ (GND))) # (!\Divisor_clock|sig_prescale [20] & (!\Divisor_clock|Add0~39  & VCC))
// \Divisor_clock|Add0~41  = CARRY((\Divisor_clock|sig_prescale [20] & !\Divisor_clock|Add0~39 ))

	.dataa(gnd),
	.datab(\Divisor_clock|sig_prescale [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~39 ),
	.combout(\Divisor_clock|Add0~40_combout ),
	.cout(\Divisor_clock|Add0~41 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~40 .lut_mask = 16'hC30C;
defparam \Divisor_clock|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneive_lcell_comb \Divisor_clock|Add0~42 (
// Equation(s):
// \Divisor_clock|Add0~42_combout  = (\Divisor_clock|sig_prescale [21] & (!\Divisor_clock|Add0~41 )) # (!\Divisor_clock|sig_prescale [21] & ((\Divisor_clock|Add0~41 ) # (GND)))
// \Divisor_clock|Add0~43  = CARRY((!\Divisor_clock|Add0~41 ) # (!\Divisor_clock|sig_prescale [21]))

	.dataa(\Divisor_clock|sig_prescale [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~41 ),
	.combout(\Divisor_clock|Add0~42_combout ),
	.cout(\Divisor_clock|Add0~43 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~42 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneive_lcell_comb \Divisor_clock|Add0~44 (
// Equation(s):
// \Divisor_clock|Add0~44_combout  = (\Divisor_clock|sig_prescale [22] & (\Divisor_clock|Add0~43  $ (GND))) # (!\Divisor_clock|sig_prescale [22] & (!\Divisor_clock|Add0~43  & VCC))
// \Divisor_clock|Add0~45  = CARRY((\Divisor_clock|sig_prescale [22] & !\Divisor_clock|Add0~43 ))

	.dataa(\Divisor_clock|sig_prescale [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~43 ),
	.combout(\Divisor_clock|Add0~44_combout ),
	.cout(\Divisor_clock|Add0~45 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~44 .lut_mask = 16'hA50A;
defparam \Divisor_clock|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneive_lcell_comb \Divisor_clock|Add0~46 (
// Equation(s):
// \Divisor_clock|Add0~46_combout  = (\Divisor_clock|sig_prescale [23] & (!\Divisor_clock|Add0~45 )) # (!\Divisor_clock|sig_prescale [23] & ((\Divisor_clock|Add0~45 ) # (GND)))
// \Divisor_clock|Add0~47  = CARRY((!\Divisor_clock|Add0~45 ) # (!\Divisor_clock|sig_prescale [23]))

	.dataa(\Divisor_clock|sig_prescale [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Divisor_clock|Add0~45 ),
	.combout(\Divisor_clock|Add0~46_combout ),
	.cout(\Divisor_clock|Add0~47 ));
// synopsys translate_off
defparam \Divisor_clock|Add0~46 .lut_mask = 16'h5A5F;
defparam \Divisor_clock|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneive_lcell_comb \Divisor_clock|Add0~48 (
// Equation(s):
// \Divisor_clock|Add0~48_combout  = \Divisor_clock|Add0~47  $ (!\Divisor_clock|sig_prescale [24])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Divisor_clock|sig_prescale [24]),
	.cin(\Divisor_clock|Add0~47 ),
	.combout(\Divisor_clock|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Add0~48 .lut_mask = 16'hF00F;
defparam \Divisor_clock|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N10
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~0 (
// Equation(s):
// \Unidade_Controle|somador|Add0~0_combout  = (\Unidade_Controle|reg_ir|IR_out [0] & (\Unidade_Controle|count_PC|contador [0] $ (VCC))) # (!\Unidade_Controle|reg_ir|IR_out [0] & (\Unidade_Controle|count_PC|contador [0] & VCC))
// \Unidade_Controle|somador|Add0~1  = CARRY((\Unidade_Controle|reg_ir|IR_out [0] & \Unidade_Controle|count_PC|contador [0]))

	.dataa(\Unidade_Controle|reg_ir|IR_out [0]),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~0_combout ),
	.cout(\Unidade_Controle|somador|Add0~1 ));
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~0 .lut_mask = 16'h6688;
defparam \Unidade_Controle|somador|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N14
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~6 (
// Equation(s):
// \Unidade_Controle|somador|Add0~6_combout  = ((\Unidade_Controle|reg_ir|IR_out [2] $ (\Unidade_Controle|count_PC|contador [2] $ (!\Unidade_Controle|somador|Add0~4 )))) # (GND)
// \Unidade_Controle|somador|Add0~7  = CARRY((\Unidade_Controle|reg_ir|IR_out [2] & ((\Unidade_Controle|count_PC|contador [2]) # (!\Unidade_Controle|somador|Add0~4 ))) # (!\Unidade_Controle|reg_ir|IR_out [2] & (\Unidade_Controle|count_PC|contador [2] & 
// !\Unidade_Controle|somador|Add0~4 )))

	.dataa(\Unidade_Controle|reg_ir|IR_out [2]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|somador|Add0~4 ),
	.combout(\Unidade_Controle|somador|Add0~6_combout ),
	.cout(\Unidade_Controle|somador|Add0~7 ));
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~6 .lut_mask = 16'h698E;
defparam \Unidade_Controle|somador|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N18
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~12 (
// Equation(s):
// \Unidade_Controle|somador|Add0~12_combout  = ((\Unidade_Controle|reg_ir|IR_out [4] $ (\Unidade_Controle|count_PC|contador [4] $ (!\Unidade_Controle|somador|Add0~10 )))) # (GND)
// \Unidade_Controle|somador|Add0~13  = CARRY((\Unidade_Controle|reg_ir|IR_out [4] & ((\Unidade_Controle|count_PC|contador [4]) # (!\Unidade_Controle|somador|Add0~10 ))) # (!\Unidade_Controle|reg_ir|IR_out [4] & (\Unidade_Controle|count_PC|contador [4] & 
// !\Unidade_Controle|somador|Add0~10 )))

	.dataa(\Unidade_Controle|reg_ir|IR_out [4]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|somador|Add0~10 ),
	.combout(\Unidade_Controle|somador|Add0~12_combout ),
	.cout(\Unidade_Controle|somador|Add0~13 ));
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~12 .lut_mask = 16'h698E;
defparam \Unidade_Controle|somador|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N18
cycloneive_lcell_comb \Bloco_OP|OP|Add0~18 (
// Equation(s):
// \Bloco_OP|OP|Add0~18_combout  = (\Bloco_OP|OP|Add0~15_combout  & ((\Bloco_OP|RF|Rp_data [0] & (!\Bloco_OP|OP|Add0~17_cout )) # (!\Bloco_OP|RF|Rp_data [0] & ((\Bloco_OP|OP|Add0~17_cout ) # (GND))))) # (!\Bloco_OP|OP|Add0~15_combout  & 
// ((\Bloco_OP|RF|Rp_data [0] & (\Bloco_OP|OP|Add0~17_cout  & VCC)) # (!\Bloco_OP|RF|Rp_data [0] & (!\Bloco_OP|OP|Add0~17_cout ))))
// \Bloco_OP|OP|Add0~19  = CARRY((\Bloco_OP|OP|Add0~15_combout  & ((!\Bloco_OP|OP|Add0~17_cout ) # (!\Bloco_OP|RF|Rp_data [0]))) # (!\Bloco_OP|OP|Add0~15_combout  & (!\Bloco_OP|RF|Rp_data [0] & !\Bloco_OP|OP|Add0~17_cout )))

	.dataa(\Bloco_OP|OP|Add0~15_combout ),
	.datab(\Bloco_OP|RF|Rp_data [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~17_cout ),
	.combout(\Bloco_OP|OP|Add0~18_combout ),
	.cout(\Bloco_OP|OP|Add0~19 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~18 .lut_mask = 16'h692B;
defparam \Bloco_OP|OP|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneive_lcell_comb \Bloco_OP|OP|Add0~24 (
// Equation(s):
// \Bloco_OP|OP|Add0~24_combout  = ((\Bloco_OP|OP|Add0~12_combout  $ (\Bloco_OP|RF|Rp_data [3] $ (\Bloco_OP|OP|Add0~23 )))) # (GND)
// \Bloco_OP|OP|Add0~25  = CARRY((\Bloco_OP|OP|Add0~12_combout  & (\Bloco_OP|RF|Rp_data [3] & !\Bloco_OP|OP|Add0~23 )) # (!\Bloco_OP|OP|Add0~12_combout  & ((\Bloco_OP|RF|Rp_data [3]) # (!\Bloco_OP|OP|Add0~23 ))))

	.dataa(\Bloco_OP|OP|Add0~12_combout ),
	.datab(\Bloco_OP|RF|Rp_data [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~23 ),
	.combout(\Bloco_OP|OP|Add0~24_combout ),
	.cout(\Bloco_OP|OP|Add0~25 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~24 .lut_mask = 16'h964D;
defparam \Bloco_OP|OP|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N26
cycloneive_lcell_comb \Bloco_OP|OP|Add0~26 (
// Equation(s):
// \Bloco_OP|OP|Add0~26_combout  = (\Bloco_OP|RF|Rp_data [4] & ((\Bloco_OP|OP|Add0~11_combout  & (!\Bloco_OP|OP|Add0~25 )) # (!\Bloco_OP|OP|Add0~11_combout  & (\Bloco_OP|OP|Add0~25  & VCC)))) # (!\Bloco_OP|RF|Rp_data [4] & ((\Bloco_OP|OP|Add0~11_combout  & 
// ((\Bloco_OP|OP|Add0~25 ) # (GND))) # (!\Bloco_OP|OP|Add0~11_combout  & (!\Bloco_OP|OP|Add0~25 ))))
// \Bloco_OP|OP|Add0~27  = CARRY((\Bloco_OP|RF|Rp_data [4] & (\Bloco_OP|OP|Add0~11_combout  & !\Bloco_OP|OP|Add0~25 )) # (!\Bloco_OP|RF|Rp_data [4] & ((\Bloco_OP|OP|Add0~11_combout ) # (!\Bloco_OP|OP|Add0~25 ))))

	.dataa(\Bloco_OP|RF|Rp_data [4]),
	.datab(\Bloco_OP|OP|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~25 ),
	.combout(\Bloco_OP|OP|Add0~26_combout ),
	.cout(\Bloco_OP|OP|Add0~27 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~26 .lut_mask = 16'h694D;
defparam \Bloco_OP|OP|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N28
cycloneive_lcell_comb \Bloco_OP|OP|Add0~28 (
// Equation(s):
// \Bloco_OP|OP|Add0~28_combout  = ((\Bloco_OP|RF|Rp_data [5] $ (\Bloco_OP|OP|Add0~10_combout  $ (\Bloco_OP|OP|Add0~27 )))) # (GND)
// \Bloco_OP|OP|Add0~29  = CARRY((\Bloco_OP|RF|Rp_data [5] & ((!\Bloco_OP|OP|Add0~27 ) # (!\Bloco_OP|OP|Add0~10_combout ))) # (!\Bloco_OP|RF|Rp_data [5] & (!\Bloco_OP|OP|Add0~10_combout  & !\Bloco_OP|OP|Add0~27 )))

	.dataa(\Bloco_OP|RF|Rp_data [5]),
	.datab(\Bloco_OP|OP|Add0~10_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~27 ),
	.combout(\Bloco_OP|OP|Add0~28_combout ),
	.cout(\Bloco_OP|OP|Add0~29 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~28 .lut_mask = 16'h962B;
defparam \Bloco_OP|OP|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N30
cycloneive_lcell_comb \Bloco_OP|OP|Add0~30 (
// Equation(s):
// \Bloco_OP|OP|Add0~30_combout  = (\Bloco_OP|RF|Rp_data [6] & ((\Bloco_OP|OP|Add0~9_combout  & (!\Bloco_OP|OP|Add0~29 )) # (!\Bloco_OP|OP|Add0~9_combout  & (\Bloco_OP|OP|Add0~29  & VCC)))) # (!\Bloco_OP|RF|Rp_data [6] & ((\Bloco_OP|OP|Add0~9_combout  & 
// ((\Bloco_OP|OP|Add0~29 ) # (GND))) # (!\Bloco_OP|OP|Add0~9_combout  & (!\Bloco_OP|OP|Add0~29 ))))
// \Bloco_OP|OP|Add0~31  = CARRY((\Bloco_OP|RF|Rp_data [6] & (\Bloco_OP|OP|Add0~9_combout  & !\Bloco_OP|OP|Add0~29 )) # (!\Bloco_OP|RF|Rp_data [6] & ((\Bloco_OP|OP|Add0~9_combout ) # (!\Bloco_OP|OP|Add0~29 ))))

	.dataa(\Bloco_OP|RF|Rp_data [6]),
	.datab(\Bloco_OP|OP|Add0~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~29 ),
	.combout(\Bloco_OP|OP|Add0~30_combout ),
	.cout(\Bloco_OP|OP|Add0~31 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~30 .lut_mask = 16'h694D;
defparam \Bloco_OP|OP|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N2
cycloneive_lcell_comb \Bloco_OP|OP|Add0~34 (
// Equation(s):
// \Bloco_OP|OP|Add0~34_combout  = (\Bloco_OP|OP|Add0~7_combout  & ((\Bloco_OP|RF|Rp_data [8] & (!\Bloco_OP|OP|Add0~33 )) # (!\Bloco_OP|RF|Rp_data [8] & ((\Bloco_OP|OP|Add0~33 ) # (GND))))) # (!\Bloco_OP|OP|Add0~7_combout  & ((\Bloco_OP|RF|Rp_data [8] & 
// (\Bloco_OP|OP|Add0~33  & VCC)) # (!\Bloco_OP|RF|Rp_data [8] & (!\Bloco_OP|OP|Add0~33 ))))
// \Bloco_OP|OP|Add0~35  = CARRY((\Bloco_OP|OP|Add0~7_combout  & ((!\Bloco_OP|OP|Add0~33 ) # (!\Bloco_OP|RF|Rp_data [8]))) # (!\Bloco_OP|OP|Add0~7_combout  & (!\Bloco_OP|RF|Rp_data [8] & !\Bloco_OP|OP|Add0~33 )))

	.dataa(\Bloco_OP|OP|Add0~7_combout ),
	.datab(\Bloco_OP|RF|Rp_data [8]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~33 ),
	.combout(\Bloco_OP|OP|Add0~34_combout ),
	.cout(\Bloco_OP|OP|Add0~35 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~34 .lut_mask = 16'h692B;
defparam \Bloco_OP|OP|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneive_lcell_comb \Bloco_OP|OP|Add0~36 (
// Equation(s):
// \Bloco_OP|OP|Add0~36_combout  = ((\Bloco_OP|RF|Rp_data [9] $ (\Bloco_OP|OP|Add0~6_combout  $ (\Bloco_OP|OP|Add0~35 )))) # (GND)
// \Bloco_OP|OP|Add0~37  = CARRY((\Bloco_OP|RF|Rp_data [9] & ((!\Bloco_OP|OP|Add0~35 ) # (!\Bloco_OP|OP|Add0~6_combout ))) # (!\Bloco_OP|RF|Rp_data [9] & (!\Bloco_OP|OP|Add0~6_combout  & !\Bloco_OP|OP|Add0~35 )))

	.dataa(\Bloco_OP|RF|Rp_data [9]),
	.datab(\Bloco_OP|OP|Add0~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~35 ),
	.combout(\Bloco_OP|OP|Add0~36_combout ),
	.cout(\Bloco_OP|OP|Add0~37 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~36 .lut_mask = 16'h962B;
defparam \Bloco_OP|OP|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneive_lcell_comb \Bloco_OP|OP|Add0~46 (
// Equation(s):
// \Bloco_OP|OP|Add0~46_combout  = (\Bloco_OP|RF|Rp_data [14] & ((\Bloco_OP|OP|Add0~1_combout  & (!\Bloco_OP|OP|Add0~45 )) # (!\Bloco_OP|OP|Add0~1_combout  & (\Bloco_OP|OP|Add0~45  & VCC)))) # (!\Bloco_OP|RF|Rp_data [14] & ((\Bloco_OP|OP|Add0~1_combout  & 
// ((\Bloco_OP|OP|Add0~45 ) # (GND))) # (!\Bloco_OP|OP|Add0~1_combout  & (!\Bloco_OP|OP|Add0~45 ))))
// \Bloco_OP|OP|Add0~47  = CARRY((\Bloco_OP|RF|Rp_data [14] & (\Bloco_OP|OP|Add0~1_combout  & !\Bloco_OP|OP|Add0~45 )) # (!\Bloco_OP|RF|Rp_data [14] & ((\Bloco_OP|OP|Add0~1_combout ) # (!\Bloco_OP|OP|Add0~45 ))))

	.dataa(\Bloco_OP|RF|Rp_data [14]),
	.datab(\Bloco_OP|OP|Add0~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~45 ),
	.combout(\Bloco_OP|OP|Add0~46_combout ),
	.cout(\Bloco_OP|OP|Add0~47 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~46 .lut_mask = 16'h694D;
defparam \Bloco_OP|OP|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M9K_X33_Y19_N0
cycloneive_ram_block \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\Unidade_Controle|FSM_c|D_wr~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.clk1(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.ena0(\Unidade_Controle|FSM_c|D_wr~q ),
	.ena1(\Unidade_Controle|FSM_c|D_rd~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\Bloco_OP|RF|Rp_data [15],\Bloco_OP|RF|Rp_data [14],\Bloco_OP|RF|Rp_data [13],\Bloco_OP|RF|Rp_data [12],\Bloco_OP|RF|Rp_data [11],\Bloco_OP|RF|Rp_data [10],\Bloco_OP|RF|Rp_data [9],\Bloco_OP|RF|Rp_data [8],\Bloco_OP|RF|Rp_data [7],
\Bloco_OP|RF|Rp_data [6],\Bloco_OP|RF|Rp_data [5],\Bloco_OP|RF|Rp_data [4],\Bloco_OP|RF|Rp_data [3],\Bloco_OP|RF|Rp_data [2],\Bloco_OP|RF|Rp_data [1],\Bloco_OP|RF|Rp_data [0]}),
	.portaaddr({\Unidade_Controle|FSM_c|D_addr [7],\Unidade_Controle|FSM_c|D_addr [6],\Unidade_Controle|FSM_c|D_addr [5],\Unidade_Controle|FSM_c|D_addr [4],\Unidade_Controle|FSM_c|D_addr [3],\Unidade_Controle|FSM_c|D_addr [2],\Unidade_Controle|FSM_c|D_addr [1],\Unidade_Controle|FSM_c|D_addr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .init_file = "db/processador_demonstracao.ram0_data_d_c8e23a99.hdl.mif";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "data_d:Memoria_Dados|altsyncram:mem_rtl_0|altsyncram_c5k1:auto_generated|ALTSYNCRAM";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 255;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 256;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .mem_init4 = 1024'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .mem_init3 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .mem_init2 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003000000004000000009000000006000000005000000003000000001000000004000000002000000001000000009000000001000000008000000003000000006000000005000000003000000001000000008000000007000000005;
// synopsys translate_on

// Location: FF_X25_Y14_N27
dffeas \Divisor_clock|sig_prescale[24] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~0_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [24]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[24] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N7
dffeas \Divisor_clock|sig_prescale[22] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~1_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [22]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[22] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N5
dffeas \Divisor_clock|sig_prescale[0] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~2_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[0] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N23
dffeas \Divisor_clock|sig_prescale[23] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~46_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [23]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[23] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N12
cycloneive_lcell_comb \Divisor_clock|Equal0~0 (
// Equation(s):
// \Divisor_clock|Equal0~0_combout  = (\Divisor_clock|sig_prescale [22] & (!\Divisor_clock|sig_prescale [23] & (\Divisor_clock|sig_prescale [24] & !\Divisor_clock|sig_prescale [0])))

	.dataa(\Divisor_clock|sig_prescale [22]),
	.datab(\Divisor_clock|sig_prescale [23]),
	.datac(\Divisor_clock|sig_prescale [24]),
	.datad(\Divisor_clock|sig_prescale [0]),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~0 .lut_mask = 16'h0020;
defparam \Divisor_clock|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N27
dffeas \Divisor_clock|sig_prescale[21] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~3_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [21]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[21] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N19
dffeas \Divisor_clock|sig_prescale[20] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~4_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [20]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[20] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N11
dffeas \Divisor_clock|sig_prescale[19] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~5_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [19]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[19] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N29
dffeas \Divisor_clock|sig_prescale[18] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~6_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [18]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[18] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N8
cycloneive_lcell_comb \Divisor_clock|Equal0~1 (
// Equation(s):
// \Divisor_clock|Equal0~1_combout  = (\Divisor_clock|sig_prescale [19] & (\Divisor_clock|sig_prescale [20] & (\Divisor_clock|sig_prescale [18] & \Divisor_clock|sig_prescale [21])))

	.dataa(\Divisor_clock|sig_prescale [19]),
	.datab(\Divisor_clock|sig_prescale [20]),
	.datac(\Divisor_clock|sig_prescale [18]),
	.datad(\Divisor_clock|sig_prescale [21]),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~1 .lut_mask = 16'h8000;
defparam \Divisor_clock|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y14_N31
dffeas \Divisor_clock|sig_prescale[16] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~7_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [16]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[16] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N1
dffeas \Divisor_clock|sig_prescale[14] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~8_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[14] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N11
dffeas \Divisor_clock|sig_prescale[17] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~34_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [17]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[17] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y14_N7
dffeas \Divisor_clock|sig_prescale[15] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~30_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[15] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N30
cycloneive_lcell_comb \Divisor_clock|Equal0~2 (
// Equation(s):
// \Divisor_clock|Equal0~2_combout  = (!\Divisor_clock|sig_prescale [17] & (\Divisor_clock|sig_prescale [14] & (!\Divisor_clock|sig_prescale [15] & \Divisor_clock|sig_prescale [16])))

	.dataa(\Divisor_clock|sig_prescale [17]),
	.datab(\Divisor_clock|sig_prescale [14]),
	.datac(\Divisor_clock|sig_prescale [15]),
	.datad(\Divisor_clock|sig_prescale [16]),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~2 .lut_mask = 16'h0400;
defparam \Divisor_clock|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y14_N5
dffeas \Divisor_clock|sig_prescale[13] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~9_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[13] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y14_N21
dffeas \Divisor_clock|sig_prescale[12] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~10_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[12] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N3
dffeas \Divisor_clock|sig_prescale[11] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~11_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[11] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N29
dffeas \Divisor_clock|sig_prescale[10] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~20_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[10] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N22
cycloneive_lcell_comb \Divisor_clock|Equal0~3 (
// Equation(s):
// \Divisor_clock|Equal0~3_combout  = (\Divisor_clock|sig_prescale [13] & (\Divisor_clock|sig_prescale [12] & (!\Divisor_clock|sig_prescale [10] & \Divisor_clock|sig_prescale [11])))

	.dataa(\Divisor_clock|sig_prescale [13]),
	.datab(\Divisor_clock|sig_prescale [12]),
	.datac(\Divisor_clock|sig_prescale [10]),
	.datad(\Divisor_clock|sig_prescale [11]),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~3 .lut_mask = 16'h0800;
defparam \Divisor_clock|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N28
cycloneive_lcell_comb \Divisor_clock|Equal0~4 (
// Equation(s):
// \Divisor_clock|Equal0~4_combout  = (\Divisor_clock|Equal0~2_combout  & (\Divisor_clock|Equal0~1_combout  & (\Divisor_clock|Equal0~3_combout  & \Divisor_clock|Equal0~0_combout )))

	.dataa(\Divisor_clock|Equal0~2_combout ),
	.datab(\Divisor_clock|Equal0~1_combout ),
	.datac(\Divisor_clock|Equal0~3_combout ),
	.datad(\Divisor_clock|Equal0~0_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~4 .lut_mask = 16'h8000;
defparam \Divisor_clock|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N1
dffeas \Divisor_clock|sig_prescale[6] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_prescale~12_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[6] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N27
dffeas \Divisor_clock|sig_prescale[9] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~18_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[9] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N25
dffeas \Divisor_clock|sig_prescale[8] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~16_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[8] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N23
dffeas \Divisor_clock|sig_prescale[7] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~14_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[7] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N6
cycloneive_lcell_comb \Divisor_clock|Equal0~5 (
// Equation(s):
// \Divisor_clock|Equal0~5_combout  = (!\Divisor_clock|sig_prescale [9] & (!\Divisor_clock|sig_prescale [8] & (!\Divisor_clock|sig_prescale [7] & \Divisor_clock|sig_prescale [6])))

	.dataa(\Divisor_clock|sig_prescale [9]),
	.datab(\Divisor_clock|sig_prescale [8]),
	.datac(\Divisor_clock|sig_prescale [7]),
	.datad(\Divisor_clock|sig_prescale [6]),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~5 .lut_mask = 16'h0100;
defparam \Divisor_clock|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N19
dffeas \Divisor_clock|sig_prescale[5] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~10_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[5] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N17
dffeas \Divisor_clock|sig_prescale[4] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~8_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[4] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N15
dffeas \Divisor_clock|sig_prescale[3] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~6_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[3] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y15_N13
dffeas \Divisor_clock|sig_prescale[2] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~4_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[2] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y15_N8
cycloneive_lcell_comb \Divisor_clock|Equal0~6 (
// Equation(s):
// \Divisor_clock|Equal0~6_combout  = (!\Divisor_clock|sig_prescale [3] & (!\Divisor_clock|sig_prescale [5] & (!\Divisor_clock|sig_prescale [4] & !\Divisor_clock|sig_prescale [2])))

	.dataa(\Divisor_clock|sig_prescale [3]),
	.datab(\Divisor_clock|sig_prescale [5]),
	.datac(\Divisor_clock|sig_prescale [4]),
	.datad(\Divisor_clock|sig_prescale [2]),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~6 .lut_mask = 16'h0001;
defparam \Divisor_clock|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y15_N11
dffeas \Divisor_clock|sig_prescale[1] (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|Add0~2_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_prescale [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_prescale[1] .is_wysiwyg = "true";
defparam \Divisor_clock|sig_prescale[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N16
cycloneive_lcell_comb \Divisor_clock|Equal0~7 (
// Equation(s):
// \Divisor_clock|Equal0~7_combout  = (!\Divisor_clock|sig_prescale [1] & (\Divisor_clock|Equal0~5_combout  & (\Divisor_clock|Equal0~6_combout  & \Divisor_clock|Equal0~4_combout )))

	.dataa(\Divisor_clock|sig_prescale [1]),
	.datab(\Divisor_clock|Equal0~5_combout ),
	.datac(\Divisor_clock|Equal0~6_combout ),
	.datad(\Divisor_clock|Equal0~4_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|Equal0~7 .lut_mask = 16'h4000;
defparam \Divisor_clock|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N14
cycloneive_lcell_comb \Divisor_clock|sig_clk~0 (
// Equation(s):
// \Divisor_clock|sig_clk~0_combout  = \Divisor_clock|sig_clk~q  $ (\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(\Divisor_clock|sig_clk~q ),
	.datac(gnd),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_clk~0_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_clk~0 .lut_mask = 16'h33CC;
defparam \Divisor_clock|sig_clk~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N14
cycloneive_lcell_comb \Memoria_Instruncao|Mux13~1 (
// Equation(s):
// \Memoria_Instruncao|Mux13~1_combout  = (!\Unidade_Controle|count_PC|contador [6] & !\Unidade_Controle|count_PC|contador [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [6]),
	.datad(\Unidade_Controle|count_PC|contador [4]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux13~1 .lut_mask = 16'h000F;
defparam \Memoria_Instruncao|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N26
cycloneive_lcell_comb \Divisor_clock|sig_prescale~0 (
// Equation(s):
// \Divisor_clock|sig_prescale~0_combout  = (!\Divisor_clock|Equal0~7_combout  & \Divisor_clock|Add0~48_combout )

	.dataa(gnd),
	.datab(\Divisor_clock|Equal0~7_combout ),
	.datac(gnd),
	.datad(\Divisor_clock|Add0~48_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~0_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~0 .lut_mask = 16'h3300;
defparam \Divisor_clock|sig_prescale~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N6
cycloneive_lcell_comb \Divisor_clock|sig_prescale~1 (
// Equation(s):
// \Divisor_clock|sig_prescale~1_combout  = (!\Divisor_clock|Equal0~7_combout  & \Divisor_clock|Add0~44_combout )

	.dataa(gnd),
	.datab(\Divisor_clock|Equal0~7_combout ),
	.datac(gnd),
	.datad(\Divisor_clock|Add0~44_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~1_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~1 .lut_mask = 16'h3300;
defparam \Divisor_clock|sig_prescale~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N4
cycloneive_lcell_comb \Divisor_clock|sig_prescale~2 (
// Equation(s):
// \Divisor_clock|sig_prescale~2_combout  = (\Divisor_clock|Add0~0_combout  & !\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Divisor_clock|Add0~0_combout ),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~2_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~2 .lut_mask = 16'h00F0;
defparam \Divisor_clock|sig_prescale~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneive_lcell_comb \Divisor_clock|sig_prescale~3 (
// Equation(s):
// \Divisor_clock|sig_prescale~3_combout  = (!\Divisor_clock|Equal0~7_combout  & \Divisor_clock|Add0~42_combout )

	.dataa(\Divisor_clock|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Divisor_clock|Add0~42_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~3_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~3 .lut_mask = 16'h5500;
defparam \Divisor_clock|sig_prescale~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N18
cycloneive_lcell_comb \Divisor_clock|sig_prescale~4 (
// Equation(s):
// \Divisor_clock|sig_prescale~4_combout  = (\Divisor_clock|Add0~40_combout  & !\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Divisor_clock|Add0~40_combout ),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~4_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~4 .lut_mask = 16'h00F0;
defparam \Divisor_clock|sig_prescale~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N10
cycloneive_lcell_comb \Divisor_clock|sig_prescale~5 (
// Equation(s):
// \Divisor_clock|sig_prescale~5_combout  = (!\Divisor_clock|Equal0~7_combout  & \Divisor_clock|Add0~38_combout )

	.dataa(gnd),
	.datab(\Divisor_clock|Equal0~7_combout ),
	.datac(gnd),
	.datad(\Divisor_clock|Add0~38_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~5_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~5 .lut_mask = 16'h3300;
defparam \Divisor_clock|sig_prescale~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneive_lcell_comb \Divisor_clock|sig_prescale~6 (
// Equation(s):
// \Divisor_clock|sig_prescale~6_combout  = (!\Divisor_clock|Equal0~7_combout  & \Divisor_clock|Add0~36_combout )

	.dataa(\Divisor_clock|Equal0~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Divisor_clock|Add0~36_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~6_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~6 .lut_mask = 16'h5500;
defparam \Divisor_clock|sig_prescale~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N30
cycloneive_lcell_comb \Divisor_clock|sig_prescale~7 (
// Equation(s):
// \Divisor_clock|sig_prescale~7_combout  = (\Divisor_clock|Add0~32_combout  & !\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Divisor_clock|Add0~32_combout ),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~7_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~7 .lut_mask = 16'h00F0;
defparam \Divisor_clock|sig_prescale~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N0
cycloneive_lcell_comb \Divisor_clock|sig_prescale~8 (
// Equation(s):
// \Divisor_clock|sig_prescale~8_combout  = (\Divisor_clock|Add0~28_combout  & !\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Divisor_clock|Add0~28_combout ),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~8_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~8 .lut_mask = 16'h00F0;
defparam \Divisor_clock|sig_prescale~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N4
cycloneive_lcell_comb \Divisor_clock|sig_prescale~9 (
// Equation(s):
// \Divisor_clock|sig_prescale~9_combout  = (!\Divisor_clock|Equal0~7_combout  & \Divisor_clock|Add0~26_combout )

	.dataa(gnd),
	.datab(\Divisor_clock|Equal0~7_combout ),
	.datac(gnd),
	.datad(\Divisor_clock|Add0~26_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~9_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~9 .lut_mask = 16'h3300;
defparam \Divisor_clock|sig_prescale~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N20
cycloneive_lcell_comb \Divisor_clock|sig_prescale~10 (
// Equation(s):
// \Divisor_clock|sig_prescale~10_combout  = (\Divisor_clock|Add0~24_combout  & !\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Divisor_clock|Add0~24_combout ),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~10_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~10 .lut_mask = 16'h00F0;
defparam \Divisor_clock|sig_prescale~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N2
cycloneive_lcell_comb \Divisor_clock|sig_prescale~11 (
// Equation(s):
// \Divisor_clock|sig_prescale~11_combout  = (\Divisor_clock|Add0~22_combout  & !\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Divisor_clock|Add0~22_combout ),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~11_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~11 .lut_mask = 16'h00F0;
defparam \Divisor_clock|sig_prescale~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneive_lcell_comb \Divisor_clock|sig_prescale~12 (
// Equation(s):
// \Divisor_clock|sig_prescale~12_combout  = (\Divisor_clock|Add0~12_combout  & !\Divisor_clock|Equal0~7_combout )

	.dataa(gnd),
	.datab(\Divisor_clock|Add0~12_combout ),
	.datac(gnd),
	.datad(\Divisor_clock|Equal0~7_combout ),
	.cin(gnd),
	.combout(\Divisor_clock|sig_prescale~12_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_prescale~12 .lut_mask = 16'h00CC;
defparam \Divisor_clock|sig_prescale~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N14
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~2 (
// Equation(s):
// \Unidade_Controle|somador|Add0~2_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & (\Unidade_Controle|count_PC|contador [0])) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~0_combout )))

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(\Unidade_Controle|somador|Add0~0_combout ),
	.datad(\Unidade_Controle|FSM_c|PC_inc~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~2 .lut_mask = 16'hCCF0;
defparam \Unidade_Controle|somador|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N2
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~8 (
// Equation(s):
// \Unidade_Controle|somador|Add0~8_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & (\Unidade_Controle|count_PC|contador [2])) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~6_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(gnd),
	.datac(\Unidade_Controle|somador|Add0~6_combout ),
	.datad(\Unidade_Controle|FSM_c|PC_inc~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~8 .lut_mask = 16'hAAF0;
defparam \Unidade_Controle|somador|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N6
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~20 (
// Equation(s):
// \Unidade_Controle|somador|Add0~20_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & (\Unidade_Controle|count_PC|contador [4])) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~12_combout )))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [4]),
	.datad(\Unidade_Controle|somador|Add0~12_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~20 .lut_mask = 16'hF5A0;
defparam \Unidade_Controle|somador|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N20
cycloneive_lcell_comb \Bloco_OP|Porta_nor|o~0 (
// Equation(s):
// \Bloco_OP|Porta_nor|o~0_combout  = (\Bloco_OP|RF|Rp_data [13]) # ((\Bloco_OP|RF|Rp_data [15]) # ((\Bloco_OP|RF|Rp_data [14]) # (\Bloco_OP|RF|Rp_data [12])))

	.dataa(\Bloco_OP|RF|Rp_data [13]),
	.datab(\Bloco_OP|RF|Rp_data [15]),
	.datac(\Bloco_OP|RF|Rp_data [14]),
	.datad(\Bloco_OP|RF|Rp_data [12]),
	.cin(gnd),
	.combout(\Bloco_OP|Porta_nor|o~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|Porta_nor|o~0 .lut_mask = 16'hFFFE;
defparam \Bloco_OP|Porta_nor|o~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N31
dffeas \Bloco_OP|RF|reg~116 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|m|mo [15]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~116_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~116 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~116 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N5
dffeas \Bloco_OP|RF|reg~180 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~180feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~180_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~180 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~180 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N5
dffeas \Bloco_OP|RF|reg~196 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~196feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~196_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~196 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~196 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N21
dffeas \Bloco_OP|RF|reg~148 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~148feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~148_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~148 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~148 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y19_N29
dffeas \Bloco_OP|RF|reg~195 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~195feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~195_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~195 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~195 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N23
dffeas \Bloco_OP|RF|reg~51 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~51feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~51 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N3
dffeas \Bloco_OP|RF|reg~67 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~67feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~67 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N1
dffeas \Bloco_OP|RF|reg~259 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~259feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~259_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~259 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~259 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N3
dffeas \Bloco_OP|RF|reg~243 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~243feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~243_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~243 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~243 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N25
dffeas \Bloco_OP|RF|reg~227 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~227_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~227 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~227 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~294 (
// Equation(s):
// \Bloco_OP|RF|reg~294_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~243_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~227_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~243_q ),
	.datac(\Bloco_OP|RF|reg~227_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~294_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~294 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N17
dffeas \Bloco_OP|RF|reg~275 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~275feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~275_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~275 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~275 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~295 (
// Equation(s):
// \Bloco_OP|RF|reg~295_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~294_combout  & (\Bloco_OP|RF|reg~275_q )) # (!\Bloco_OP|RF|reg~294_combout  & ((\Bloco_OP|RF|reg~259_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~294_combout ))))

	.dataa(\Bloco_OP|RF|reg~275_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~259_q ),
	.datad(\Bloco_OP|RF|reg~294_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~295_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~295 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N25
dffeas \Bloco_OP|RF|reg~258 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~258feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~258_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~258 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~258 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N25
dffeas \Bloco_OP|RF|reg~178 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~178feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~178_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~178 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~178 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N1
dffeas \Bloco_OP|RF|reg~98 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~98 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N3
dffeas \Bloco_OP|RF|reg~210 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~210feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~210_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~210 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~210 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N27
dffeas \Bloco_OP|RF|reg~146 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~146feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~146_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~146 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~146 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N1
dffeas \Bloco_OP|RF|reg~82 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~82 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~82 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~304 (
// Equation(s):
// \Bloco_OP|RF|reg~304_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~146_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Bloco_OP|RF|reg~82_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [3]))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~146_q ),
	.datac(\Bloco_OP|RF|reg~82_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~304_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~304 .lut_mask = 16'hAAD8;
defparam \Bloco_OP|RF|reg~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N15
dffeas \Bloco_OP|RF|reg~274 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~274feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~274_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~274 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~274 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~305 (
// Equation(s):
// \Bloco_OP|RF|reg~305_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~304_combout  & ((\Bloco_OP|RF|reg~274_q ))) # (!\Bloco_OP|RF|reg~304_combout  & (\Bloco_OP|RF|reg~210_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~304_combout ))))

	.dataa(\Bloco_OP|RF|reg~210_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~274_q ),
	.datad(\Bloco_OP|RF|reg~304_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~305_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~305 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N7
dffeas \Bloco_OP|RF|reg~209 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~209feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~209_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~209 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~209 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y21_N15
dffeas \Bloco_OP|RF|reg~49 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~49feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~49 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N13
dffeas \Bloco_OP|RF|reg~33 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~33 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~33 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~311 (
// Equation(s):
// \Bloco_OP|RF|reg~311_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~49_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~33_q )))))

	.dataa(\Bloco_OP|RF|reg~49_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~33_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~311_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~311 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~311 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N21
dffeas \Bloco_OP|RF|reg~273 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~273feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~273_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~273 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~273 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y19_N27
dffeas \Bloco_OP|RF|reg~112 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~112_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~112 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~112 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N7
dffeas \Bloco_OP|RF|reg~176 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~176feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~176_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~176 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~176 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N17
dffeas \Bloco_OP|RF|reg~48 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~48 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~48 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~317 (
// Equation(s):
// \Bloco_OP|RF|reg~317_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~176_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~48_q )))))

	.dataa(\Bloco_OP|RF|reg~176_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~48_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~317_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~317 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~317 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N9
dffeas \Bloco_OP|RF|reg~240 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~240feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~240_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~240 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~240 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~318 (
// Equation(s):
// \Bloco_OP|RF|reg~318_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~317_combout  & (\Bloco_OP|RF|reg~240_q )) # (!\Bloco_OP|RF|reg~317_combout  & ((\Bloco_OP|RF|reg~112_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~317_combout ))))

	.dataa(\Bloco_OP|RF|reg~240_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~112_q ),
	.datad(\Bloco_OP|RF|reg~317_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~318_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~318 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~318 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N31
dffeas \Bloco_OP|RF|reg~175 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~175feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~175_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~175 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~175 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y20_N29
dffeas \Bloco_OP|RF|reg~191 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~191feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~191_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~191 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~191 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N31
dffeas \Bloco_OP|RF|reg~255 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~255_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~255 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~255 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N19
dffeas \Bloco_OP|RF|reg~239 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~239feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~239_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~239 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~239 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N13
dffeas \Bloco_OP|RF|reg~223 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~223_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~223 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~223 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~334 (
// Equation(s):
// \Bloco_OP|RF|reg~334_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~239_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~223_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~239_q ),
	.datac(\Bloco_OP|RF|reg~223_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~334_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~334 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~334 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N1
dffeas \Bloco_OP|RF|reg~271 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~271_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~271 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~271 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~335 (
// Equation(s):
// \Bloco_OP|RF|reg~335_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~334_combout  & (\Bloco_OP|RF|reg~271_q )) # (!\Bloco_OP|RF|reg~334_combout  & ((\Bloco_OP|RF|reg~255_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~334_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~271_q ),
	.datac(\Bloco_OP|RF|reg~255_q ),
	.datad(\Bloco_OP|RF|reg~334_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~335_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~335 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~335 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N5
dffeas \Bloco_OP|RF|reg~254 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~254feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~254_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~254 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~254 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N27
dffeas \Bloco_OP|RF|reg~174 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~174feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~174_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~174 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~174 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N13
dffeas \Bloco_OP|RF|reg~94 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~94feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~94 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N17
dffeas \Bloco_OP|RF|reg~158 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~158feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~158_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~158 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~158 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N1
dffeas \Bloco_OP|RF|reg~206 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~206feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~206_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~206 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~206 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N23
dffeas \Bloco_OP|RF|reg~189 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~189feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~189_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~189 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~189 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N29
dffeas \Bloco_OP|RF|reg~173 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~173feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~173_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~173 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~173 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N1
dffeas \Bloco_OP|RF|reg~157 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~157_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~157 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~157 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~347 (
// Equation(s):
// \Bloco_OP|RF|reg~347_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~173_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Bloco_OP|RF|reg~157_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [1]))))

	.dataa(\Bloco_OP|RF|reg~173_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~157_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~347_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~347 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~347 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N31
dffeas \Bloco_OP|RF|reg~205 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~205_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~205 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~205 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~348 (
// Equation(s):
// \Bloco_OP|RF|reg~348_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~347_combout  & ((\Bloco_OP|RF|reg~205_q ))) # (!\Bloco_OP|RF|reg~347_combout  & (\Bloco_OP|RF|reg~189_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~347_combout ))))

	.dataa(\Bloco_OP|RF|reg~189_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~205_q ),
	.datad(\Bloco_OP|RF|reg~347_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~348_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~348 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~348 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N19
dffeas \Bloco_OP|RF|reg~109 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~109feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~109_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~109 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~109 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N5
dffeas \Bloco_OP|RF|reg~125 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~125feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~125_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~125 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~125 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N27
dffeas \Bloco_OP|RF|reg~93 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~93feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~93 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~93 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~349 (
// Equation(s):
// \Bloco_OP|RF|reg~349_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~125_q ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~93_q ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~93_q ),
	.datac(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datad(\Bloco_OP|RF|reg~125_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~349_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~349 .lut_mask = 16'hF4A4;
defparam \Bloco_OP|RF|reg~349 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N31
dffeas \Bloco_OP|RF|reg~141 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~141feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~141_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~141 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~141 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~350 (
// Equation(s):
// \Bloco_OP|RF|reg~350_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~349_combout  & (\Bloco_OP|RF|reg~141_q )) # (!\Bloco_OP|RF|reg~349_combout  & ((\Bloco_OP|RF|reg~109_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~349_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~141_q ),
	.datac(\Bloco_OP|RF|reg~109_q ),
	.datad(\Bloco_OP|RF|reg~349_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~350_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~350 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~350 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N1
dffeas \Bloco_OP|RF|reg~61 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~61feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~61 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~61 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N17
dffeas \Bloco_OP|RF|reg~45 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~45feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~45 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~45 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N17
dffeas \Bloco_OP|RF|reg~237 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~237feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~237_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~237 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~237 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N23
dffeas \Bloco_OP|RF|reg~253 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~253feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~253_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~253 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~253 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y19_N13
dffeas \Bloco_OP|RF|reg~236 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~236feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~236_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~236 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~236 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N21
dffeas \Bloco_OP|RF|reg~188 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~188feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~188_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~188 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~188 .power_up = "low";
// synopsys translate_on

// Location: FF_X27_Y17_N17
dffeas \Bloco_OP|RF|reg~107 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~107feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~107 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~107 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N31
dffeas \Bloco_OP|RF|reg~139 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~139feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~139 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~139 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N3
dffeas \Bloco_OP|RF|reg~235 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~235feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~235_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~235 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~235 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N23
dffeas \Bloco_OP|RF|reg~170 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~170feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~170_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~170 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~170 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N27
dffeas \Bloco_OP|RF|reg~137 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~137 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~137 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N13
dffeas \Bloco_OP|RF|reg~57 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~57feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~57 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N31
dffeas \Bloco_OP|RF|reg~41 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~41feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~41 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~41 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N21
dffeas \Bloco_OP|RF|reg~25 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~25 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~25 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~391 (
// Equation(s):
// \Bloco_OP|RF|reg~391_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~41_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Bloco_OP|RF|reg~25_q  & !\Unidade_Controle|FSM_c|RF_Rq_addr 
// [1]))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~41_q ),
	.datac(\Bloco_OP|RF|reg~25_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~391_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~391 .lut_mask = 16'hAAD8;
defparam \Bloco_OP|RF|reg~391 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N27
dffeas \Bloco_OP|RF|reg~73 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~73 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~73 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~392 (
// Equation(s):
// \Bloco_OP|RF|reg~392_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~391_combout  & ((\Bloco_OP|RF|reg~73_q ))) # (!\Bloco_OP|RF|reg~391_combout  & (\Bloco_OP|RF|reg~57_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~391_combout ))))

	.dataa(\Bloco_OP|RF|reg~57_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~73_q ),
	.datad(\Bloco_OP|RF|reg~391_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~392_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~392 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~392 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N9
dffeas \Bloco_OP|RF|reg~233 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~233_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~233 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~233 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y19_N31
dffeas \Bloco_OP|RF|reg~249 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~249feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~249_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~249 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~249 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N15
dffeas \Bloco_OP|RF|reg~217 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~217_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~217 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~217 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~394 (
// Equation(s):
// \Bloco_OP|RF|reg~394_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~249_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~217_q )))))

	.dataa(\Bloco_OP|RF|reg~249_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~217_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~394_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~394 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~394 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N1
dffeas \Bloco_OP|RF|reg~265 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~265_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~265 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~265 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~395 (
// Equation(s):
// \Bloco_OP|RF|reg~395_combout  = (\Bloco_OP|RF|reg~394_combout  & ((\Bloco_OP|RF|reg~265_q ) # ((!\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Bloco_OP|RF|reg~394_combout  & (((\Bloco_OP|RF|reg~233_q  & \Unidade_Controle|FSM_c|RF_Rq_addr [0]))))

	.dataa(\Bloco_OP|RF|reg~265_q ),
	.datab(\Bloco_OP|RF|reg~394_combout ),
	.datac(\Bloco_OP|RF|reg~233_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~395_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~395 .lut_mask = 16'hB8CC;
defparam \Bloco_OP|RF|reg~395 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N25
dffeas \Bloco_OP|RF|reg~104 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~104feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~104 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N19
dffeas \Bloco_OP|RF|reg~168 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~168feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~168_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~168 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~168 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N19
dffeas \Bloco_OP|RF|reg~152 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~152feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~152_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~152 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~152 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N13
dffeas \Bloco_OP|RF|reg~136 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~136 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N21
dffeas \Bloco_OP|RF|reg~200 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~200feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~200_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~200 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~200 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N19
dffeas \Bloco_OP|RF|reg~72 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~72 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~72 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~404 (
// Equation(s):
// \Bloco_OP|RF|reg~404_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~200_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~72_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~200_q ),
	.datac(\Bloco_OP|RF|reg~72_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~404_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~404 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~404 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N3
dffeas \Bloco_OP|RF|reg~264 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~264feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~264_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~264 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~264 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~405 (
// Equation(s):
// \Bloco_OP|RF|reg~405_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~404_combout  & ((\Bloco_OP|RF|reg~264_q ))) # (!\Bloco_OP|RF|reg~404_combout  & (\Bloco_OP|RF|reg~136_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (\Bloco_OP|RF|reg~404_combout ))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~404_combout ),
	.datac(\Bloco_OP|RF|reg~136_q ),
	.datad(\Bloco_OP|RF|reg~264_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~405_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~405 .lut_mask = 16'hEC64;
defparam \Bloco_OP|RF|reg~405 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N11
dffeas \Bloco_OP|RF|reg~135 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~135 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~135 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N27
dffeas \Bloco_OP|RF|reg~55 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~55feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~55 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N23
dffeas \Bloco_OP|RF|reg~247 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~247_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~247 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~247 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N17
dffeas \Bloco_OP|RF|reg~231 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~231feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~231_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~231 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~231 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N7
dffeas \Bloco_OP|RF|reg~215 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~215_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~215 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~215 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~414 (
// Equation(s):
// \Bloco_OP|RF|reg~414_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~231_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~215_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~231_q ),
	.datac(\Bloco_OP|RF|reg~215_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~414_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~414 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~414 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N23
dffeas \Bloco_OP|RF|reg~263 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~263feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~263_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~263 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~263 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~415 (
// Equation(s):
// \Bloco_OP|RF|reg~415_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~414_combout  & (\Bloco_OP|RF|reg~263_q )) # (!\Bloco_OP|RF|reg~414_combout  & ((\Bloco_OP|RF|reg~247_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~414_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~263_q ),
	.datac(\Bloco_OP|RF|reg~247_q ),
	.datad(\Bloco_OP|RF|reg~414_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~415_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~415 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~415 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N25
dffeas \Bloco_OP|RF|reg~118 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~118feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~118_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~118 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~118 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N21
dffeas \Bloco_OP|RF|reg~182 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~182feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~182_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~182 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~182 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N7
dffeas \Bloco_OP|RF|reg~54 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~54 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~54 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~417 (
// Equation(s):
// \Bloco_OP|RF|reg~417_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2]) # ((\Bloco_OP|RF|reg~182_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (\Bloco_OP|RF|reg~54_q )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~54_q ),
	.datad(\Bloco_OP|RF|reg~182_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~417_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~417 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~417 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N15
dffeas \Bloco_OP|RF|reg~246 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~246feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~246_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~246 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~246 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~418 (
// Equation(s):
// \Bloco_OP|RF|reg~418_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~417_combout  & (\Bloco_OP|RF|reg~246_q )) # (!\Bloco_OP|RF|reg~417_combout  & ((\Bloco_OP|RF|reg~118_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~417_combout ))))

	.dataa(\Bloco_OP|RF|reg~246_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~118_q ),
	.datad(\Bloco_OP|RF|reg~417_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~418_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~418 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~418 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N31
dffeas \Bloco_OP|RF|reg~166 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~166feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~166_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~166 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~166 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N27
dffeas \Bloco_OP|RF|reg~102 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~102feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~102 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~102 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y18_N7
dffeas \Bloco_OP|RF|reg~134 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~134feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~134 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~134 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N27
dffeas \Bloco_OP|RF|reg~165 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~165feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~165_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~165 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~165 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N13
dffeas \Bloco_OP|RF|reg~197 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~197feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~197_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~197 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~197 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N19
dffeas \Bloco_OP|RF|reg~117 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~117feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~117_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~117 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~117 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y18_N29
dffeas \Bloco_OP|RF|reg~133 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~133feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~133 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~133 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N15
dffeas \Bloco_OP|RF|reg~37 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~37feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~37 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~37 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N11
dffeas \Bloco_OP|RF|reg~245 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~245feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~245_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~245 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~245 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N28
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~10 (
// Equation(s):
// \Memoria_Instruncao|Mux1~10_combout  = (!\Unidade_Controle|count_PC|contador [3] & !\Unidade_Controle|count_PC|contador [1])

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(gnd),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~10 .lut_mask = 16'h0033;
defparam \Memoria_Instruncao|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N12
cycloneive_lcell_comb \Memoria_Instruncao|Mux14~3 (
// Equation(s):
// \Memoria_Instruncao|Mux14~3_combout  = (\Unidade_Controle|count_PC|contador [2] & (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [0] $ (!\Unidade_Controle|count_PC|contador [1]))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [1]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux14~3 .lut_mask = 16'h0084;
defparam \Memoria_Instruncao|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneive_lcell_comb \Memoria_Instruncao|Mux12~0 (
// Equation(s):
// \Memoria_Instruncao|Mux12~0_combout  = (!\Unidade_Controle|count_PC|contador [5] & !\Unidade_Controle|count_PC|contador [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [5]),
	.datad(\Unidade_Controle|count_PC|contador [4]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux12~0 .lut_mask = 16'h000F;
defparam \Memoria_Instruncao|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N30
cycloneive_lcell_comb \Memoria_Instruncao|Mux10~2 (
// Equation(s):
// \Memoria_Instruncao|Mux10~2_combout  = (\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador [1] $ (!\Unidade_Controle|count_PC|contador [5]))) # (!\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador 
// [1] & !\Unidade_Controle|count_PC|contador [5]))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [1]),
	.datad(\Unidade_Controle|count_PC|contador [5]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux10~2 .lut_mask = 16'hA05A;
defparam \Memoria_Instruncao|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N4
cycloneive_lcell_comb \Memoria_Instruncao|Mux10~3 (
// Equation(s):
// \Memoria_Instruncao|Mux10~3_combout  = (\Memoria_Instruncao|Mux10~2_combout  & (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [5] $ (\Unidade_Controle|count_PC|contador [6])))) # (!\Memoria_Instruncao|Mux10~2_combout  & 
// (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador [6] & \Unidade_Controle|count_PC|contador [3])))

	.dataa(\Memoria_Instruncao|Mux10~2_combout ),
	.datab(\Unidade_Controle|count_PC|contador [5]),
	.datac(\Unidade_Controle|count_PC|contador [6]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux10~3 .lut_mask = 16'h0128;
defparam \Memoria_Instruncao|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneive_lcell_comb \Memoria_Instruncao|Mux10~4 (
// Equation(s):
// \Memoria_Instruncao|Mux10~4_combout  = (\Unidade_Controle|count_PC|contador [4] & (((\Unidade_Controle|count_PC|contador [2] & \Memoria_Instruncao|Mux1~10_combout )))) # (!\Unidade_Controle|count_PC|contador [4] & (\Unidade_Controle|count_PC|contador [6] 
// $ ((\Unidade_Controle|count_PC|contador [2]))))

	.dataa(\Unidade_Controle|count_PC|contador [6]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Memoria_Instruncao|Mux1~10_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux10~4 .lut_mask = 16'hD212;
defparam \Memoria_Instruncao|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N6
cycloneive_lcell_comb \Memoria_Instruncao|Mux10~5 (
// Equation(s):
// \Memoria_Instruncao|Mux10~5_combout  = (\Memoria_Instruncao|Mux10~4_combout  & ((\Memoria_Instruncao|Mux10~6_combout ) # ((!\Unidade_Controle|count_PC|contador [4] & \Memoria_Instruncao|Mux10~3_combout )))) # (!\Memoria_Instruncao|Mux10~4_combout  & 
// (!\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux10~6_combout ))))

	.dataa(\Memoria_Instruncao|Mux10~4_combout ),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux10~3_combout ),
	.datad(\Memoria_Instruncao|Mux10~6_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux10~5 .lut_mask = 16'hBB20;
defparam \Memoria_Instruncao|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N0
cycloneive_lcell_comb \Memoria_Instruncao|Mux11~0 (
// Equation(s):
// \Memoria_Instruncao|Mux11~0_combout  = (\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|count_PC|contador [5])))) # (!\Unidade_Controle|count_PC|contador [2] & (!\Unidade_Controle|count_PC|contador 
// [1] & (\Unidade_Controle|count_PC|contador [0] & !\Unidade_Controle|count_PC|contador [5])))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [5]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux11~0 .lut_mask = 16'h8810;
defparam \Memoria_Instruncao|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N21
dffeas \Unidade_Controle|FSM_c|estado.armazenar (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|estado~27_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.armazenar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.armazenar .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.armazenar .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N3
dffeas \Bloco_OP|RF|Rq_data[15] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~286_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[15] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneive_lcell_comb \Bloco_OP|OP|Add0~0 (
// Equation(s):
// \Bloco_OP|OP|Add0~0_combout  = \Bloco_OP|RF|Rq_data [15] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [15]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~0 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N15
dffeas \Bloco_OP|RF|Rq_data[13] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~306_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[13] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N14
cycloneive_lcell_comb \Bloco_OP|OP|Add0~2 (
// Equation(s):
// \Bloco_OP|OP|Add0~2_combout  = \Bloco_OP|RF|Rq_data [13] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [13]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~2 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N31
dffeas \Bloco_OP|RF|Rq_data[11] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~326_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[11] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneive_lcell_comb \Bloco_OP|OP|Add0~4 (
// Equation(s):
// \Bloco_OP|OP|Add0~4_combout  = \Bloco_OP|RF|Rq_data [11] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [11]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~4 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N29
dffeas \Bloco_OP|RF|Rq_data[10] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~336_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[10] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneive_lcell_comb \Bloco_OP|OP|Add0~5 (
// Equation(s):
// \Bloco_OP|OP|Add0~5_combout  = \Bloco_OP|RF|Rq_data [10] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [10]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~5 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N9
dffeas \Bloco_OP|RF|Rq_data[8] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~356_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[8] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneive_lcell_comb \Bloco_OP|OP|Add0~7 (
// Equation(s):
// \Bloco_OP|OP|Add0~7_combout  = \Bloco_OP|RF|Rq_data [8] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [8]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~7 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N17
dffeas \Bloco_OP|RF|Rq_data[3] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~406_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[3] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N12
cycloneive_lcell_comb \Bloco_OP|OP|Add0~12 (
// Equation(s):
// \Bloco_OP|OP|Add0~12_combout  = \Unidade_Controle|FSM_c|alu_s1~reg0_q  $ (!\Bloco_OP|RF|Rq_data [3])

	.dataa(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|Rq_data [3]),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~12 .lut_mask = 16'hAA55;
defparam \Bloco_OP|OP|Add0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N11
dffeas \Bloco_OP|RF|Rq_data[1] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~426_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[1] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneive_lcell_comb \Bloco_OP|OP|Add0~14 (
// Equation(s):
// \Bloco_OP|OP|Add0~14_combout  = \Bloco_OP|RF|Rq_data [1] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [1]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~14 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N3
dffeas \Bloco_OP|RF|Rq_data[0] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rq_data[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[0] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N6
cycloneive_lcell_comb \Bloco_OP|OP|Add0~15 (
// Equation(s):
// \Bloco_OP|OP|Add0~15_combout  = \Unidade_Controle|FSM_c|alu_s1~reg0_q  $ (!\Bloco_OP|RF|Rq_data [0])

	.dataa(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|Rq_data [0]),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~15_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~15 .lut_mask = 16'hAA55;
defparam \Bloco_OP|OP|Add0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneive_lcell_comb \Unidade_Controle|FSM_c|estado~27 (
// Equation(s):
// \Unidade_Controle|FSM_c|estado~27_combout  = (!\Unidade_Controle|reg_ir|IR_out [13] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & (!\Unidade_Controle|reg_ir|IR_out [14] & \Unidade_Controle|reg_ir|IR_out [12])))

	.dataa(\Unidade_Controle|reg_ir|IR_out [13]),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|reg_ir|IR_out [14]),
	.datad(\Unidade_Controle|reg_ir|IR_out [12]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|estado~27_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado~27 .lut_mask = 16'h0400;
defparam \Unidade_Controle|FSM_c|estado~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneive_lcell_comb \Bloco_OP|m|mo[12]~11 (
// Equation(s):
// \Bloco_OP|m|mo[12]~11_combout  = (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a12  & \Unidade_Controle|FSM_c|RF_s0~reg0_q ))

	.dataa(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datab(gnd),
	.datac(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a12 ),
	.datad(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[12]~11 .lut_mask = 16'h5000;
defparam \Bloco_OP|m|mo[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneive_lcell_comb \Bloco_OP|m|mo[10]~17 (
// Equation(s):
// \Bloco_OP|m|mo[10]~17_combout  = (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (\Unidade_Controle|FSM_c|RF_s0~reg0_q  & \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a10 ))

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datad(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a10 ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[10]~17_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[10]~17 .lut_mask = 16'h3000;
defparam \Bloco_OP|m|mo[10]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N26
cycloneive_lcell_comb \Bloco_OP|m|mo[1]~39 (
// Equation(s):
// \Bloco_OP|m|mo[1]~39_combout  = (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (\Bloco_OP|RF|Rp_data [1] & !\Unidade_Controle|FSM_c|alu_s1~reg0_q ))

	.dataa(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datab(\Bloco_OP|RF|Rp_data [1]),
	.datac(gnd),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[1]~39_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[1]~39 .lut_mask = 16'h0044;
defparam \Bloco_OP|m|mo[1]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N4
cycloneive_lcell_comb \Bloco_OP|m|mo[1]~40 (
// Equation(s):
// \Bloco_OP|m|mo[1]~40_combout  = (\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (\Unidade_Controle|reg_ir|IR_out [1])) # (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (((\Unidade_Controle|FSM_c|RF_s0~reg0_q ) # (\Bloco_OP|m|mo[1]~39_combout ))))

	.dataa(\Unidade_Controle|reg_ir|IR_out [1]),
	.datab(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datad(\Bloco_OP|m|mo[1]~39_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[1]~40_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[1]~40 .lut_mask = 16'hAFAC;
defparam \Bloco_OP|m|mo[1]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneive_lcell_comb \Bloco_OP|m|mo[0]~42 (
// Equation(s):
// \Bloco_OP|m|mo[0]~42_combout  = (!\Unidade_Controle|FSM_c|alu_s1~reg0_q  & (\Bloco_OP|RF|Rp_data [0] & !\Unidade_Controle|FSM_c|alu_s0~reg0_q ))

	.dataa(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datab(\Bloco_OP|RF|Rp_data [0]),
	.datac(gnd),
	.datad(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[0]~42_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[0]~42 .lut_mask = 16'h0044;
defparam \Bloco_OP|m|mo[0]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N12
cycloneive_lcell_comb \Memoria_Instruncao|Mux4~0 (
// Equation(s):
// \Memoria_Instruncao|Mux4~0_combout  = (!\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|count_PC|contador [0] & (!\Unidade_Controle|count_PC|contador [2] & !\Unidade_Controle|count_PC|contador [1])) # (!\Unidade_Controle|count_PC|contador 
// [0] & (\Unidade_Controle|count_PC|contador [2] $ (\Unidade_Controle|count_PC|contador [1])))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux4~0 .lut_mask = 16'h0112;
defparam \Memoria_Instruncao|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneive_lcell_comb \Memoria_Instruncao|Mux10~6 (
// Equation(s):
// \Memoria_Instruncao|Mux10~6_combout  = (!\Unidade_Controle|count_PC|contador [6] & (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4]) # (\Memoria_Instruncao|Mux1~4_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [6]),
	.datab(\Unidade_Controle|count_PC|contador [5]),
	.datac(\Unidade_Controle|count_PC|contador [4]),
	.datad(\Memoria_Instruncao|Mux1~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux10~6 .lut_mask = 16'h4440;
defparam \Memoria_Instruncao|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X27_Y0_N22
cycloneive_io_ibuf \clk_1~input (
	.i(clk_1),
	.ibar(gnd),
	.o(\clk_1~input_o ));
// synopsys translate_off
defparam \clk_1~input .bus_hold = "false";
defparam \clk_1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G18
cycloneive_clkctrl \clk_1~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk_1~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk_1~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk_1~inputclkctrl .clock_type = "global clock";
defparam \clk_1~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneive_lcell_comb \Bloco_OP|RF|Rq_data[0]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rq_data[0]~feeder_combout  = \Bloco_OP|RF|reg~436_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~436_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rq_data[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[0]~feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|Rq_data[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~148feeder (
// Equation(s):
// \Bloco_OP|RF|reg~148feeder_combout  = \Bloco_OP|m|mo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~148feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~148feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~148feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~180feeder (
// Equation(s):
// \Bloco_OP|RF|reg~180feeder_combout  = \Bloco_OP|m|mo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [15]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~180feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~180feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~180feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~196feeder (
// Equation(s):
// \Bloco_OP|RF|reg~196feeder_combout  = \Bloco_OP|m|mo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~196feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~196feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~196feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~243feeder (
// Equation(s):
// \Bloco_OP|RF|reg~243feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~243feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~243feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~243feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~67feeder (
// Equation(s):
// \Bloco_OP|RF|reg~67feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~67feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~67feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~67feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~259feeder (
// Equation(s):
// \Bloco_OP|RF|reg~259feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [14]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~259feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~259feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~259feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~195feeder (
// Equation(s):
// \Bloco_OP|RF|reg~195feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [14]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~195feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~195feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~195feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~51feeder (
// Equation(s):
// \Bloco_OP|RF|reg~51feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~51feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~51feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~51feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~275feeder (
// Equation(s):
// \Bloco_OP|RF|reg~275feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [14]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~275feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~275feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~275feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~178feeder (
// Equation(s):
// \Bloco_OP|RF|reg~178feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~178feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~178feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~178feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~274feeder (
// Equation(s):
// \Bloco_OP|RF|reg~274feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(\Bloco_OP|m|mo [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~274feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~274feeder .lut_mask = 16'hAAAA;
defparam \Bloco_OP|RF|reg~274feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~258feeder (
// Equation(s):
// \Bloco_OP|RF|reg~258feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [13]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~258feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~258feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~258feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~210feeder (
// Equation(s):
// \Bloco_OP|RF|reg~210feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [13]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~210feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~210feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~210feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~98feeder (
// Equation(s):
// \Bloco_OP|RF|reg~98feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [13]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~98feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~98feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~98feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~146feeder (
// Equation(s):
// \Bloco_OP|RF|reg~146feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~146feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~146feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~146feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~273feeder (
// Equation(s):
// \Bloco_OP|RF|reg~273feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~273feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~273feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~273feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~49feeder (
// Equation(s):
// \Bloco_OP|RF|reg~49feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [12]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~49feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~49feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~49feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~209feeder (
// Equation(s):
// \Bloco_OP|RF|reg~209feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [12]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~209feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~209feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~209feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~176feeder (
// Equation(s):
// \Bloco_OP|RF|reg~176feeder_combout  = \Bloco_OP|m|mo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~176feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~176feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~176feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~240feeder (
// Equation(s):
// \Bloco_OP|RF|reg~240feeder_combout  = \Bloco_OP|m|mo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [11]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~240feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~240feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~240feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~175feeder (
// Equation(s):
// \Bloco_OP|RF|reg~175feeder_combout  = \Bloco_OP|m|mo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~175feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~175feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~175feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~239feeder (
// Equation(s):
// \Bloco_OP|RF|reg~239feeder_combout  = \Bloco_OP|m|mo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [10]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~239feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~239feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~239feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~191feeder (
// Equation(s):
// \Bloco_OP|RF|reg~191feeder_combout  = \Bloco_OP|m|mo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [10]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~191feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~191feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~191feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~254feeder (
// Equation(s):
// \Bloco_OP|RF|reg~254feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [9]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~254feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~254feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~254feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~94feeder (
// Equation(s):
// \Bloco_OP|RF|reg~94feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [9]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~94feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~94feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~94feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~158feeder (
// Equation(s):
// \Bloco_OP|RF|reg~158feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [9]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~158feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~158feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~158feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~174feeder (
// Equation(s):
// \Bloco_OP|RF|reg~174feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~174feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~174feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~174feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~206feeder (
// Equation(s):
// \Bloco_OP|RF|reg~206feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [9]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~206feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~206feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~206feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~189feeder (
// Equation(s):
// \Bloco_OP|RF|reg~189feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [8]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~189feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~189feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~189feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~109feeder (
// Equation(s):
// \Bloco_OP|RF|reg~109feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [8]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~109feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~109feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~109feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~61feeder (
// Equation(s):
// \Bloco_OP|RF|reg~61feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [8]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~61feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~61feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~61feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~93feeder (
// Equation(s):
// \Bloco_OP|RF|reg~93feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [8]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~93feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~93feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~93feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~173feeder (
// Equation(s):
// \Bloco_OP|RF|reg~173feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [8]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~173feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~173feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~173feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~237feeder (
// Equation(s):
// \Bloco_OP|RF|reg~237feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~237feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~237feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~237feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~141feeder (
// Equation(s):
// \Bloco_OP|RF|reg~141feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [8]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~141feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~141feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~141feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~125feeder (
// Equation(s):
// \Bloco_OP|RF|reg~125feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~125feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~125feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~125feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~45feeder (
// Equation(s):
// \Bloco_OP|RF|reg~45feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [8]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~45feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~45feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~45feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~253feeder (
// Equation(s):
// \Bloco_OP|RF|reg~253feeder_combout  = \Bloco_OP|m|mo [8]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~253feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~253feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~253feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~236feeder (
// Equation(s):
// \Bloco_OP|RF|reg~236feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~236feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~236feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~236feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~188feeder (
// Equation(s):
// \Bloco_OP|RF|reg~188feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [7]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~188feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~188feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~188feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~107feeder (
// Equation(s):
// \Bloco_OP|RF|reg~107feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [6]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~107feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~107feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~107feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~139feeder (
// Equation(s):
// \Bloco_OP|RF|reg~139feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [6]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~139feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~139feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~139feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~235feeder (
// Equation(s):
// \Bloco_OP|RF|reg~235feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~235feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~235feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~235feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~170feeder (
// Equation(s):
// \Bloco_OP|RF|reg~170feeder_combout  = \Bloco_OP|m|mo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [5]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~170feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~170feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~170feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~57feeder (
// Equation(s):
// \Bloco_OP|RF|reg~57feeder_combout  = \Bloco_OP|m|mo [4]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [4]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~57feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~57feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~57feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~41feeder (
// Equation(s):
// \Bloco_OP|RF|reg~41feeder_combout  = \Bloco_OP|m|mo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [4]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~41feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~41feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~41feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~249feeder (
// Equation(s):
// \Bloco_OP|RF|reg~249feeder_combout  = \Bloco_OP|m|mo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [4]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~249feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~249feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~249feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~137feeder (
// Equation(s):
// \Bloco_OP|RF|reg~137feeder_combout  = \Bloco_OP|m|mo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [4]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~137feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~137feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~137feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~152feeder (
// Equation(s):
// \Bloco_OP|RF|reg~152feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~152feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~152feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~152feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~200feeder (
// Equation(s):
// \Bloco_OP|RF|reg~200feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~200feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~200feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~200feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~104feeder (
// Equation(s):
// \Bloco_OP|RF|reg~104feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~104feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~104feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~104feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~264feeder (
// Equation(s):
// \Bloco_OP|RF|reg~264feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~264feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~264feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~264feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~168feeder (
// Equation(s):
// \Bloco_OP|RF|reg~168feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~168feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~168feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~168feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~263feeder (
// Equation(s):
// \Bloco_OP|RF|reg~263feeder_combout  = \Bloco_OP|m|mo [2]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~263feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~263feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~263feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~231feeder (
// Equation(s):
// \Bloco_OP|RF|reg~231feeder_combout  = \Bloco_OP|m|mo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~231feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~231feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~231feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~55feeder (
// Equation(s):
// \Bloco_OP|RF|reg~55feeder_combout  = \Bloco_OP|m|mo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~55feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~55feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~55feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~102feeder (
// Equation(s):
// \Bloco_OP|RF|reg~102feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~102feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~102feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~102feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~182feeder (
// Equation(s):
// \Bloco_OP|RF|reg~182feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~182feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~182feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~182feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~118feeder (
// Equation(s):
// \Bloco_OP|RF|reg~118feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~118feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~118feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~118feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~134feeder (
// Equation(s):
// \Bloco_OP|RF|reg~134feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~134feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~134feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~134feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~166feeder (
// Equation(s):
// \Bloco_OP|RF|reg~166feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~166feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~166feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~166feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~246feeder (
// Equation(s):
// \Bloco_OP|RF|reg~246feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~246feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~246feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~246feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~37feeder (
// Equation(s):
// \Bloco_OP|RF|reg~37feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~37feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~37feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~37feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~117feeder (
// Equation(s):
// \Bloco_OP|RF|reg~117feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~117feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~117feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~117feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~197feeder (
// Equation(s):
// \Bloco_OP|RF|reg~197feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~197feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~197feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~197feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~165feeder (
// Equation(s):
// \Bloco_OP|RF|reg~165feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~165feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~165feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~165feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~245feeder (
// Equation(s):
// \Bloco_OP|RF|reg~245feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~245feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~245feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~245feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~133feeder (
// Equation(s):
// \Bloco_OP|RF|reg~133feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~133feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~133feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~133feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N9
cycloneive_io_obuf \nibble_IR_msb_out[0]~output (
	.i(\Unidade_Controle|reg_ir|IR_out [12]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nibble_IR_msb_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \nibble_IR_msb_out[0]~output .bus_hold = "false";
defparam \nibble_IR_msb_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y26_N16
cycloneive_io_obuf \nibble_IR_msb_out[1]~output (
	.i(\Unidade_Controle|reg_ir|IR_out [13]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nibble_IR_msb_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \nibble_IR_msb_out[1]~output .bus_hold = "false";
defparam \nibble_IR_msb_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y28_N9
cycloneive_io_obuf \nibble_IR_msb_out[2]~output (
	.i(\Unidade_Controle|reg_ir|IR_out [14]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nibble_IR_msb_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \nibble_IR_msb_out[2]~output .bus_hold = "false";
defparam \nibble_IR_msb_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y10_N23
cycloneive_io_obuf \nibble_IR_msb_out[3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\nibble_IR_msb_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \nibble_IR_msb_out[3]~output .bus_hold = "false";
defparam \nibble_IR_msb_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y34_N16
cycloneive_io_obuf \clk_out~output (
	.i(\Divisor_clock|sig_clk~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\clk_out~output_o ),
	.obar());
// synopsys translate_off
defparam \clk_out~output .bus_hold = "false";
defparam \clk_out~output .open_drain_output = "false";
// synopsys translate_on

// Location: LCCOMB_X25_Y14_N24
cycloneive_lcell_comb \Divisor_clock|sig_clk~feeder (
// Equation(s):
// \Divisor_clock|sig_clk~feeder_combout  = \Divisor_clock|sig_clk~0_combout 

	.dataa(\Divisor_clock|sig_clk~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Divisor_clock|sig_clk~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Divisor_clock|sig_clk~feeder .lut_mask = 16'hAAAA;
defparam \Divisor_clock|sig_clk~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \rst_principal~input (
	.i(rst_principal),
	.ibar(gnd),
	.o(\rst_principal~input_o ));
// synopsys translate_off
defparam \rst_principal~input .bus_hold = "false";
defparam \rst_principal~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \rst_principal~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\rst_principal~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\rst_principal~inputclkctrl_outclk ));
// synopsys translate_off
defparam \rst_principal~inputclkctrl .clock_type = "global clock";
defparam \rst_principal~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X25_Y14_N25
dffeas \Divisor_clock|sig_clk (
	.clk(\clk_1~inputclkctrl_outclk ),
	.d(\Divisor_clock|sig_clk~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Divisor_clock|sig_clk~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Divisor_clock|sig_clk .is_wysiwyg = "true";
defparam \Divisor_clock|sig_clk .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G12
cycloneive_clkctrl \Divisor_clock|sig_clk~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Divisor_clock|sig_clk~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Divisor_clock|sig_clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Divisor_clock|sig_clk~clkctrl .clock_type = "global clock";
defparam \Divisor_clock|sig_clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[0]~7 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[0]~7_combout  = \Unidade_Controle|somador|Add0~2_combout  $ (VCC)
// \Unidade_Controle|count_PC|contador[0]~8  = CARRY(\Unidade_Controle|somador|Add0~2_combout )

	.dataa(\Unidade_Controle|somador|Add0~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Unidade_Controle|count_PC|contador[0]~7_combout ),
	.cout(\Unidade_Controle|count_PC|contador[0]~8 ));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[0]~7 .lut_mask = 16'h55AA;
defparam \Unidade_Controle|count_PC|contador[0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N16
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[1]~10 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[1]~10_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~5_combout  & (!\Unidade_Controle|count_PC|contador[0]~8 )) # (!\Unidade_Controle|somador|Add0~5_combout  & 
// ((\Unidade_Controle|count_PC|contador[0]~8 ) # (GND))))) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~5_combout  & (\Unidade_Controle|count_PC|contador[0]~8  & VCC)) # (!\Unidade_Controle|somador|Add0~5_combout  & 
// (!\Unidade_Controle|count_PC|contador[0]~8 ))))
// \Unidade_Controle|count_PC|contador[1]~11  = CARRY((\Unidade_Controle|FSM_c|PC_inc~q  & ((!\Unidade_Controle|count_PC|contador[0]~8 ) # (!\Unidade_Controle|somador|Add0~5_combout ))) # (!\Unidade_Controle|FSM_c|PC_inc~q  & 
// (!\Unidade_Controle|somador|Add0~5_combout  & !\Unidade_Controle|count_PC|contador[0]~8 )))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(\Unidade_Controle|somador|Add0~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|count_PC|contador[0]~8 ),
	.combout(\Unidade_Controle|count_PC|contador[1]~10_combout ),
	.cout(\Unidade_Controle|count_PC|contador[1]~11 ));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[1]~10 .lut_mask = 16'h692B;
defparam \Unidade_Controle|count_PC|contador[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneive_lcell_comb \Unidade_Controle|FSM_c|estado.inicio~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|estado.inicio~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|estado.inicio~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.inicio~feeder .lut_mask = 16'hFFFF;
defparam \Unidade_Controle|FSM_c|estado.inicio~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N25
dffeas \Unidade_Controle|FSM_c|estado.inicio (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|estado.inicio~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.inicio~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.inicio .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.inicio .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector0~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector0~0_combout  = ((\Unidade_Controle|FSM_c|PC_clr~q  & \Unidade_Controle|FSM_c|Selector12~1_combout )) # (!\Unidade_Controle|FSM_c|estado.inicio~q )

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|estado.inicio~q ),
	.datac(\Unidade_Controle|FSM_c|PC_clr~q ),
	.datad(\Unidade_Controle|FSM_c|Selector12~1_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector0~0 .lut_mask = 16'hF333;
defparam \Unidade_Controle|FSM_c|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N29
dffeas \Unidade_Controle|FSM_c|PC_clr (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|FSM_c|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|PC_clr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|PC_clr .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|PC_clr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N4
cycloneive_lcell_comb \Unidade_Controle|FSM_c|estado~25 (
// Equation(s):
// \Unidade_Controle|FSM_c|estado~25_combout  = (!\Unidade_Controle|reg_ir|IR_out [13] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & (\Unidade_Controle|reg_ir|IR_out [14] & \Unidade_Controle|reg_ir|IR_out [12])))

	.dataa(\Unidade_Controle|reg_ir|IR_out [13]),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|reg_ir|IR_out [14]),
	.datad(\Unidade_Controle|reg_ir|IR_out [12]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|estado~25_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado~25 .lut_mask = 16'h4000;
defparam \Unidade_Controle|FSM_c|estado~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N5
dffeas \Unidade_Controle|FSM_c|estado.saltar_se_zero (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|estado~25_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.saltar_se_zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.saltar_se_zero .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.saltar_se_zero .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N0
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector10~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector10~0_combout  = (\Unidade_Controle|FSM_c|estado.saltar_se_zero~q  & !\Bloco_OP|Porta_nor|o~4_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|estado.saltar_se_zero~q ),
	.datad(\Bloco_OP|Porta_nor|o~4_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector10~0 .lut_mask = 16'h00F0;
defparam \Unidade_Controle|FSM_c|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N1
dffeas \Unidade_Controle|FSM_c|estado.saltar (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.saltar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.saltar .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.saltar .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N16
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector1~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector1~0_combout  = (\Unidade_Controle|FSM_c|estado.saltar~q ) # ((\Unidade_Controle|FSM_c|PC_ld~q  & \Unidade_Controle|FSM_c|Selector12~1_combout ))

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|estado.saltar~q ),
	.datac(\Unidade_Controle|FSM_c|PC_ld~q ),
	.datad(\Unidade_Controle|FSM_c|Selector12~1_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector1~0 .lut_mask = 16'hFCCC;
defparam \Unidade_Controle|FSM_c|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N17
dffeas \Unidade_Controle|FSM_c|PC_ld (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|PC_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|PC_ld .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|PC_ld .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[15]~9 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[15]~9_combout  = (\Unidade_Controle|FSM_c|PC_ld~q ) # (\Unidade_Controle|FSM_c|PC_inc~q )

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|PC_ld~q ),
	.datac(gnd),
	.datad(\Unidade_Controle|FSM_c|PC_inc~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[15]~9 .lut_mask = 16'hFFCC;
defparam \Unidade_Controle|count_PC|contador[15]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \Unidade_Controle|count_PC|contador[1] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|count_PC|contador[1]~10_combout ),
	.asdata(vcc),
	.clrn(!\Unidade_Controle|FSM_c|PC_clr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|count_PC|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[1] .is_wysiwyg = "true";
defparam \Unidade_Controle|count_PC|contador[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N15
dffeas \Unidade_Controle|count_PC|contador[0] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|count_PC|contador[0]~7_combout ),
	.asdata(vcc),
	.clrn(!\Unidade_Controle|FSM_c|PC_clr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|count_PC|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[0] .is_wysiwyg = "true";
defparam \Unidade_Controle|count_PC|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N12
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~3 (
// Equation(s):
// \Unidade_Controle|somador|Add0~3_combout  = (\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|reg_ir|IR_out [1] & (\Unidade_Controle|somador|Add0~1  & VCC)) # (!\Unidade_Controle|reg_ir|IR_out [1] & (!\Unidade_Controle|somador|Add0~1 )))) # 
// (!\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|reg_ir|IR_out [1] & (!\Unidade_Controle|somador|Add0~1 )) # (!\Unidade_Controle|reg_ir|IR_out [1] & ((\Unidade_Controle|somador|Add0~1 ) # (GND)))))
// \Unidade_Controle|somador|Add0~4  = CARRY((\Unidade_Controle|count_PC|contador [1] & (!\Unidade_Controle|reg_ir|IR_out [1] & !\Unidade_Controle|somador|Add0~1 )) # (!\Unidade_Controle|count_PC|contador [1] & ((!\Unidade_Controle|somador|Add0~1 ) # 
// (!\Unidade_Controle|reg_ir|IR_out [1]))))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|reg_ir|IR_out [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|somador|Add0~1 ),
	.combout(\Unidade_Controle|somador|Add0~3_combout ),
	.cout(\Unidade_Controle|somador|Add0~4 ));
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~3 .lut_mask = 16'h9617;
defparam \Unidade_Controle|somador|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N16
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~9 (
// Equation(s):
// \Unidade_Controle|somador|Add0~9_combout  = (\Unidade_Controle|reg_ir|IR_out [3] & ((\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|somador|Add0~7  & VCC)) # (!\Unidade_Controle|count_PC|contador [3] & (!\Unidade_Controle|somador|Add0~7 )))) 
// # (!\Unidade_Controle|reg_ir|IR_out [3] & ((\Unidade_Controle|count_PC|contador [3] & (!\Unidade_Controle|somador|Add0~7 )) # (!\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|somador|Add0~7 ) # (GND)))))
// \Unidade_Controle|somador|Add0~10  = CARRY((\Unidade_Controle|reg_ir|IR_out [3] & (!\Unidade_Controle|count_PC|contador [3] & !\Unidade_Controle|somador|Add0~7 )) # (!\Unidade_Controle|reg_ir|IR_out [3] & ((!\Unidade_Controle|somador|Add0~7 ) # 
// (!\Unidade_Controle|count_PC|contador [3]))))

	.dataa(\Unidade_Controle|reg_ir|IR_out [3]),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|somador|Add0~7 ),
	.combout(\Unidade_Controle|somador|Add0~9_combout ),
	.cout(\Unidade_Controle|somador|Add0~10 ));
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~9 .lut_mask = 16'h9617;
defparam \Unidade_Controle|somador|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N8
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~11 (
// Equation(s):
// \Unidade_Controle|somador|Add0~11_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & (\Unidade_Controle|count_PC|contador [3])) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~9_combout )))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(gnd),
	.datad(\Unidade_Controle|somador|Add0~9_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~11 .lut_mask = 16'hDD88;
defparam \Unidade_Controle|somador|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N18
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[2]~12 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[2]~12_combout  = ((\Unidade_Controle|somador|Add0~8_combout  $ (\Unidade_Controle|FSM_c|PC_inc~q  $ (\Unidade_Controle|count_PC|contador[1]~11 )))) # (GND)
// \Unidade_Controle|count_PC|contador[2]~13  = CARRY((\Unidade_Controle|somador|Add0~8_combout  & ((!\Unidade_Controle|count_PC|contador[1]~11 ) # (!\Unidade_Controle|FSM_c|PC_inc~q ))) # (!\Unidade_Controle|somador|Add0~8_combout  & 
// (!\Unidade_Controle|FSM_c|PC_inc~q  & !\Unidade_Controle|count_PC|contador[1]~11 )))

	.dataa(\Unidade_Controle|somador|Add0~8_combout ),
	.datab(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|count_PC|contador[1]~11 ),
	.combout(\Unidade_Controle|count_PC|contador[2]~12_combout ),
	.cout(\Unidade_Controle|count_PC|contador[2]~13 ));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[2]~12 .lut_mask = 16'h962B;
defparam \Unidade_Controle|count_PC|contador[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N20
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[3]~14 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[3]~14_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~11_combout  & (!\Unidade_Controle|count_PC|contador[2]~13 )) # (!\Unidade_Controle|somador|Add0~11_combout  & 
// ((\Unidade_Controle|count_PC|contador[2]~13 ) # (GND))))) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~11_combout  & (\Unidade_Controle|count_PC|contador[2]~13  & VCC)) # (!\Unidade_Controle|somador|Add0~11_combout  & 
// (!\Unidade_Controle|count_PC|contador[2]~13 ))))
// \Unidade_Controle|count_PC|contador[3]~15  = CARRY((\Unidade_Controle|FSM_c|PC_inc~q  & ((!\Unidade_Controle|count_PC|contador[2]~13 ) # (!\Unidade_Controle|somador|Add0~11_combout ))) # (!\Unidade_Controle|FSM_c|PC_inc~q  & 
// (!\Unidade_Controle|somador|Add0~11_combout  & !\Unidade_Controle|count_PC|contador[2]~13 )))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(\Unidade_Controle|somador|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|count_PC|contador[2]~13 ),
	.combout(\Unidade_Controle|count_PC|contador[3]~14_combout ),
	.cout(\Unidade_Controle|count_PC|contador[3]~15 ));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[3]~14 .lut_mask = 16'h692B;
defparam \Unidade_Controle|count_PC|contador[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y18_N21
dffeas \Unidade_Controle|count_PC|contador[3] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|count_PC|contador[3]~14_combout ),
	.asdata(vcc),
	.clrn(!\Unidade_Controle|FSM_c|PC_clr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|count_PC|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[3] .is_wysiwyg = "true";
defparam \Unidade_Controle|count_PC|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N20
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~14 (
// Equation(s):
// \Unidade_Controle|somador|Add0~14_combout  = (\Unidade_Controle|reg_ir|IR_out [5] & ((\Unidade_Controle|count_PC|contador [5] & (\Unidade_Controle|somador|Add0~13  & VCC)) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|somador|Add0~13 
// )))) # (!\Unidade_Controle|reg_ir|IR_out [5] & ((\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|somador|Add0~13 )) # (!\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|somador|Add0~13 ) # (GND)))))
// \Unidade_Controle|somador|Add0~15  = CARRY((\Unidade_Controle|reg_ir|IR_out [5] & (!\Unidade_Controle|count_PC|contador [5] & !\Unidade_Controle|somador|Add0~13 )) # (!\Unidade_Controle|reg_ir|IR_out [5] & ((!\Unidade_Controle|somador|Add0~13 ) # 
// (!\Unidade_Controle|count_PC|contador [5]))))

	.dataa(\Unidade_Controle|reg_ir|IR_out [5]),
	.datab(\Unidade_Controle|count_PC|contador [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|somador|Add0~13 ),
	.combout(\Unidade_Controle|somador|Add0~14_combout ),
	.cout(\Unidade_Controle|somador|Add0~15 ));
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~14 .lut_mask = 16'h9617;
defparam \Unidade_Controle|somador|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N0
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~19 (
// Equation(s):
// \Unidade_Controle|somador|Add0~19_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & (\Unidade_Controle|count_PC|contador [5])) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~14_combout )))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(\Unidade_Controle|count_PC|contador [5]),
	.datac(gnd),
	.datad(\Unidade_Controle|somador|Add0~14_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~19_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~19 .lut_mask = 16'hDD88;
defparam \Unidade_Controle|somador|Add0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N22
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[4]~16 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[4]~16_combout  = ((\Unidade_Controle|somador|Add0~20_combout  $ (\Unidade_Controle|FSM_c|PC_inc~q  $ (\Unidade_Controle|count_PC|contador[3]~15 )))) # (GND)
// \Unidade_Controle|count_PC|contador[4]~17  = CARRY((\Unidade_Controle|somador|Add0~20_combout  & ((!\Unidade_Controle|count_PC|contador[3]~15 ) # (!\Unidade_Controle|FSM_c|PC_inc~q ))) # (!\Unidade_Controle|somador|Add0~20_combout  & 
// (!\Unidade_Controle|FSM_c|PC_inc~q  & !\Unidade_Controle|count_PC|contador[3]~15 )))

	.dataa(\Unidade_Controle|somador|Add0~20_combout ),
	.datab(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|count_PC|contador[3]~15 ),
	.combout(\Unidade_Controle|count_PC|contador[4]~16_combout ),
	.cout(\Unidade_Controle|count_PC|contador[4]~17 ));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[4]~16 .lut_mask = 16'h962B;
defparam \Unidade_Controle|count_PC|contador[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[5]~18 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[5]~18_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~19_combout  & (!\Unidade_Controle|count_PC|contador[4]~17 )) # (!\Unidade_Controle|somador|Add0~19_combout  & 
// ((\Unidade_Controle|count_PC|contador[4]~17 ) # (GND))))) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~19_combout  & (\Unidade_Controle|count_PC|contador[4]~17  & VCC)) # (!\Unidade_Controle|somador|Add0~19_combout  & 
// (!\Unidade_Controle|count_PC|contador[4]~17 ))))
// \Unidade_Controle|count_PC|contador[5]~19  = CARRY((\Unidade_Controle|FSM_c|PC_inc~q  & ((!\Unidade_Controle|count_PC|contador[4]~17 ) # (!\Unidade_Controle|somador|Add0~19_combout ))) # (!\Unidade_Controle|FSM_c|PC_inc~q  & 
// (!\Unidade_Controle|somador|Add0~19_combout  & !\Unidade_Controle|count_PC|contador[4]~17 )))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(\Unidade_Controle|somador|Add0~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Unidade_Controle|count_PC|contador[4]~17 ),
	.combout(\Unidade_Controle|count_PC|contador[5]~18_combout ),
	.cout(\Unidade_Controle|count_PC|contador[5]~19 ));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[5]~18 .lut_mask = 16'h692B;
defparam \Unidade_Controle|count_PC|contador[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y18_N25
dffeas \Unidade_Controle|count_PC|contador[5] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|count_PC|contador[5]~18_combout ),
	.asdata(vcc),
	.clrn(!\Unidade_Controle|FSM_c|PC_clr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|count_PC|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[5] .is_wysiwyg = "true";
defparam \Unidade_Controle|count_PC|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~1 (
// Equation(s):
// \Memoria_Instruncao|Mux3~1_combout  = (!\Unidade_Controle|count_PC|contador [5] & (\Unidade_Controle|count_PC|contador [6] & !\Unidade_Controle|count_PC|contador [4]))

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [5]),
	.datac(\Unidade_Controle|count_PC|contador [6]),
	.datad(\Unidade_Controle|count_PC|contador [4]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~1 .lut_mask = 16'h0030;
defparam \Memoria_Instruncao|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneive_lcell_comb \Memoria_Instruncao|Mux14~0 (
// Equation(s):
// \Memoria_Instruncao|Mux14~0_combout  = (!\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [0] & \Memoria_Instruncao|Mux3~1_combout ))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Memoria_Instruncao|Mux3~1_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux14~0 .lut_mask = 16'h5000;
defparam \Memoria_Instruncao|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N30
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~7 (
// Equation(s):
// \Memoria_Instruncao|Mux1~7_combout  = (\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [1] & (\Unidade_Controle|count_PC|contador [0] & !\Unidade_Controle|count_PC|contador [3])))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~7 .lut_mask = 16'h0080;
defparam \Memoria_Instruncao|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N28
cycloneive_lcell_comb \Memoria_Instruncao|Mux14~1 (
// Equation(s):
// \Memoria_Instruncao|Mux14~1_combout  = (\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador [2] $ ((!\Unidade_Controle|count_PC|contador [1])))) # (!\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador 
// [1] & (\Unidade_Controle|count_PC|contador [2] $ (\Unidade_Controle|count_PC|contador [3]))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [1]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux14~1 .lut_mask = 16'h92C2;
defparam \Memoria_Instruncao|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N2
cycloneive_lcell_comb \Memoria_Instruncao|Mux14~2 (
// Equation(s):
// \Memoria_Instruncao|Mux14~2_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4]) # ((\Memoria_Instruncao|Mux1~7_combout )))) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador 
// [4] & ((\Memoria_Instruncao|Mux14~1_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux1~7_combout ),
	.datad(\Memoria_Instruncao|Mux14~1_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux14~2 .lut_mask = 16'hB9A8;
defparam \Memoria_Instruncao|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N18
cycloneive_lcell_comb \Memoria_Instruncao|Mux14~4 (
// Equation(s):
// \Memoria_Instruncao|Mux14~4_combout  = (\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux14~2_combout  & (\Memoria_Instruncao|Mux14~3_combout )) # (!\Memoria_Instruncao|Mux14~2_combout  & ((\Memoria_Instruncao|Mux1~3_combout ))))) # 
// (!\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux14~2_combout ))))

	.dataa(\Memoria_Instruncao|Mux14~3_combout ),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux1~3_combout ),
	.datad(\Memoria_Instruncao|Mux14~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux14~4 .lut_mask = 16'hBBC0;
defparam \Memoria_Instruncao|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N0
cycloneive_lcell_comb \Memoria_Instruncao|Mux14~5 (
// Equation(s):
// \Memoria_Instruncao|Mux14~5_combout  = (\Memoria_Instruncao|Mux1~10_combout  & ((\Memoria_Instruncao|Mux14~0_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux14~4_combout )))) # (!\Memoria_Instruncao|Mux1~10_combout  & 
// (!\Unidade_Controle|count_PC|contador [6] & ((\Memoria_Instruncao|Mux14~4_combout ))))

	.dataa(\Memoria_Instruncao|Mux1~10_combout ),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux14~0_combout ),
	.datad(\Memoria_Instruncao|Mux14~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux14~5 .lut_mask = 16'hB3A0;
defparam \Memoria_Instruncao|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N20
cycloneive_lcell_comb \Memoria_Instruncao|data[1] (
// Equation(s):
// \Memoria_Instruncao|data [1] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux14~5_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [1]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [1]),
	.datac(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.datad(\Memoria_Instruncao|Mux14~5_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [1]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[1] .lut_mask = 16'hFC0C;
defparam \Memoria_Instruncao|data[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N21
dffeas \Unidade_Controle|reg_ir|IR_out[1] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[1] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N24
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~5 (
// Equation(s):
// \Unidade_Controle|somador|Add0~5_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & (\Unidade_Controle|count_PC|contador [1])) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~3_combout )))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [1]),
	.datad(\Unidade_Controle|somador|Add0~3_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~5 .lut_mask = 16'hF5A0;
defparam \Unidade_Controle|somador|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y18_N19
dffeas \Unidade_Controle|count_PC|contador[2] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|count_PC|contador[2]~12_combout ),
	.asdata(vcc),
	.clrn(!\Unidade_Controle|FSM_c|PC_clr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|count_PC|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[2] .is_wysiwyg = "true";
defparam \Unidade_Controle|count_PC|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~3 (
// Equation(s):
// \Memoria_Instruncao|Mux1~3_combout  = (!\Unidade_Controle|count_PC|contador [3] & (!\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [0] & !\Unidade_Controle|count_PC|contador [1])))

	.dataa(\Unidade_Controle|count_PC|contador [3]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~3 .lut_mask = 16'h0010;
defparam \Memoria_Instruncao|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~5 (
// Equation(s):
// \Memoria_Instruncao|Mux1~5_combout  = (\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|count_PC|contador [0]) # (\Unidade_Controle|count_PC|contador [2]))) # (!\Unidade_Controle|count_PC|contador 
// [1] & ((!\Unidade_Controle|count_PC|contador [2]) # (!\Unidade_Controle|count_PC|contador [0])))))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~5 .lut_mask = 16'hBD00;
defparam \Memoria_Instruncao|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~4 (
// Equation(s):
// \Memoria_Instruncao|Mux1~4_combout  = (!\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [3] & (!\Unidade_Controle|count_PC|contador [0] & \Unidade_Controle|count_PC|contador [1])))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~4 .lut_mask = 16'h0400;
defparam \Memoria_Instruncao|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~6 (
// Equation(s):
// \Memoria_Instruncao|Mux1~6_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4]) # ((\Memoria_Instruncao|Mux1~4_combout )))) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador [4] 
// & (\Memoria_Instruncao|Mux1~5_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux1~5_combout ),
	.datad(\Memoria_Instruncao|Mux1~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~6 .lut_mask = 16'hBA98;
defparam \Memoria_Instruncao|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~8 (
// Equation(s):
// \Memoria_Instruncao|Mux1~8_combout  = (\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux1~6_combout  & ((\Memoria_Instruncao|Mux1~7_combout ))) # (!\Memoria_Instruncao|Mux1~6_combout  & (\Memoria_Instruncao|Mux1~3_combout )))) # 
// (!\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux1~6_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [4]),
	.datab(\Memoria_Instruncao|Mux1~3_combout ),
	.datac(\Memoria_Instruncao|Mux1~7_combout ),
	.datad(\Memoria_Instruncao|Mux1~6_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~8 .lut_mask = 16'hF588;
defparam \Memoria_Instruncao|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~9 (
// Equation(s):
// \Memoria_Instruncao|Mux1~9_combout  = (\Memoria_Instruncao|Mux1~11_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux1~8_combout ))

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux1~11_combout ),
	.datad(\Memoria_Instruncao|Mux1~8_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~9 .lut_mask = 16'hF3F0;
defparam \Memoria_Instruncao|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneive_lcell_comb \Memoria_Instruncao|data[14] (
// Equation(s):
// \Memoria_Instruncao|data [14] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux1~9_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [14]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [14]),
	.datac(\Memoria_Instruncao|Mux1~9_combout ),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [14]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[14] .lut_mask = 16'hF0CC;
defparam \Memoria_Instruncao|data[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \Unidade_Controle|reg_ir|IR_out[14] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [14]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[14] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneive_lcell_comb \Memoria_Instruncao|Mux2~1 (
// Equation(s):
// \Memoria_Instruncao|Mux2~1_combout  = (\Unidade_Controle|count_PC|contador [5] & (((!\Unidade_Controle|count_PC|contador [1]) # (!\Unidade_Controle|count_PC|contador [0])) # (!\Unidade_Controle|count_PC|contador [2]))) # 
// (!\Unidade_Controle|count_PC|contador [5] & (\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador [2] $ (!\Unidade_Controle|count_PC|contador [1]))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux2~1 .lut_mask = 16'h6ABA;
defparam \Memoria_Instruncao|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N4
cycloneive_lcell_comb \Memoria_Instruncao|Mux13~0 (
// Equation(s):
// \Memoria_Instruncao|Mux13~0_combout  = (!\Unidade_Controle|count_PC|contador [6] & (\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [4] & \Unidade_Controle|count_PC|contador [5])))

	.dataa(\Unidade_Controle|count_PC|contador [6]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [4]),
	.datad(\Unidade_Controle|count_PC|contador [5]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux13~0 .lut_mask = 16'h4000;
defparam \Memoria_Instruncao|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneive_lcell_comb \Memoria_Instruncao|Mux2~0 (
// Equation(s):
// \Memoria_Instruncao|Mux2~0_combout  = (!\Unidade_Controle|count_PC|contador [1] & ((\Memoria_Instruncao|Mux14~0_combout ) # ((!\Unidade_Controle|count_PC|contador [0] & \Memoria_Instruncao|Mux13~0_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Memoria_Instruncao|Mux13~0_combout ),
	.datad(\Memoria_Instruncao|Mux14~0_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux2~0 .lut_mask = 16'h3310;
defparam \Memoria_Instruncao|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneive_lcell_comb \Memoria_Instruncao|Mux2~2 (
// Equation(s):
// \Memoria_Instruncao|Mux2~2_combout  = (!\Unidade_Controle|count_PC|contador [3] & ((\Memoria_Instruncao|Mux2~0_combout ) # ((\Memoria_Instruncao|Mux13~1_combout  & !\Memoria_Instruncao|Mux2~1_combout ))))

	.dataa(\Memoria_Instruncao|Mux13~1_combout ),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Memoria_Instruncao|Mux2~1_combout ),
	.datad(\Memoria_Instruncao|Mux2~0_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux2~2 .lut_mask = 16'h3302;
defparam \Memoria_Instruncao|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N30
cycloneive_lcell_comb \Memoria_Instruncao|data[13] (
// Equation(s):
// \Memoria_Instruncao|data [13] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux2~2_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [13]))

	.dataa(\Memoria_Instruncao|data [13]),
	.datab(gnd),
	.datac(\Memoria_Instruncao|Mux2~2_combout ),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [13]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[13] .lut_mask = 16'hF0AA;
defparam \Memoria_Instruncao|data[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N31
dffeas \Unidade_Controle|reg_ir|IR_out[13] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [13]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[13] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N2
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector12~1 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector12~1_combout  = (\Unidade_Controle|reg_ir|IR_out [14] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & \Unidade_Controle|reg_ir|IR_out [13]))

	.dataa(gnd),
	.datab(\Unidade_Controle|reg_ir|IR_out [14]),
	.datac(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datad(\Unidade_Controle|reg_ir|IR_out [13]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector12~1 .lut_mask = 16'hC000;
defparam \Unidade_Controle|FSM_c|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N6
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector2~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector2~0_combout  = (\Unidade_Controle|FSM_c|estado.busca~q ) # ((\Unidade_Controle|FSM_c|PC_inc~q  & \Unidade_Controle|FSM_c|Selector12~1_combout ))

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|estado.busca~q ),
	.datac(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datad(\Unidade_Controle|FSM_c|Selector12~1_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector2~0 .lut_mask = 16'hFCCC;
defparam \Unidade_Controle|FSM_c|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N7
dffeas \Unidade_Controle|FSM_c|PC_inc (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|PC_inc~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|PC_inc .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|PC_inc .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y18_N23
dffeas \Unidade_Controle|count_PC|contador[4] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|count_PC|contador[4]~16_combout ),
	.asdata(vcc),
	.clrn(!\Unidade_Controle|FSM_c|PC_clr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|count_PC|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[4] .is_wysiwyg = "true";
defparam \Unidade_Controle|count_PC|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneive_lcell_comb \Memoria_Instruncao|Mux15~0 (
// Equation(s):
// \Memoria_Instruncao|Mux15~0_combout  = (!\Unidade_Controle|count_PC|contador [1] & (!\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador [2] & !\Unidade_Controle|count_PC|contador [3])))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux15~0 .lut_mask = 16'h0010;
defparam \Memoria_Instruncao|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~11 (
// Equation(s):
// \Memoria_Instruncao|Mux1~11_combout  = (!\Unidade_Controle|count_PC|contador [5] & (\Unidade_Controle|count_PC|contador [6] & (!\Unidade_Controle|count_PC|contador [4] & \Memoria_Instruncao|Mux15~0_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Unidade_Controle|count_PC|contador [4]),
	.datad(\Memoria_Instruncao|Mux15~0_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~11 .lut_mask = 16'h0400;
defparam \Memoria_Instruncao|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneive_lcell_comb \Memoria_Instruncao|Mux9~0 (
// Equation(s):
// \Memoria_Instruncao|Mux9~0_combout  = (\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|count_PC|contador [1] & (\Unidade_Controle|count_PC|contador [0] $ (\Unidade_Controle|count_PC|contador [2]))) # (!\Unidade_Controle|count_PC|contador [1] 
// & (!\Unidade_Controle|count_PC|contador [0] & !\Unidade_Controle|count_PC|contador [2]))))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux9~0 .lut_mask = 16'h2900;
defparam \Memoria_Instruncao|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneive_lcell_comb \Memoria_Instruncao|Mux9~1 (
// Equation(s):
// \Memoria_Instruncao|Mux9~1_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4]) # ((\Memoria_Instruncao|Mux1~4_combout )))) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador [4] 
// & (\Memoria_Instruncao|Mux9~0_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux9~0_combout ),
	.datad(\Memoria_Instruncao|Mux1~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux9~1 .lut_mask = 16'hBA98;
defparam \Memoria_Instruncao|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneive_lcell_comb \Memoria_Instruncao|Mux9~2 (
// Equation(s):
// \Memoria_Instruncao|Mux9~2_combout  = (\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux9~1_combout  & ((\Memoria_Instruncao|Mux1~7_combout ))) # (!\Memoria_Instruncao|Mux9~1_combout  & (\Memoria_Instruncao|Mux1~3_combout )))) # 
// (!\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux9~1_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [4]),
	.datab(\Memoria_Instruncao|Mux1~3_combout ),
	.datac(\Memoria_Instruncao|Mux1~7_combout ),
	.datad(\Memoria_Instruncao|Mux9~1_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux9~2 .lut_mask = 16'hF588;
defparam \Memoria_Instruncao|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneive_lcell_comb \Memoria_Instruncao|Mux9~3 (
// Equation(s):
// \Memoria_Instruncao|Mux9~3_combout  = (\Memoria_Instruncao|Mux1~11_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux9~2_combout ))

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux1~11_combout ),
	.datad(\Memoria_Instruncao|Mux9~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux9~3 .lut_mask = 16'hF3F0;
defparam \Memoria_Instruncao|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneive_lcell_comb \Memoria_Instruncao|data[6] (
// Equation(s):
// \Memoria_Instruncao|data [6] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux9~3_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [6]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [6]),
	.datac(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.datad(\Memoria_Instruncao|Mux9~3_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [6]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[6] .lut_mask = 16'hFC0C;
defparam \Memoria_Instruncao|data[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y20_N25
dffeas \Unidade_Controle|reg_ir|IR_out[6] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[6] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N22
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~16 (
// Equation(s):
// \Unidade_Controle|somador|Add0~16_combout  = \Unidade_Controle|count_PC|contador [6] $ (\Unidade_Controle|somador|Add0~15  $ (!\Unidade_Controle|reg_ir|IR_out [6]))

	.dataa(\Unidade_Controle|count_PC|contador [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [6]),
	.cin(\Unidade_Controle|somador|Add0~15 ),
	.combout(\Unidade_Controle|somador|Add0~16_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~16 .lut_mask = 16'h5AA5;
defparam \Unidade_Controle|somador|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N28
cycloneive_lcell_comb \Unidade_Controle|somador|Add0~18 (
// Equation(s):
// \Unidade_Controle|somador|Add0~18_combout  = (\Unidade_Controle|FSM_c|PC_inc~q  & (\Unidade_Controle|count_PC|contador [6])) # (!\Unidade_Controle|FSM_c|PC_inc~q  & ((\Unidade_Controle|somador|Add0~16_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [6]),
	.datab(gnd),
	.datac(\Unidade_Controle|somador|Add0~16_combout ),
	.datad(\Unidade_Controle|FSM_c|PC_inc~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|somador|Add0~18_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|somador|Add0~18 .lut_mask = 16'hAAF0;
defparam \Unidade_Controle|somador|Add0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneive_lcell_comb \Unidade_Controle|count_PC|contador[6]~20 (
// Equation(s):
// \Unidade_Controle|count_PC|contador[6]~20_combout  = \Unidade_Controle|FSM_c|PC_inc~q  $ (\Unidade_Controle|count_PC|contador[5]~19  $ (\Unidade_Controle|somador|Add0~18_combout ))

	.dataa(\Unidade_Controle|FSM_c|PC_inc~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|somador|Add0~18_combout ),
	.cin(\Unidade_Controle|count_PC|contador[5]~19 ),
	.combout(\Unidade_Controle|count_PC|contador[6]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[6]~20 .lut_mask = 16'hA55A;
defparam \Unidade_Controle|count_PC|contador[6]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X25_Y18_N27
dffeas \Unidade_Controle|count_PC|contador[6] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|count_PC|contador[6]~20_combout ),
	.asdata(vcc),
	.clrn(!\Unidade_Controle|FSM_c|PC_clr~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|count_PC|contador[15]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|count_PC|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|count_PC|contador[6] .is_wysiwyg = "true";
defparam \Unidade_Controle|count_PC|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N24
cycloneive_lcell_comb \Memoria_Instruncao|Mux12~1 (
// Equation(s):
// \Memoria_Instruncao|Mux12~1_combout  = (\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [1] $ (((\Unidade_Controle|count_PC|contador [2]) # (\Unidade_Controle|count_PC|contador [0]))))) # 
// (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [0] & \Unidade_Controle|count_PC|contador [1])))

	.dataa(\Unidade_Controle|count_PC|contador [3]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux12~1 .lut_mask = 16'h42A8;
defparam \Memoria_Instruncao|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N22
cycloneive_lcell_comb \Memoria_Instruncao|Mux12~2 (
// Equation(s):
// \Memoria_Instruncao|Mux12~2_combout  = (\Memoria_Instruncao|Mux12~0_combout  & ((\Unidade_Controle|count_PC|contador [6] & (\Memoria_Instruncao|Mux15~0_combout )) # (!\Unidade_Controle|count_PC|contador [6] & ((\Memoria_Instruncao|Mux12~1_combout )))))

	.dataa(\Memoria_Instruncao|Mux12~0_combout ),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux15~0_combout ),
	.datad(\Memoria_Instruncao|Mux12~1_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux12~2 .lut_mask = 16'hA280;
defparam \Memoria_Instruncao|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneive_lcell_comb \Memoria_Instruncao|data[3] (
// Equation(s):
// \Memoria_Instruncao|data [3] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux12~2_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [3]))

	.dataa(\Memoria_Instruncao|data [3]),
	.datab(gnd),
	.datac(\Memoria_Instruncao|Mux12~2_combout ),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [3]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[3] .lut_mask = 16'hF0AA;
defparam \Memoria_Instruncao|data[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N27
dffeas \Unidade_Controle|reg_ir|IR_out[3] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[3] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N18
cycloneive_lcell_comb \Unidade_Controle|FSM_c|RF_Rq_addr[3]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|RF_Rq_addr[3]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [3]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|RF_Rq_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N14
cycloneive_lcell_comb \Unidade_Controle|FSM_c|estado~26 (
// Equation(s):
// \Unidade_Controle|FSM_c|estado~26_combout  = (\Unidade_Controle|reg_ir|IR_out [13] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & (!\Unidade_Controle|reg_ir|IR_out [14] & !\Unidade_Controle|reg_ir|IR_out [12])))

	.dataa(\Unidade_Controle|reg_ir|IR_out [13]),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|reg_ir|IR_out [14]),
	.datad(\Unidade_Controle|reg_ir|IR_out [12]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|estado~26_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado~26 .lut_mask = 16'h0008;
defparam \Unidade_Controle|FSM_c|estado~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N15
dffeas \Unidade_Controle|FSM_c|estado.somar (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|estado~26_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.somar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.somar .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.somar .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneive_lcell_comb \Unidade_Controle|FSM_c|estado~24 (
// Equation(s):
// \Unidade_Controle|FSM_c|estado~24_combout  = (!\Unidade_Controle|reg_ir|IR_out [13] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & (\Unidade_Controle|reg_ir|IR_out [14] & !\Unidade_Controle|reg_ir|IR_out [12])))

	.dataa(\Unidade_Controle|reg_ir|IR_out [13]),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|reg_ir|IR_out [14]),
	.datad(\Unidade_Controle|reg_ir|IR_out [12]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|estado~24_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado~24 .lut_mask = 16'h0040;
defparam \Unidade_Controle|FSM_c|estado~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N11
dffeas \Unidade_Controle|FSM_c|estado.subtrair (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|estado~24_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.subtrair .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.subtrair .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N22
cycloneive_lcell_comb \Unidade_Controle|FSM_c|RF_Rq_addr[0]~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|RF_Rq_addr[0]~0_combout  = (\rst_principal~input_o  & ((\Unidade_Controle|FSM_c|estado.somar~q ) # (\Unidade_Controle|FSM_c|estado.subtrair~q )))

	.dataa(gnd),
	.datab(\rst_principal~input_o ),
	.datac(\Unidade_Controle|FSM_c|estado.somar~q ),
	.datad(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|RF_Rq_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[0]~0 .lut_mask = 16'hCCC0;
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N19
dffeas \Unidade_Controle|FSM_c|RF_Rq_addr[3] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|RF_Rq_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[3] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N14
cycloneive_lcell_comb \Memoria_Instruncao|Mux13~4 (
// Equation(s):
// \Memoria_Instruncao|Mux13~4_combout  = (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [1] & \Unidade_Controle|count_PC|contador [0]))

	.dataa(\Unidade_Controle|count_PC|contador [3]),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [1]),
	.datad(\Unidade_Controle|count_PC|contador [0]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux13~4 .lut_mask = 16'h5000;
defparam \Memoria_Instruncao|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N10
cycloneive_lcell_comb \Memoria_Instruncao|Mux13~2 (
// Equation(s):
// \Memoria_Instruncao|Mux13~2_combout  = (\Unidade_Controle|count_PC|contador [5]) # ((\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|count_PC|contador [1]))) # (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador 
// [2])))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [1]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux13~2 .lut_mask = 16'hFAEE;
defparam \Memoria_Instruncao|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N8
cycloneive_lcell_comb \Memoria_Instruncao|Mux13~3 (
// Equation(s):
// \Memoria_Instruncao|Mux13~3_combout  = (\Unidade_Controle|count_PC|contador [0] & (!\Unidade_Controle|count_PC|contador [4] & (!\Unidade_Controle|count_PC|contador [6] & !\Memoria_Instruncao|Mux13~2_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Unidade_Controle|count_PC|contador [6]),
	.datad(\Memoria_Instruncao|Mux13~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux13~3 .lut_mask = 16'h0002;
defparam \Memoria_Instruncao|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N24
cycloneive_lcell_comb \Memoria_Instruncao|Mux13~5 (
// Equation(s):
// \Memoria_Instruncao|Mux13~5_combout  = (\Memoria_Instruncao|Mux13~3_combout ) # ((\Memoria_Instruncao|Mux1~11_combout ) # ((\Memoria_Instruncao|Mux13~0_combout  & \Memoria_Instruncao|Mux13~4_combout )))

	.dataa(\Memoria_Instruncao|Mux13~0_combout ),
	.datab(\Memoria_Instruncao|Mux13~4_combout ),
	.datac(\Memoria_Instruncao|Mux13~3_combout ),
	.datad(\Memoria_Instruncao|Mux1~11_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux13~5 .lut_mask = 16'hFFF8;
defparam \Memoria_Instruncao|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y20_N26
cycloneive_lcell_comb \Memoria_Instruncao|data[2] (
// Equation(s):
// \Memoria_Instruncao|data [2] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux13~5_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [2]))

	.dataa(\Memoria_Instruncao|data [2]),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.datad(\Memoria_Instruncao|Mux13~5_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [2]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[2] .lut_mask = 16'hFA0A;
defparam \Memoria_Instruncao|data[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y20_N27
dffeas \Unidade_Controle|reg_ir|IR_out[2] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[2] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneive_lcell_comb \Unidade_Controle|FSM_c|RF_Rq_addr[2]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|RF_Rq_addr[2]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [2]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|RF_Rq_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N25
dffeas \Unidade_Controle|FSM_c|RF_Rq_addr[2] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|RF_Rq_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[2] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneive_lcell_comb \Unidade_Controle|FSM_c|RF_Rq_addr[1]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|RF_Rq_addr[1]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|reg_ir|IR_out [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|RF_Rq_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[1]~feeder .lut_mask = 16'hF0F0;
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N3
dffeas \Unidade_Controle|FSM_c|RF_Rq_addr[1] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|RF_Rq_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[1] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneive_lcell_comb \Unidade_Controle|FSM_c|estado~29 (
// Equation(s):
// \Unidade_Controle|FSM_c|estado~29_combout  = (\Unidade_Controle|reg_ir|IR_out [13] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & (!\Unidade_Controle|reg_ir|IR_out [14] & \Unidade_Controle|reg_ir|IR_out [12])))

	.dataa(\Unidade_Controle|reg_ir|IR_out [13]),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|reg_ir|IR_out [14]),
	.datad(\Unidade_Controle|reg_ir|IR_out [12]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|estado~29_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado~29 .lut_mask = 16'h0800;
defparam \Unidade_Controle|FSM_c|estado~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N29
dffeas \Unidade_Controle|FSM_c|estado.carregar_constante (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|estado~29_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.carregar_constante~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.carregar_constante .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.carregar_constante .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneive_lcell_comb \Unidade_Controle|FSM_c|alu_s0~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|alu_s0~0_combout  = (\rst_principal~input_o  & !\Unidade_Controle|FSM_c|estado.decodificacao~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\rst_principal~input_o ),
	.datad(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|alu_s0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|alu_s0~0 .lut_mask = 16'h00F0;
defparam \Unidade_Controle|FSM_c|alu_s0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N5
dffeas \Unidade_Controle|FSM_c|RF_s1~reg0 (
	.clk(\Divisor_clock|sig_clk~q ),
	.d(gnd),
	.asdata(\Unidade_Controle|FSM_c|estado.carregar_constante~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|alu_s0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_s1~reg0 .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_s1~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N18
cycloneive_lcell_comb \Unidade_Controle|FSM_c|WideOr5~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|WideOr5~0_combout  = (!\Unidade_Controle|FSM_c|estado.carregar_constante~q  & (!\Unidade_Controle|FSM_c|estado.somar~q  & !\Unidade_Controle|FSM_c|estado.subtrair~q ))

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|estado.carregar_constante~q ),
	.datac(\Unidade_Controle|FSM_c|estado.somar~q ),
	.datad(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|WideOr5~0 .lut_mask = 16'h0003;
defparam \Unidade_Controle|FSM_c|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y17_N27
dffeas \Unidade_Controle|FSM_c|RF_s0~reg0 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|FSM_c|WideOr5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|alu_s0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_s0~reg0 .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_s0~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneive_lcell_comb \Bloco_OP|m|mo[15]~4 (
// Equation(s):
// \Bloco_OP|m|mo[15]~4_combout  = (!\Unidade_Controle|FSM_c|RF_s0~reg0_q ) # (!\Unidade_Controle|FSM_c|RF_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datad(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[15]~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[15]~4 .lut_mask = 16'h0FFF;
defparam \Bloco_OP|m|mo[15]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G5
cycloneive_clkctrl \Bloco_OP|m|mo[15]~4clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Bloco_OP|m|mo[15]~4_combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Bloco_OP|m|mo[15]~4clkctrl_outclk ));
// synopsys translate_off
defparam \Bloco_OP|m|mo[15]~4clkctrl .clock_type = "global clock";
defparam \Bloco_OP|m|mo[15]~4clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N6
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector6~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector6~0_combout  = (\Unidade_Controle|FSM_c|estado.armazenar~q ) # ((\Unidade_Controle|FSM_c|D_wr~q  & ((\Unidade_Controle|FSM_c|estado.decodificacao~q ) # (\Unidade_Controle|FSM_c|estado.subtrair~q ))))

	.dataa(\Unidade_Controle|FSM_c|estado.armazenar~q ),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|FSM_c|D_wr~q ),
	.datad(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector6~0 .lut_mask = 16'hFAEA;
defparam \Unidade_Controle|FSM_c|Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N7
dffeas \Unidade_Controle|FSM_c|D_wr (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_wr .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneive_lcell_comb \Unidade_Controle|FSM_c|estado~28 (
// Equation(s):
// \Unidade_Controle|FSM_c|estado~28_combout  = (!\Unidade_Controle|reg_ir|IR_out [13] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & (!\Unidade_Controle|reg_ir|IR_out [14] & !\Unidade_Controle|reg_ir|IR_out [12])))

	.dataa(\Unidade_Controle|reg_ir|IR_out [13]),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|reg_ir|IR_out [14]),
	.datad(\Unidade_Controle|reg_ir|IR_out [12]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|estado~28_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado~28 .lut_mask = 16'h0004;
defparam \Unidade_Controle|FSM_c|estado~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N31
dffeas \Unidade_Controle|FSM_c|estado.carregar (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|estado~28_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.carregar~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.carregar .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.carregar .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N4
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector8~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector8~0_combout  = (\Unidade_Controle|FSM_c|estado.carregar~q ) # ((\Unidade_Controle|FSM_c|D_rd~q  & ((\Unidade_Controle|FSM_c|estado.subtrair~q ) # (\Unidade_Controle|FSM_c|estado.decodificacao~q ))))

	.dataa(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|FSM_c|D_rd~q ),
	.datad(\Unidade_Controle|FSM_c|estado.carregar~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector8~0 .lut_mask = 16'hFFE0;
defparam \Unidade_Controle|FSM_c|Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N5
dffeas \Unidade_Controle|FSM_c|D_rd (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_rd .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_rd .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneive_lcell_comb \Memoria_Instruncao|Mux15~1 (
// Equation(s):
// \Memoria_Instruncao|Mux15~1_combout  = (\Unidade_Controle|count_PC|contador [0] & ((\Unidade_Controle|count_PC|contador [1] & (!\Unidade_Controle|count_PC|contador [2])) # (!\Unidade_Controle|count_PC|contador [1] & ((!\Unidade_Controle|count_PC|contador 
// [3]))))) # (!\Unidade_Controle|count_PC|contador [0] & ((\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [1])) # (!\Unidade_Controle|count_PC|contador [2] & ((\Unidade_Controle|count_PC|contador [3])))))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [3]),
	.datad(\Unidade_Controle|count_PC|contador [0]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux15~1 .lut_mask = 16'h27B8;
defparam \Memoria_Instruncao|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneive_lcell_comb \Memoria_Instruncao|Mux15~2 (
// Equation(s):
// \Memoria_Instruncao|Mux15~2_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4]) # ((\Memoria_Instruncao|Mux1~7_combout )))) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador 
// [4] & ((\Memoria_Instruncao|Mux15~1_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux1~7_combout ),
	.datad(\Memoria_Instruncao|Mux15~1_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux15~2 .lut_mask = 16'hB9A8;
defparam \Memoria_Instruncao|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneive_lcell_comb \Memoria_Instruncao|Mux15~3 (
// Equation(s):
// \Memoria_Instruncao|Mux15~3_combout  = (\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux15~2_combout  & ((\Memoria_Instruncao|Mux15~0_combout ))) # (!\Memoria_Instruncao|Mux15~2_combout  & (\Memoria_Instruncao|Mux1~3_combout )))) # 
// (!\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux15~2_combout ))))

	.dataa(\Memoria_Instruncao|Mux1~3_combout ),
	.datab(\Memoria_Instruncao|Mux15~0_combout ),
	.datac(\Unidade_Controle|count_PC|contador [4]),
	.datad(\Memoria_Instruncao|Mux15~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux15~3 .lut_mask = 16'hCFA0;
defparam \Memoria_Instruncao|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneive_lcell_comb \Memoria_Instruncao|Mux15~4 (
// Equation(s):
// \Memoria_Instruncao|Mux15~4_combout  = (\Memoria_Instruncao|Mux1~10_combout  & ((\Memoria_Instruncao|Mux14~0_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux15~3_combout )))) # (!\Memoria_Instruncao|Mux1~10_combout  & 
// (!\Unidade_Controle|count_PC|contador [6] & ((\Memoria_Instruncao|Mux15~3_combout ))))

	.dataa(\Memoria_Instruncao|Mux1~10_combout ),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux14~0_combout ),
	.datad(\Memoria_Instruncao|Mux15~3_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux15~4 .lut_mask = 16'hB3A0;
defparam \Memoria_Instruncao|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneive_lcell_comb \Memoria_Instruncao|data[0] (
// Equation(s):
// \Memoria_Instruncao|data [0] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux15~4_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [0]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [0]),
	.datac(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.datad(\Memoria_Instruncao|Mux15~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [0]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[0] .lut_mask = 16'hFC0C;
defparam \Memoria_Instruncao|data[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N1
dffeas \Unidade_Controle|reg_ir|IR_out[0] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[0] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N20
cycloneive_lcell_comb \Unidade_Controle|FSM_c|RF_Rq_addr[0]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|RF_Rq_addr[0]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [0]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|RF_Rq_addr[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[0]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N21
dffeas \Unidade_Controle|FSM_c|RF_Rq_addr[0] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|RF_Rq_addr[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[0] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_Rq_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N22
cycloneive_lcell_comb \Bloco_OP|m|mo[0]~43 (
// Equation(s):
// \Bloco_OP|m|mo[0]~43_combout  = (\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (((\Unidade_Controle|reg_ir|IR_out [0])))) # (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & ((\Bloco_OP|m|mo[0]~42_combout ) # ((\Unidade_Controle|FSM_c|RF_s0~reg0_q ))))

	.dataa(\Bloco_OP|m|mo[0]~42_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datad(\Unidade_Controle|reg_ir|IR_out [0]),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[0]~43_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[0]~43 .lut_mask = 16'hFE0E;
defparam \Bloco_OP|m|mo[0]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N5
dffeas \Unidade_Controle|FSM_c|alu_s1~reg0 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|alu_s0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|alu_s1~reg0 .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|alu_s1~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N0
cycloneive_lcell_comb \Bloco_OP|m|mo[5]~26 (
// Equation(s):
// \Bloco_OP|m|mo[5]~26_combout  = (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & ((\Unidade_Controle|FSM_c|alu_s0~reg0_q ) # ((\Unidade_Controle|FSM_c|RF_s0~reg0_q ) # (\Unidade_Controle|FSM_c|alu_s1~reg0_q ))))

	.dataa(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datab(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[5]~26_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[5]~26 .lut_mask = 16'h3332;
defparam \Bloco_OP|m|mo[5]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N18
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[0]~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[0]~0_combout  = (\rst_principal~input_o  & ((\Unidade_Controle|FSM_c|estado.armazenar~q ) # (\Unidade_Controle|FSM_c|estado.carregar~q )))

	.dataa(\Unidade_Controle|FSM_c|estado.armazenar~q ),
	.datab(\rst_principal~input_o ),
	.datac(gnd),
	.datad(\Unidade_Controle|FSM_c|estado.carregar~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[0]~0 .lut_mask = 16'hCC88;
defparam \Unidade_Controle|FSM_c|D_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N19
dffeas \Unidade_Controle|FSM_c|D_addr[0] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|reg_ir|IR_out [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[0] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N8
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[1]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[1]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [1]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[1]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|D_addr[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N9
dffeas \Unidade_Controle|FSM_c|D_addr[1] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|D_addr[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[1] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N30
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[2]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[2]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [2]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[2]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|D_addr[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N31
dffeas \Unidade_Controle|FSM_c|D_addr[2] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|D_addr[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[2] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N12
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[3]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[3]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [3]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[3]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|D_addr[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N13
dffeas \Unidade_Controle|FSM_c|D_addr[3] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|D_addr[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[3] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneive_lcell_comb \Memoria_Instruncao|Mux11~3 (
// Equation(s):
// \Memoria_Instruncao|Mux11~3_combout  = (\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|count_PC|contador [5]) # ((!\Unidade_Controle|count_PC|contador [2] & !\Unidade_Controle|count_PC|contador [0])))) # 
// (!\Unidade_Controle|count_PC|contador [1] & (((\Unidade_Controle|count_PC|contador [2]))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux11~3 .lut_mask = 16'hABCC;
defparam \Memoria_Instruncao|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneive_lcell_comb \Memoria_Instruncao|Mux11~1 (
// Equation(s):
// \Memoria_Instruncao|Mux11~1_combout  = (!\Unidade_Controle|count_PC|contador [6] & \Unidade_Controle|count_PC|contador [4])

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(gnd),
	.datad(\Unidade_Controle|count_PC|contador [4]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux11~1 .lut_mask = 16'h3300;
defparam \Memoria_Instruncao|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N20
cycloneive_lcell_comb \Memoria_Instruncao|Mux11~2 (
// Equation(s):
// \Memoria_Instruncao|Mux11~2_combout  = (\Memoria_Instruncao|Mux11~0_combout  & ((\Memoria_Instruncao|Mux11~1_combout ) # ((\Unidade_Controle|count_PC|contador [1] & \Memoria_Instruncao|Mux14~0_combout )))) # (!\Memoria_Instruncao|Mux11~0_combout  & 
// (\Unidade_Controle|count_PC|contador [1] & ((\Memoria_Instruncao|Mux14~0_combout ))))

	.dataa(\Memoria_Instruncao|Mux11~0_combout ),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Memoria_Instruncao|Mux11~1_combout ),
	.datad(\Memoria_Instruncao|Mux14~0_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux11~2 .lut_mask = 16'hECA0;
defparam \Memoria_Instruncao|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneive_lcell_comb \Memoria_Instruncao|Mux11~4 (
// Equation(s):
// \Memoria_Instruncao|Mux11~4_combout  = (\Unidade_Controle|count_PC|contador [3] & (\Memoria_Instruncao|Mux13~1_combout  & (!\Memoria_Instruncao|Mux11~3_combout ))) # (!\Unidade_Controle|count_PC|contador [3] & (((\Memoria_Instruncao|Mux11~2_combout ))))

	.dataa(\Memoria_Instruncao|Mux13~1_combout ),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Memoria_Instruncao|Mux11~3_combout ),
	.datad(\Memoria_Instruncao|Mux11~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux11~4 .lut_mask = 16'h3B08;
defparam \Memoria_Instruncao|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneive_lcell_comb \Memoria_Instruncao|data[4] (
// Equation(s):
// \Memoria_Instruncao|data [4] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux11~4_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [4]))

	.dataa(\Memoria_Instruncao|data [4]),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.datad(\Memoria_Instruncao|Mux11~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [4]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[4] .lut_mask = 16'hFA0A;
defparam \Memoria_Instruncao|data[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N27
dffeas \Unidade_Controle|reg_ir|IR_out[4] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[4] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N26
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[4]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[4]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [4]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[4]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|D_addr[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N27
dffeas \Unidade_Controle|FSM_c|D_addr[4] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|D_addr[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[4] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X26_Y18_N26
cycloneive_lcell_comb \Memoria_Instruncao|data[5] (
// Equation(s):
// \Memoria_Instruncao|data [5] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|Mux10~5_combout )) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|data [5])))

	.dataa(\Memoria_Instruncao|Mux10~5_combout ),
	.datab(gnd),
	.datac(\Memoria_Instruncao|data [5]),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [5]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[5] .lut_mask = 16'hAAF0;
defparam \Memoria_Instruncao|data[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y18_N27
dffeas \Unidade_Controle|reg_ir|IR_out[5] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[5] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N28
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[5]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[5]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Unidade_Controle|reg_ir|IR_out [5]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[5]~feeder .lut_mask = 16'hFF00;
defparam \Unidade_Controle|FSM_c|D_addr[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N29
dffeas \Unidade_Controle|FSM_c|D_addr[5] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|D_addr[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[5] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N2
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[6]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[6]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|reg_ir|IR_out [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[6]~feeder .lut_mask = 16'hF0F0;
defparam \Unidade_Controle|FSM_c|D_addr[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N3
dffeas \Unidade_Controle|FSM_c|D_addr[6] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|D_addr[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[6] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneive_lcell_comb \Memoria_Instruncao|Mux8~1 (
// Equation(s):
// \Memoria_Instruncao|Mux8~1_combout  = (\Unidade_Controle|count_PC|contador [2] & (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [4] & \Unidade_Controle|count_PC|contador [0]))) # (!\Unidade_Controle|count_PC|contador [2] 
// & (\Unidade_Controle|count_PC|contador [3] & (!\Unidade_Controle|count_PC|contador [4] & !\Unidade_Controle|count_PC|contador [0])))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Unidade_Controle|count_PC|contador [4]),
	.datad(\Unidade_Controle|count_PC|contador [0]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux8~1 .lut_mask = 16'h2004;
defparam \Memoria_Instruncao|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneive_lcell_comb \Memoria_Instruncao|Mux8~0 (
// Equation(s):
// \Memoria_Instruncao|Mux8~0_combout  = (\Unidade_Controle|count_PC|contador [5] & !\Unidade_Controle|count_PC|contador [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [5]),
	.datad(\Unidade_Controle|count_PC|contador [6]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux8~0 .lut_mask = 16'h00F0;
defparam \Memoria_Instruncao|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneive_lcell_comb \Memoria_Instruncao|Mux8~2 (
// Equation(s):
// \Memoria_Instruncao|Mux8~2_combout  = (\Memoria_Instruncao|Mux1~11_combout ) # ((\Unidade_Controle|count_PC|contador [1] & (\Memoria_Instruncao|Mux8~1_combout  & \Memoria_Instruncao|Mux8~0_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Memoria_Instruncao|Mux8~1_combout ),
	.datac(\Memoria_Instruncao|Mux8~0_combout ),
	.datad(\Memoria_Instruncao|Mux1~11_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux8~2 .lut_mask = 16'hFF80;
defparam \Memoria_Instruncao|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneive_lcell_comb \Memoria_Instruncao|data[7] (
// Equation(s):
// \Memoria_Instruncao|data [7] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux8~2_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [7]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [7]),
	.datac(\Memoria_Instruncao|Mux8~2_combout ),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [7]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[7] .lut_mask = 16'hF0CC;
defparam \Memoria_Instruncao|data[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N15
dffeas \Unidade_Controle|reg_ir|IR_out[7] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[7] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneive_lcell_comb \Unidade_Controle|FSM_c|D_addr[7]~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|D_addr[7]~feeder_combout  = \Unidade_Controle|reg_ir|IR_out [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|reg_ir|IR_out [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|D_addr[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[7]~feeder .lut_mask = 16'hF0F0;
defparam \Unidade_Controle|FSM_c|D_addr[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N25
dffeas \Unidade_Controle|FSM_c|D_addr[7] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|D_addr[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|D_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|D_addr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|D_addr[7] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|D_addr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N22
cycloneive_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneive_lcell_comb \Unidade_Controle|FSM_c|alu_s0~1 (
// Equation(s):
// \Unidade_Controle|FSM_c|alu_s0~1_combout  = !\Unidade_Controle|FSM_c|estado.subtrair~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|alu_s0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|alu_s0~1 .lut_mask = 16'h0F0F;
defparam \Unidade_Controle|FSM_c|alu_s0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N3
dffeas \Unidade_Controle|FSM_c|alu_s0~reg0 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|alu_s0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|alu_s0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|alu_s0~reg0 .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|alu_s0~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneive_lcell_comb \Bloco_OP|OP|Add0~17 (
// Equation(s):
// \Bloco_OP|OP|Add0~17_cout  = CARRY(!\Unidade_Controle|FSM_c|alu_s0~reg0_q )

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\Bloco_OP|OP|Add0~17_cout ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~17 .lut_mask = 16'h0033;
defparam \Bloco_OP|OP|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneive_lcell_comb \Bloco_OP|OP|Add0~20 (
// Equation(s):
// \Bloco_OP|OP|Add0~20_combout  = ((\Bloco_OP|OP|Add0~14_combout  $ (\Bloco_OP|RF|Rp_data [1] $ (\Bloco_OP|OP|Add0~19 )))) # (GND)
// \Bloco_OP|OP|Add0~21  = CARRY((\Bloco_OP|OP|Add0~14_combout  & (\Bloco_OP|RF|Rp_data [1] & !\Bloco_OP|OP|Add0~19 )) # (!\Bloco_OP|OP|Add0~14_combout  & ((\Bloco_OP|RF|Rp_data [1]) # (!\Bloco_OP|OP|Add0~19 ))))

	.dataa(\Bloco_OP|OP|Add0~14_combout ),
	.datab(\Bloco_OP|RF|Rp_data [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~19 ),
	.combout(\Bloco_OP|OP|Add0~20_combout ),
	.cout(\Bloco_OP|OP|Add0~21 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~20 .lut_mask = 16'h964D;
defparam \Bloco_OP|OP|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector9~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector9~0_combout  = (\Unidade_Controle|FSM_c|estado.somar~q ) # ((\Unidade_Controle|FSM_c|estado.subtrair~q ) # ((\Unidade_Controle|FSM_c|estado.decodificacao~q  & \Unidade_Controle|FSM_c|RF_Rq_rd~q )))

	.dataa(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datab(\Unidade_Controle|FSM_c|estado.somar~q ),
	.datac(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.datad(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector9~0 .lut_mask = 16'hFFEC;
defparam \Unidade_Controle|FSM_c|Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N11
dffeas \Unidade_Controle|FSM_c|RF_Rq_rd (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rq_rd .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_Rq_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N25
dffeas \Bloco_OP|RF|Rq_data[2] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~416_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[2] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneive_lcell_comb \Bloco_OP|OP|Add0~13 (
// Equation(s):
// \Bloco_OP|OP|Add0~13_combout  = \Bloco_OP|RF|Rq_data [2] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [2]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~13 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N22
cycloneive_lcell_comb \Bloco_OP|OP|Add0~22 (
// Equation(s):
// \Bloco_OP|OP|Add0~22_combout  = (\Bloco_OP|RF|Rp_data [2] & ((\Bloco_OP|OP|Add0~13_combout  & (!\Bloco_OP|OP|Add0~21 )) # (!\Bloco_OP|OP|Add0~13_combout  & (\Bloco_OP|OP|Add0~21  & VCC)))) # (!\Bloco_OP|RF|Rp_data [2] & ((\Bloco_OP|OP|Add0~13_combout  & 
// ((\Bloco_OP|OP|Add0~21 ) # (GND))) # (!\Bloco_OP|OP|Add0~13_combout  & (!\Bloco_OP|OP|Add0~21 ))))
// \Bloco_OP|OP|Add0~23  = CARRY((\Bloco_OP|RF|Rp_data [2] & (\Bloco_OP|OP|Add0~13_combout  & !\Bloco_OP|OP|Add0~21 )) # (!\Bloco_OP|RF|Rp_data [2] & ((\Bloco_OP|OP|Add0~13_combout ) # (!\Bloco_OP|OP|Add0~21 ))))

	.dataa(\Bloco_OP|RF|Rp_data [2]),
	.datab(\Bloco_OP|OP|Add0~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~21 ),
	.combout(\Bloco_OP|OP|Add0~22_combout ),
	.cout(\Bloco_OP|OP|Add0~23 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~22 .lut_mask = 16'h694D;
defparam \Bloco_OP|OP|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N2
cycloneive_lcell_comb \Bloco_OP|m|process_0~0 (
// Equation(s):
// \Bloco_OP|m|process_0~0_combout  = (\Unidade_Controle|FSM_c|RF_s1~reg0_q ) # (\Unidade_Controle|FSM_c|RF_s0~reg0_q )

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|m|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|process_0~0 .lut_mask = 16'hFCFC;
defparam \Bloco_OP|m|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N30
cycloneive_lcell_comb \Bloco_OP|m|mo[2]~37 (
// Equation(s):
// \Bloco_OP|m|mo[2]~37_combout  = (\Bloco_OP|m|mo[5]~26_combout  & (((\Bloco_OP|m|process_0~0_combout )))) # (!\Bloco_OP|m|mo[5]~26_combout  & ((\Bloco_OP|m|process_0~0_combout  & ((\Unidade_Controle|reg_ir|IR_out [2]))) # (!\Bloco_OP|m|process_0~0_combout  
// & (\Bloco_OP|RF|Rp_data [2]))))

	.dataa(\Bloco_OP|RF|Rp_data [2]),
	.datab(\Unidade_Controle|reg_ir|IR_out [2]),
	.datac(\Bloco_OP|m|mo[5]~26_combout ),
	.datad(\Bloco_OP|m|process_0~0_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[2]~37 .lut_mask = 16'hFC0A;
defparam \Bloco_OP|m|mo[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N4
cycloneive_lcell_comb \Bloco_OP|m|mo[2]~38 (
// Equation(s):
// \Bloco_OP|m|mo[2]~38_combout  = (\Bloco_OP|m|mo[2]~37_combout  & ((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a2 ) # ((!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[2]~37_combout  & (((\Bloco_OP|OP|Add0~22_combout  & 
// \Bloco_OP|m|mo[5]~26_combout ))))

	.dataa(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a2 ),
	.datab(\Bloco_OP|OP|Add0~22_combout ),
	.datac(\Bloco_OP|m|mo[2]~37_combout ),
	.datad(\Bloco_OP|m|mo[5]~26_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[2]~38_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[2]~38 .lut_mask = 16'hACF0;
defparam \Bloco_OP|m|mo[2]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N28
cycloneive_lcell_comb \Bloco_OP|m|mo[2] (
// Equation(s):
// \Bloco_OP|m|mo [2] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[2]~38_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [2]))

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [2]),
	.datac(\Bloco_OP|m|mo[2]~38_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [2]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[2] .lut_mask = 16'hF0CC;
defparam \Bloco_OP|m|mo[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N20
cycloneive_lcell_comb \Memoria_Instruncao|Mux4~4 (
// Equation(s):
// \Memoria_Instruncao|Mux4~4_combout  = (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [2] & ((\Unidade_Controle|count_PC|contador [0]) # (!\Unidade_Controle|count_PC|contador [1]))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux4~4 .lut_mask = 16'h2030;
defparam \Memoria_Instruncao|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N14
cycloneive_lcell_comb \Memoria_Instruncao|Mux4~1 (
// Equation(s):
// \Memoria_Instruncao|Mux4~1_combout  = (\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador [1] & (!\Unidade_Controle|count_PC|contador [3] & \Unidade_Controle|count_PC|contador [2]))) # (!\Unidade_Controle|count_PC|contador [0] 
// & (((\Unidade_Controle|count_PC|contador [3] & !\Unidade_Controle|count_PC|contador [2]))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [3]),
	.datad(\Unidade_Controle|count_PC|contador [2]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux4~1 .lut_mask = 16'h0850;
defparam \Memoria_Instruncao|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N28
cycloneive_lcell_comb \Memoria_Instruncao|Mux4~2 (
// Equation(s):
// \Memoria_Instruncao|Mux4~2_combout  = (\Unidade_Controle|count_PC|contador [0] & (((!\Unidade_Controle|count_PC|contador [1] & \Unidade_Controle|count_PC|contador [2])) # (!\Unidade_Controle|count_PC|contador [3]))) # (!\Unidade_Controle|count_PC|contador 
// [0] & ((\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [1] & !\Unidade_Controle|count_PC|contador [2])) # (!\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|count_PC|contador [2])))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [3]),
	.datad(\Unidade_Controle|count_PC|contador [2]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux4~2 .lut_mask = 16'h2F4A;
defparam \Memoria_Instruncao|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N10
cycloneive_lcell_comb \Memoria_Instruncao|Mux4~3 (
// Equation(s):
// \Memoria_Instruncao|Mux4~3_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4]) # ((\Memoria_Instruncao|Mux4~1_combout )))) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador [4] 
// & ((!\Memoria_Instruncao|Mux4~2_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux4~1_combout ),
	.datad(\Memoria_Instruncao|Mux4~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux4~3 .lut_mask = 16'hA8B9;
defparam \Memoria_Instruncao|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N2
cycloneive_lcell_comb \Memoria_Instruncao|Mux4~5 (
// Equation(s):
// \Memoria_Instruncao|Mux4~5_combout  = (\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux4~3_combout  & ((\Memoria_Instruncao|Mux4~4_combout ))) # (!\Memoria_Instruncao|Mux4~3_combout  & (\Memoria_Instruncao|Mux1~3_combout )))) # 
// (!\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux4~3_combout ))))

	.dataa(\Memoria_Instruncao|Mux1~3_combout ),
	.datab(\Memoria_Instruncao|Mux4~4_combout ),
	.datac(\Unidade_Controle|count_PC|contador [4]),
	.datad(\Memoria_Instruncao|Mux4~3_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux4~5 .lut_mask = 16'hCFA0;
defparam \Memoria_Instruncao|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N0
cycloneive_lcell_comb \Memoria_Instruncao|Mux4~6 (
// Equation(s):
// \Memoria_Instruncao|Mux4~6_combout  = (\Memoria_Instruncao|Mux4~0_combout  & ((\Memoria_Instruncao|Mux3~1_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux4~5_combout )))) # (!\Memoria_Instruncao|Mux4~0_combout  & 
// (!\Unidade_Controle|count_PC|contador [6] & ((\Memoria_Instruncao|Mux4~5_combout ))))

	.dataa(\Memoria_Instruncao|Mux4~0_combout ),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux3~1_combout ),
	.datad(\Memoria_Instruncao|Mux4~5_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux4~6 .lut_mask = 16'hB3A0;
defparam \Memoria_Instruncao|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N30
cycloneive_lcell_comb \Memoria_Instruncao|data[11] (
// Equation(s):
// \Memoria_Instruncao|data [11] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux4~6_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [11]))

	.dataa(\Memoria_Instruncao|data [11]),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.datad(\Memoria_Instruncao|Mux4~6_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [11]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[11] .lut_mask = 16'hFA0A;
defparam \Memoria_Instruncao|data[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N31
dffeas \Unidade_Controle|reg_ir|IR_out[11] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [11]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[11] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N18
cycloneive_lcell_comb \Unidade_Controle|FSM_c|RF_w_addr[0]~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|RF_w_addr[0]~0_combout  = (\rst_principal~input_o  & ((\Unidade_Controle|FSM_c|estado.carregar~q ) # (!\Unidade_Controle|FSM_c|WideOr5~0_combout )))

	.dataa(\rst_principal~input_o ),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|WideOr5~0_combout ),
	.datad(\Unidade_Controle|FSM_c|estado.carregar~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|RF_w_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_w_addr[0]~0 .lut_mask = 16'hAA0A;
defparam \Unidade_Controle|FSM_c|RF_w_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y18_N3
dffeas \Unidade_Controle|FSM_c|RF_w_addr[3] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|reg_ir|IR_out [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_w_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_w_addr[3] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_w_addr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneive_lcell_comb \Memoria_Instruncao|Mux5~0 (
// Equation(s):
// \Memoria_Instruncao|Mux5~0_combout  = (\Unidade_Controle|count_PC|contador [3]) # ((\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|count_PC|contador [2]) # (!\Unidade_Controle|count_PC|contador [0]))))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux5~0 .lut_mask = 16'hFFA2;
defparam \Memoria_Instruncao|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneive_lcell_comb \Memoria_Instruncao|Mux5~1 (
// Equation(s):
// \Memoria_Instruncao|Mux5~1_combout  = (\Unidade_Controle|count_PC|contador [5] & (\Unidade_Controle|count_PC|contador [4])) # (!\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4] & (\Memoria_Instruncao|Mux1~3_combout )) # 
// (!\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux5~0_combout )))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux1~3_combout ),
	.datad(\Memoria_Instruncao|Mux5~0_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux5~1 .lut_mask = 16'hD9C8;
defparam \Memoria_Instruncao|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneive_lcell_comb \Memoria_Instruncao|Mux5~2 (
// Equation(s):
// \Memoria_Instruncao|Mux5~2_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Memoria_Instruncao|Mux5~1_combout  & ((\Memoria_Instruncao|Mux1~7_combout ))) # (!\Memoria_Instruncao|Mux5~1_combout  & (\Memoria_Instruncao|Mux1~4_combout )))) # 
// (!\Unidade_Controle|count_PC|contador [5] & (((\Memoria_Instruncao|Mux5~1_combout ))))

	.dataa(\Memoria_Instruncao|Mux1~4_combout ),
	.datab(\Unidade_Controle|count_PC|contador [5]),
	.datac(\Memoria_Instruncao|Mux1~7_combout ),
	.datad(\Memoria_Instruncao|Mux5~1_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux5~2 .lut_mask = 16'hF388;
defparam \Memoria_Instruncao|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneive_lcell_comb \Memoria_Instruncao|Mux5~3 (
// Equation(s):
// \Memoria_Instruncao|Mux5~3_combout  = (\Memoria_Instruncao|Mux1~11_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux5~2_combout ))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|Mux1~11_combout ),
	.datac(\Unidade_Controle|count_PC|contador [6]),
	.datad(\Memoria_Instruncao|Mux5~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux5~3 .lut_mask = 16'hCFCC;
defparam \Memoria_Instruncao|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneive_lcell_comb \Memoria_Instruncao|data[10] (
// Equation(s):
// \Memoria_Instruncao|data [10] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux5~3_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [10]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [10]),
	.datac(\Memoria_Instruncao|Mux5~3_combout ),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [10]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[10] .lut_mask = 16'hF0CC;
defparam \Memoria_Instruncao|data[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \Unidade_Controle|reg_ir|IR_out[10] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [10]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[10] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N9
dffeas \Unidade_Controle|FSM_c|RF_w_addr[2] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|reg_ir|IR_out [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_w_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_w_addr[2] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_w_addr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N4
cycloneive_lcell_comb \Memoria_Instruncao|Mux7~0 (
// Equation(s):
// \Memoria_Instruncao|Mux7~0_combout  = (\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|count_PC|contador [0] & (!\Unidade_Controle|count_PC|contador [3])) # (!\Unidade_Controle|count_PC|contador [0] & ((!\Unidade_Controle|count_PC|contador 
// [2]))))) # (!\Unidade_Controle|count_PC|contador [1] & (\Unidade_Controle|count_PC|contador [2] & ((\Unidade_Controle|count_PC|contador [0]) # (\Unidade_Controle|count_PC|contador [3]))))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(\Unidade_Controle|count_PC|contador [3]),
	.datad(\Unidade_Controle|count_PC|contador [2]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux7~0 .lut_mask = 16'h5C2A;
defparam \Memoria_Instruncao|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneive_lcell_comb \Memoria_Instruncao|Mux7~1 (
// Equation(s):
// \Memoria_Instruncao|Mux7~1_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [4]) # ((\Memoria_Instruncao|Mux1~4_combout )))) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador [4] 
// & (\Memoria_Instruncao|Mux7~0_combout )))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [4]),
	.datac(\Memoria_Instruncao|Mux7~0_combout ),
	.datad(\Memoria_Instruncao|Mux1~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux7~1 .lut_mask = 16'hBA98;
defparam \Memoria_Instruncao|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneive_lcell_comb \Memoria_Instruncao|Mux7~2 (
// Equation(s):
// \Memoria_Instruncao|Mux7~2_combout  = (\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux7~1_combout  & ((\Memoria_Instruncao|Mux1~7_combout ))) # (!\Memoria_Instruncao|Mux7~1_combout  & (\Memoria_Instruncao|Mux1~3_combout )))) # 
// (!\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux7~1_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [4]),
	.datab(\Memoria_Instruncao|Mux1~3_combout ),
	.datac(\Memoria_Instruncao|Mux1~7_combout ),
	.datad(\Memoria_Instruncao|Mux7~1_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux7~2 .lut_mask = 16'hF588;
defparam \Memoria_Instruncao|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneive_lcell_comb \Memoria_Instruncao|Mux7~3 (
// Equation(s):
// \Memoria_Instruncao|Mux7~3_combout  = (\Memoria_Instruncao|Mux1~11_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux7~2_combout ))

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux7~2_combout ),
	.datad(\Memoria_Instruncao|Mux1~11_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux7~3 .lut_mask = 16'hFF30;
defparam \Memoria_Instruncao|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneive_lcell_comb \Memoria_Instruncao|data[8] (
// Equation(s):
// \Memoria_Instruncao|data [8] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux7~3_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [8]))

	.dataa(\Memoria_Instruncao|data [8]),
	.datab(gnd),
	.datac(\Memoria_Instruncao|Mux7~3_combout ),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [8]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[8] .lut_mask = 16'hF0AA;
defparam \Memoria_Instruncao|data[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y20_N11
dffeas \Unidade_Controle|reg_ir|IR_out[8] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[8] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N1
dffeas \Unidade_Controle|FSM_c|RF_w_addr[0] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|reg_ir|IR_out [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_w_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_w_addr[0] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_w_addr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~447 (
// Equation(s):
// \Bloco_OP|RF|reg~447_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [2] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~447_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~447 .lut_mask = 16'h0020;
defparam \Bloco_OP|RF|reg~447 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector5~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector5~0_combout  = ((\Unidade_Controle|FSM_c|estado.carregar~q ) # ((\Unidade_Controle|FSM_c|estado.decodificacao~q  & \Unidade_Controle|FSM_c|RF_W_wr~q ))) # (!\Unidade_Controle|FSM_c|WideOr5~0_combout )

	.dataa(\Unidade_Controle|FSM_c|WideOr5~0_combout ),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datad(\Unidade_Controle|FSM_c|estado.carregar~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector5~0 .lut_mask = 16'hFFD5;
defparam \Unidade_Controle|FSM_c|Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N15
dffeas \Unidade_Controle|FSM_c|RF_W_wr (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_W_wr .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_W_wr .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~448 (
// Equation(s):
// \Bloco_OP|RF|reg~448_combout  = (\Bloco_OP|RF|reg~447_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~447_combout ),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~448_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~448 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~448 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N9
dffeas \Bloco_OP|RF|reg~119 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~119_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~119 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~119 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~455 (
// Equation(s):
// \Bloco_OP|RF|reg~455_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [2] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~455_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~455 .lut_mask = 16'h0010;
defparam \Bloco_OP|RF|reg~455 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~456 (
// Equation(s):
// \Bloco_OP|RF|reg~456_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~455_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datad(\Bloco_OP|RF|reg~455_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~456_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~456 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~456 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N1
dffeas \Bloco_OP|RF|reg~87 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~87 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~87 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~103feeder (
// Equation(s):
// \Bloco_OP|RF|reg~103feeder_combout  = \Bloco_OP|m|mo [2]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [2]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~103feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~103feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~103feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~437 (
// Equation(s):
// \Bloco_OP|RF|reg~437_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [2] & \Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~437_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~437 .lut_mask = 16'h1000;
defparam \Bloco_OP|RF|reg~437 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~438 (
// Equation(s):
// \Bloco_OP|RF|reg~438_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~437_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datad(\Bloco_OP|RF|reg~437_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~438_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~438 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~438 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N21
dffeas \Bloco_OP|RF|reg~103 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~103feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~103 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~103 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~407 (
// Equation(s):
// \Bloco_OP|RF|reg~407_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Unidade_Controle|FSM_c|RF_Rq_addr [0])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~103_q ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~87_q ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~87_q ),
	.datad(\Bloco_OP|RF|reg~103_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~407_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~407 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~407 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~408 (
// Equation(s):
// \Bloco_OP|RF|reg~408_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~407_combout  & (\Bloco_OP|RF|reg~135_q )) # (!\Bloco_OP|RF|reg~407_combout  & ((\Bloco_OP|RF|reg~119_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~407_combout ))))

	.dataa(\Bloco_OP|RF|reg~135_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~119_q ),
	.datad(\Bloco_OP|RF|reg~407_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~408_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~408 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~408 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~39feeder (
// Equation(s):
// \Bloco_OP|RF|reg~39feeder_combout  = \Bloco_OP|m|mo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~39feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~39feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~39feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~441 (
// Equation(s):
// \Bloco_OP|RF|reg~441_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & \Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~441_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~441 .lut_mask = 16'h0100;
defparam \Bloco_OP|RF|reg~441 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~442 (
// Equation(s):
// \Bloco_OP|RF|reg~442_combout  = (\Bloco_OP|RF|reg~441_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(\Bloco_OP|RF|reg~441_combout ),
	.datac(gnd),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~442_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~442 .lut_mask = 16'hCC00;
defparam \Bloco_OP|RF|reg~442 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N25
dffeas \Bloco_OP|RF|reg~39 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~39feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~39 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~39 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~465 (
// Equation(s):
// \Bloco_OP|RF|reg~465_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & \Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~465_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~465 .lut_mask = 16'h0200;
defparam \Bloco_OP|RF|reg~465 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~466 (
// Equation(s):
// \Bloco_OP|RF|reg~466_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~465_combout )

	.dataa(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~465_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~466_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~466 .lut_mask = 16'hAA00;
defparam \Bloco_OP|RF|reg~466 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N27
dffeas \Bloco_OP|RF|reg~71 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~71 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~71 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~457 (
// Equation(s):
// \Bloco_OP|RF|reg~457_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~457_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~457 .lut_mask = 16'h0001;
defparam \Bloco_OP|RF|reg~457 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~458 (
// Equation(s):
// \Bloco_OP|RF|reg~458_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~457_combout )

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~457_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~458_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~458 .lut_mask = 16'hCC00;
defparam \Bloco_OP|RF|reg~458 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N25
dffeas \Bloco_OP|RF|reg~23 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~23 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~23 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~411 (
// Equation(s):
// \Bloco_OP|RF|reg~411_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~55_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Bloco_OP|RF|reg~23_q  & !\Unidade_Controle|FSM_c|RF_Rq_addr 
// [0]))))

	.dataa(\Bloco_OP|RF|reg~55_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~23_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~411_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~411 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~411 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~412 (
// Equation(s):
// \Bloco_OP|RF|reg~412_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~411_combout  & ((\Bloco_OP|RF|reg~71_q ))) # (!\Bloco_OP|RF|reg~411_combout  & (\Bloco_OP|RF|reg~39_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~411_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~39_q ),
	.datac(\Bloco_OP|RF|reg~71_q ),
	.datad(\Bloco_OP|RF|reg~411_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~412_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~412 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~412 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~167feeder (
// Equation(s):
// \Bloco_OP|RF|reg~167feeder_combout  = \Bloco_OP|m|mo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~167feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~167feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~167feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~439 (
// Equation(s):
// \Bloco_OP|RF|reg~439_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & (\Unidade_Controle|FSM_c|RF_w_addr [0] & \Unidade_Controle|FSM_c|RF_w_addr [3])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~439_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~439 .lut_mask = 16'h1000;
defparam \Bloco_OP|RF|reg~439 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~440 (
// Equation(s):
// \Bloco_OP|RF|reg~440_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~439_combout )

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datac(\Bloco_OP|RF|reg~439_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~440_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~440 .lut_mask = 16'hC0C0;
defparam \Bloco_OP|RF|reg~440 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N19
dffeas \Bloco_OP|RF|reg~167 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~167feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~167_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~167 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~167 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~463 (
// Equation(s):
// \Bloco_OP|RF|reg~463_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & (\Unidade_Controle|FSM_c|RF_w_addr [3] & \Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~463_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~463 .lut_mask = 16'h2000;
defparam \Bloco_OP|RF|reg~463 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~464 (
// Equation(s):
// \Bloco_OP|RF|reg~464_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~463_combout )

	.dataa(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~463_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~464_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~464 .lut_mask = 16'hA0A0;
defparam \Bloco_OP|RF|reg~464 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N9
dffeas \Bloco_OP|RF|reg~199 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~199_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~199 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~199 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~183feeder (
// Equation(s):
// \Bloco_OP|RF|reg~183feeder_combout  = \Bloco_OP|m|mo [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~183feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~183feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~183feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~445 (
// Equation(s):
// \Bloco_OP|RF|reg~445_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [1] & (\Unidade_Controle|FSM_c|RF_w_addr [3] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~445_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~445 .lut_mask = 16'h0008;
defparam \Bloco_OP|RF|reg~445 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~446 (
// Equation(s):
// \Bloco_OP|RF|reg~446_combout  = (\Bloco_OP|RF|reg~445_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~445_combout ),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~446_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~446 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~446 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N7
dffeas \Bloco_OP|RF|reg~183 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~183feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~183_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~183 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~183 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~453 (
// Equation(s):
// \Bloco_OP|RF|reg~453_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (\Unidade_Controle|FSM_c|RF_w_addr [3] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~453_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~453 .lut_mask = 16'h0004;
defparam \Bloco_OP|RF|reg~453 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~454 (
// Equation(s):
// \Bloco_OP|RF|reg~454_combout  = (\Bloco_OP|RF|reg~453_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~453_combout ),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~454_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~454 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~454 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N29
dffeas \Bloco_OP|RF|reg~151 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~151_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~151 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~151 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~409 (
// Equation(s):
// \Bloco_OP|RF|reg~409_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~183_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~151_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~183_q ),
	.datac(\Bloco_OP|RF|reg~151_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~409_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~409 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~409 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~410 (
// Equation(s):
// \Bloco_OP|RF|reg~410_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~409_combout  & ((\Bloco_OP|RF|reg~199_q ))) # (!\Bloco_OP|RF|reg~409_combout  & (\Bloco_OP|RF|reg~167_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~409_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~167_q ),
	.datac(\Bloco_OP|RF|reg~199_q ),
	.datad(\Bloco_OP|RF|reg~409_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~410_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~410 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~410 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~413 (
// Equation(s):
// \Bloco_OP|RF|reg~413_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Unidade_Controle|FSM_c|RF_Rq_addr [3])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~410_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~412_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~412_combout ),
	.datad(\Bloco_OP|RF|reg~410_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~413_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~413 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~413 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~416 (
// Equation(s):
// \Bloco_OP|RF|reg~416_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~413_combout  & (\Bloco_OP|RF|reg~415_combout )) # (!\Bloco_OP|RF|reg~413_combout  & ((\Bloco_OP|RF|reg~408_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [2] & (((\Bloco_OP|RF|reg~413_combout ))))

	.dataa(\Bloco_OP|RF|reg~415_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~408_combout ),
	.datad(\Bloco_OP|RF|reg~413_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~416_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~416 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~416 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[2]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[2]~feeder_combout  = \Bloco_OP|RF|reg~416_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~416_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[2]~feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|Rp_data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N0
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector7~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector7~0_combout  = (\Unidade_Controle|FSM_c|estado.subtrair~q ) # ((\Unidade_Controle|FSM_c|estado.somar~q ) # ((\Unidade_Controle|FSM_c|estado.decodificacao~q  & \Unidade_Controle|FSM_c|RF_Rp_rd~q )))

	.dataa(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.datab(\Unidade_Controle|FSM_c|estado.somar~q ),
	.datac(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector7~0 .lut_mask = 16'hFEEE;
defparam \Unidade_Controle|FSM_c|Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N20
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector7~1 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector7~1_combout  = (\Unidade_Controle|FSM_c|estado.armazenar~q ) # ((\Unidade_Controle|FSM_c|estado.saltar_se_zero~q ) # (\Unidade_Controle|FSM_c|Selector7~0_combout ))

	.dataa(\Unidade_Controle|FSM_c|estado.armazenar~q ),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|estado.saltar_se_zero~q ),
	.datad(\Unidade_Controle|FSM_c|Selector7~0_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector7~1_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector7~1 .lut_mask = 16'hFFFA;
defparam \Unidade_Controle|FSM_c|Selector7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y21_N21
dffeas \Unidade_Controle|FSM_c|RF_Rp_rd (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_Rp_rd .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_Rp_rd .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y16_N19
dffeas \Bloco_OP|RF|Rp_data[2] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[2] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneive_lcell_comb \Bloco_OP|m|mo[5]~31 (
// Equation(s):
// \Bloco_OP|m|mo[5]~31_combout  = (\Bloco_OP|m|mo[5]~26_combout  & (\Bloco_OP|m|process_0~0_combout )) # (!\Bloco_OP|m|mo[5]~26_combout  & ((\Bloco_OP|m|process_0~0_combout  & (\Unidade_Controle|reg_ir|IR_out [5])) # (!\Bloco_OP|m|process_0~0_combout  & 
// ((\Bloco_OP|RF|Rp_data [5])))))

	.dataa(\Bloco_OP|m|mo[5]~26_combout ),
	.datab(\Bloco_OP|m|process_0~0_combout ),
	.datac(\Unidade_Controle|reg_ir|IR_out [5]),
	.datad(\Bloco_OP|RF|Rp_data [5]),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[5]~31_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[5]~31 .lut_mask = 16'hD9C8;
defparam \Bloco_OP|m|mo[5]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N28
cycloneive_lcell_comb \Bloco_OP|m|mo[6]~29 (
// Equation(s):
// \Bloco_OP|m|mo[6]~29_combout  = (\Bloco_OP|m|mo[5]~26_combout  & (\Bloco_OP|m|process_0~0_combout )) # (!\Bloco_OP|m|mo[5]~26_combout  & ((\Bloco_OP|m|process_0~0_combout  & (\Unidade_Controle|reg_ir|IR_out [6])) # (!\Bloco_OP|m|process_0~0_combout  & 
// ((\Bloco_OP|RF|Rp_data [6])))))

	.dataa(\Bloco_OP|m|mo[5]~26_combout ),
	.datab(\Bloco_OP|m|process_0~0_combout ),
	.datac(\Unidade_Controle|reg_ir|IR_out [6]),
	.datad(\Bloco_OP|RF|Rp_data [6]),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[6]~29 .lut_mask = 16'hD9C8;
defparam \Bloco_OP|m|mo[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N19
dffeas \Bloco_OP|RF|Rq_data[7] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~366_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[7] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneive_lcell_comb \Bloco_OP|OP|Add0~8 (
// Equation(s):
// \Bloco_OP|OP|Add0~8_combout  = \Bloco_OP|RF|Rq_data [7] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [7]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~8 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N21
dffeas \Bloco_OP|RF|Rq_data[6] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~376_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[6] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N20
cycloneive_lcell_comb \Bloco_OP|OP|Add0~9 (
// Equation(s):
// \Bloco_OP|OP|Add0~9_combout  = \Bloco_OP|RF|Rq_data [6] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [6]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~9 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N7
dffeas \Bloco_OP|RF|Rq_data[5] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~386_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[5] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneive_lcell_comb \Bloco_OP|OP|Add0~10 (
// Equation(s):
// \Bloco_OP|OP|Add0~10_combout  = \Bloco_OP|RF|Rq_data [5] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [5]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~10 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N27
dffeas \Bloco_OP|RF|Rq_data[4] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~396_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[4] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneive_lcell_comb \Bloco_OP|OP|Add0~11 (
// Equation(s):
// \Bloco_OP|OP|Add0~11_combout  = \Unidade_Controle|FSM_c|alu_s1~reg0_q  $ (!\Bloco_OP|RF|Rq_data [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datad(\Bloco_OP|RF|Rq_data [4]),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~11 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneive_lcell_comb \Bloco_OP|OP|Add0~32 (
// Equation(s):
// \Bloco_OP|OP|Add0~32_combout  = ((\Bloco_OP|RF|Rp_data [7] $ (\Bloco_OP|OP|Add0~8_combout  $ (\Bloco_OP|OP|Add0~31 )))) # (GND)
// \Bloco_OP|OP|Add0~33  = CARRY((\Bloco_OP|RF|Rp_data [7] & ((!\Bloco_OP|OP|Add0~31 ) # (!\Bloco_OP|OP|Add0~8_combout ))) # (!\Bloco_OP|RF|Rp_data [7] & (!\Bloco_OP|OP|Add0~8_combout  & !\Bloco_OP|OP|Add0~31 )))

	.dataa(\Bloco_OP|RF|Rp_data [7]),
	.datab(\Bloco_OP|OP|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~31 ),
	.combout(\Bloco_OP|OP|Add0~32_combout ),
	.cout(\Bloco_OP|OP|Add0~33 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~32 .lut_mask = 16'h962B;
defparam \Bloco_OP|OP|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneive_lcell_comb \Bloco_OP|m|mo[7]~27 (
// Equation(s):
// \Bloco_OP|m|mo[7]~27_combout  = (\Bloco_OP|m|mo[5]~26_combout  & (\Bloco_OP|m|process_0~0_combout )) # (!\Bloco_OP|m|mo[5]~26_combout  & ((\Bloco_OP|m|process_0~0_combout  & ((\Unidade_Controle|reg_ir|IR_out [7]))) # (!\Bloco_OP|m|process_0~0_combout  & 
// (\Bloco_OP|RF|Rp_data [7]))))

	.dataa(\Bloco_OP|m|mo[5]~26_combout ),
	.datab(\Bloco_OP|m|process_0~0_combout ),
	.datac(\Bloco_OP|RF|Rp_data [7]),
	.datad(\Unidade_Controle|reg_ir|IR_out [7]),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[7]~27_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[7]~27 .lut_mask = 16'hDC98;
defparam \Bloco_OP|m|mo[7]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N30
cycloneive_lcell_comb \Bloco_OP|m|mo[7]~28 (
// Equation(s):
// \Bloco_OP|m|mo[7]~28_combout  = (\Bloco_OP|m|mo[7]~27_combout  & ((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a7 ) # ((!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[7]~27_combout  & (((\Bloco_OP|OP|Add0~32_combout  & 
// \Bloco_OP|m|mo[5]~26_combout ))))

	.dataa(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a7 ),
	.datab(\Bloco_OP|OP|Add0~32_combout ),
	.datac(\Bloco_OP|m|mo[7]~27_combout ),
	.datad(\Bloco_OP|m|mo[5]~26_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[7]~28_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[7]~28 .lut_mask = 16'hACF0;
defparam \Bloco_OP|m|mo[7]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N0
cycloneive_lcell_comb \Bloco_OP|m|mo[7] (
// Equation(s):
// \Bloco_OP|m|mo [7] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[7]~28_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [7]))

	.dataa(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.datab(\Bloco_OP|m|mo [7]),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo[7]~28_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [7]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[7] .lut_mask = 16'hEE44;
defparam \Bloco_OP|m|mo[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~268feeder (
// Equation(s):
// \Bloco_OP|RF|reg~268feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [7]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~268feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~268feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~268feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~467 (
// Equation(s):
// \Bloco_OP|RF|reg~467_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [1] & (\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [2] & \Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~467_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~467 .lut_mask = 16'h8000;
defparam \Bloco_OP|RF|reg~467 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~468 (
// Equation(s):
// \Bloco_OP|RF|reg~468_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~467_combout )

	.dataa(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~467_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~468_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~468 .lut_mask = 16'hAA00;
defparam \Bloco_OP|RF|reg~468 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N3
dffeas \Bloco_OP|RF|reg~268 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~268feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~268_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~268 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~268 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~461 (
// Equation(s):
// \Bloco_OP|RF|reg~461_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [2] & \Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~461_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~461 .lut_mask = 16'h2000;
defparam \Bloco_OP|RF|reg~461 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~462 (
// Equation(s):
// \Bloco_OP|RF|reg~462_combout  = (\Unidade_Controle|FSM_c|RF_W_wr~q  & \Bloco_OP|RF|reg~461_combout )

	.dataa(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~461_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~462_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~462 .lut_mask = 16'hAA00;
defparam \Bloco_OP|RF|reg~462 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N31
dffeas \Bloco_OP|RF|reg~140 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~140 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~140 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~204feeder (
// Equation(s):
// \Bloco_OP|RF|reg~204feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~204feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~204feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~204feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N25
dffeas \Bloco_OP|RF|reg~204 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~204feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~204_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~204 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~204 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N25
dffeas \Bloco_OP|RF|reg~76 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~76 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~76 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~364 (
// Equation(s):
// \Bloco_OP|RF|reg~364_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~204_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~76_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~204_q ),
	.datac(\Bloco_OP|RF|reg~76_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~364_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~364 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~364 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~365 (
// Equation(s):
// \Bloco_OP|RF|reg~365_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~364_combout  & (\Bloco_OP|RF|reg~268_q )) # (!\Bloco_OP|RF|reg~364_combout  & ((\Bloco_OP|RF|reg~140_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~364_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~268_q ),
	.datac(\Bloco_OP|RF|reg~140_q ),
	.datad(\Bloco_OP|RF|reg~364_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~365_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~365 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~365 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~220feeder (
// Equation(s):
// \Bloco_OP|RF|reg~220feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~220feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~220feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~220feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~459 (
// Equation(s):
// \Bloco_OP|RF|reg~459_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [2] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~459_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~459 .lut_mask = 16'h0040;
defparam \Bloco_OP|RF|reg~459 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~460 (
// Equation(s):
// \Bloco_OP|RF|reg~460_combout  = (\Bloco_OP|RF|reg~459_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~459_combout ),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~460_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~460 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~460 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N11
dffeas \Bloco_OP|RF|reg~220 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~220feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~220_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~220 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~220 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~92feeder (
// Equation(s):
// \Bloco_OP|RF|reg~92feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~92feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~92feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~92feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N25
dffeas \Bloco_OP|RF|reg~92 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~92feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~92 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N27
dffeas \Bloco_OP|RF|reg~28 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~28 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~28 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~361 (
// Equation(s):
// \Bloco_OP|RF|reg~361_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~92_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~28_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~92_q ),
	.datac(\Bloco_OP|RF|reg~28_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~361_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~361 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~361 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~156feeder (
// Equation(s):
// \Bloco_OP|RF|reg~156feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~156feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~156feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~156feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y16_N21
dffeas \Bloco_OP|RF|reg~156 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~156feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~156_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~156 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~156 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~362 (
// Equation(s):
// \Bloco_OP|RF|reg~362_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~361_combout  & (\Bloco_OP|RF|reg~220_q )) # (!\Bloco_OP|RF|reg~361_combout  & ((\Bloco_OP|RF|reg~156_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~361_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~220_q ),
	.datac(\Bloco_OP|RF|reg~361_combout ),
	.datad(\Bloco_OP|RF|reg~156_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~362_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~362 .lut_mask = 16'hDAD0;
defparam \Bloco_OP|RF|reg~362 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N4
cycloneive_lcell_comb \Memoria_Instruncao|Mux6~0 (
// Equation(s):
// \Memoria_Instruncao|Mux6~0_combout  = (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [2] $ (((\Unidade_Controle|count_PC|contador [0]) # (\Unidade_Controle|count_PC|contador [1])))))

	.dataa(\Unidade_Controle|count_PC|contador [0]),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [1]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux6~0 .lut_mask = 16'h0312;
defparam \Memoria_Instruncao|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N22
cycloneive_lcell_comb \Memoria_Instruncao|Mux6~1 (
// Equation(s):
// \Memoria_Instruncao|Mux6~1_combout  = (!\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [2]))) # (!\Unidade_Controle|count_PC|contador [5] & (!\Unidade_Controle|count_PC|contador 
// [1] & !\Unidade_Controle|count_PC|contador [2]))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [3]),
	.datad(\Unidade_Controle|count_PC|contador [2]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux6~1 .lut_mask = 16'h0A01;
defparam \Memoria_Instruncao|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N16
cycloneive_lcell_comb \Memoria_Instruncao|Mux6~2 (
// Equation(s):
// \Memoria_Instruncao|Mux6~2_combout  = (\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [3] & (!\Unidade_Controle|count_PC|contador [2] & !\Unidade_Controle|count_PC|contador [0])) # (!\Unidade_Controle|count_PC|contador [3] 
// & (\Unidade_Controle|count_PC|contador [2] & \Unidade_Controle|count_PC|contador [0])))) # (!\Unidade_Controle|count_PC|contador [5] & ((\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [2] $ 
// (\Unidade_Controle|count_PC|contador [0]))) # (!\Unidade_Controle|count_PC|contador [3] & (!\Unidade_Controle|count_PC|contador [2] & !\Unidade_Controle|count_PC|contador [0]))))

	.dataa(\Unidade_Controle|count_PC|contador [5]),
	.datab(\Unidade_Controle|count_PC|contador [3]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [0]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux6~2 .lut_mask = 16'h2449;
defparam \Memoria_Instruncao|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N6
cycloneive_lcell_comb \Memoria_Instruncao|Mux6~3 (
// Equation(s):
// \Memoria_Instruncao|Mux6~3_combout  = (\Unidade_Controle|count_PC|contador [1] & (((\Memoria_Instruncao|Mux6~2_combout )))) # (!\Unidade_Controle|count_PC|contador [1] & ((\Unidade_Controle|count_PC|contador [2] & ((\Memoria_Instruncao|Mux6~2_combout ) # 
// (!\Unidade_Controle|count_PC|contador [3]))) # (!\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [3]))))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [3]),
	.datad(\Memoria_Instruncao|Mux6~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux6~3 .lut_mask = 16'hFE12;
defparam \Memoria_Instruncao|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N24
cycloneive_lcell_comb \Memoria_Instruncao|Mux6~4 (
// Equation(s):
// \Memoria_Instruncao|Mux6~4_combout  = (\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux6~1_combout )))) # (!\Unidade_Controle|count_PC|contador [4] & (\Memoria_Instruncao|Mux6~3_combout  & ((\Unidade_Controle|count_PC|contador [1]) # 
// (!\Memoria_Instruncao|Mux6~1_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [4]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Memoria_Instruncao|Mux6~1_combout ),
	.datad(\Memoria_Instruncao|Mux6~3_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux6~4 .lut_mask = 16'hE5A0;
defparam \Memoria_Instruncao|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N26
cycloneive_lcell_comb \Memoria_Instruncao|Mux6~5 (
// Equation(s):
// \Memoria_Instruncao|Mux6~5_combout  = (\Memoria_Instruncao|Mux3~1_combout  & ((\Memoria_Instruncao|Mux6~0_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux6~4_combout )))) # (!\Memoria_Instruncao|Mux3~1_combout  & 
// (!\Unidade_Controle|count_PC|contador [6] & ((\Memoria_Instruncao|Mux6~4_combout ))))

	.dataa(\Memoria_Instruncao|Mux3~1_combout ),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux6~0_combout ),
	.datad(\Memoria_Instruncao|Mux6~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux6~5 .lut_mask = 16'hB3A0;
defparam \Memoria_Instruncao|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X26_Y19_N8
cycloneive_lcell_comb \Memoria_Instruncao|data[9] (
// Equation(s):
// \Memoria_Instruncao|data [9] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux6~5_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [9]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [9]),
	.datac(\Memoria_Instruncao|Mux6~5_combout ),
	.datad(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [9]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[9] .lut_mask = 16'hF0CC;
defparam \Memoria_Instruncao|data[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X26_Y19_N9
dffeas \Unidade_Controle|reg_ir|IR_out[9] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [9]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[9] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y18_N11
dffeas \Unidade_Controle|FSM_c|RF_w_addr[1] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Unidade_Controle|reg_ir|IR_out [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_w_addr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|RF_w_addr[1] .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|RF_w_addr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~451 (
// Equation(s):
// \Bloco_OP|RF|reg~451_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [2] & (\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [1] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~451_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~451 .lut_mask = 16'h0080;
defparam \Bloco_OP|RF|reg~451 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~452 (
// Equation(s):
// \Bloco_OP|RF|reg~452_combout  = (\Bloco_OP|RF|reg~451_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~451_combout ),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~452_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~452 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~452 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N29
dffeas \Bloco_OP|RF|reg~252 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~252_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~252 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~252 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~124feeder (
// Equation(s):
// \Bloco_OP|RF|reg~124feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [7]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~124feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~124feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~124feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N17
dffeas \Bloco_OP|RF|reg~124 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~124feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~124_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~124 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~124 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~449 (
// Equation(s):
// \Bloco_OP|RF|reg~449_combout  = (\Unidade_Controle|FSM_c|RF_w_addr [1] & (!\Unidade_Controle|FSM_c|RF_w_addr [3] & (!\Unidade_Controle|FSM_c|RF_w_addr [2] & !\Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~449_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~449 .lut_mask = 16'h0002;
defparam \Bloco_OP|RF|reg~449 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~450 (
// Equation(s):
// \Bloco_OP|RF|reg~450_combout  = (\Bloco_OP|RF|reg~449_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~449_combout ),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~450_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~450 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~450 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N23
dffeas \Bloco_OP|RF|reg~60 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~60 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~60 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~359 (
// Equation(s):
// \Bloco_OP|RF|reg~359_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~124_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~60_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~124_q ),
	.datac(\Bloco_OP|RF|reg~60_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~359_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~359 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~359 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~360 (
// Equation(s):
// \Bloco_OP|RF|reg~360_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~359_combout  & ((\Bloco_OP|RF|reg~252_q ))) # (!\Bloco_OP|RF|reg~359_combout  & (\Bloco_OP|RF|reg~188_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~359_combout ))))

	.dataa(\Bloco_OP|RF|reg~188_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~252_q ),
	.datad(\Bloco_OP|RF|reg~359_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~360_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~360 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~360 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~363 (
// Equation(s):
// \Bloco_OP|RF|reg~363_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Unidade_Controle|FSM_c|RF_Rq_addr [1])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~360_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~362_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~362_combout ),
	.datad(\Bloco_OP|RF|reg~360_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~363_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~363 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~363 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~108feeder (
// Equation(s):
// \Bloco_OP|RF|reg~108feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [7]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~108feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~108feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~108feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y19_N11
dffeas \Bloco_OP|RF|reg~108 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~108feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~108 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~108 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~172feeder (
// Equation(s):
// \Bloco_OP|RF|reg~172feeder_combout  = \Bloco_OP|m|mo [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [7]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~172feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~172feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~172feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N3
dffeas \Bloco_OP|RF|reg~172 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~172feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~172_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~172 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~172 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N19
dffeas \Bloco_OP|RF|reg~44 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~44 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~44 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~357 (
// Equation(s):
// \Bloco_OP|RF|reg~357_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~172_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~44_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~172_q ),
	.datac(\Bloco_OP|RF|reg~44_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~357_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~357 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~357 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~358 (
// Equation(s):
// \Bloco_OP|RF|reg~358_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~357_combout  & (\Bloco_OP|RF|reg~236_q )) # (!\Bloco_OP|RF|reg~357_combout  & ((\Bloco_OP|RF|reg~108_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~357_combout ))))

	.dataa(\Bloco_OP|RF|reg~236_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~108_q ),
	.datad(\Bloco_OP|RF|reg~357_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~358_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~358 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~358 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~366 (
// Equation(s):
// \Bloco_OP|RF|reg~366_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~363_combout  & (\Bloco_OP|RF|reg~365_combout )) # (!\Bloco_OP|RF|reg~363_combout  & ((\Bloco_OP|RF|reg~358_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [0] & (((\Bloco_OP|RF|reg~363_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~365_combout ),
	.datac(\Bloco_OP|RF|reg~363_combout ),
	.datad(\Bloco_OP|RF|reg~358_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~366_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~366 .lut_mask = 16'hDAD0;
defparam \Bloco_OP|RF|reg~366 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N7
dffeas \Bloco_OP|RF|Rp_data[7] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~366_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[7] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneive_lcell_comb \Bloco_OP|m|mo[15]~2 (
// Equation(s):
// \Bloco_OP|m|mo[15]~2_combout  = (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (!\Unidade_Controle|FSM_c|RF_s0~reg0_q  & ((\Unidade_Controle|FSM_c|alu_s1~reg0_q ) # (\Unidade_Controle|FSM_c|alu_s0~reg0_q ))))

	.dataa(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datab(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datad(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[15]~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[15]~2 .lut_mask = 16'h000E;
defparam \Bloco_OP|m|mo[15]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N14
cycloneive_lcell_comb \Bloco_OP|m|mo[9]~21 (
// Equation(s):
// \Bloco_OP|m|mo[9]~21_combout  = (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (!\Bloco_OP|m|process_0~0_combout  & (\Bloco_OP|RF|Rp_data [9] & !\Unidade_Controle|FSM_c|alu_s1~reg0_q )))

	.dataa(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datab(\Bloco_OP|m|process_0~0_combout ),
	.datac(\Bloco_OP|RF|Rp_data [9]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[9]~21_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[9]~21 .lut_mask = 16'h0010;
defparam \Bloco_OP|m|mo[9]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N23
dffeas \Bloco_OP|RF|Rq_data[9] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~346_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[9] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneive_lcell_comb \Bloco_OP|OP|Add0~6 (
// Equation(s):
// \Bloco_OP|OP|Add0~6_combout  = \Bloco_OP|RF|Rq_data [9] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [9]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~6 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneive_lcell_comb \Bloco_OP|OP|Add0~38 (
// Equation(s):
// \Bloco_OP|OP|Add0~38_combout  = (\Bloco_OP|OP|Add0~5_combout  & ((\Bloco_OP|RF|Rp_data [10] & (!\Bloco_OP|OP|Add0~37 )) # (!\Bloco_OP|RF|Rp_data [10] & ((\Bloco_OP|OP|Add0~37 ) # (GND))))) # (!\Bloco_OP|OP|Add0~5_combout  & ((\Bloco_OP|RF|Rp_data [10] & 
// (\Bloco_OP|OP|Add0~37  & VCC)) # (!\Bloco_OP|RF|Rp_data [10] & (!\Bloco_OP|OP|Add0~37 ))))
// \Bloco_OP|OP|Add0~39  = CARRY((\Bloco_OP|OP|Add0~5_combout  & ((!\Bloco_OP|OP|Add0~37 ) # (!\Bloco_OP|RF|Rp_data [10]))) # (!\Bloco_OP|OP|Add0~5_combout  & (!\Bloco_OP|RF|Rp_data [10] & !\Bloco_OP|OP|Add0~37 )))

	.dataa(\Bloco_OP|OP|Add0~5_combout ),
	.datab(\Bloco_OP|RF|Rp_data [10]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~37 ),
	.combout(\Bloco_OP|OP|Add0~38_combout ),
	.cout(\Bloco_OP|OP|Add0~39 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~38 .lut_mask = 16'h692B;
defparam \Bloco_OP|OP|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N8
cycloneive_lcell_comb \Bloco_OP|m|mo[10]~18 (
// Equation(s):
// \Bloco_OP|m|mo[10]~18_combout  = (\Bloco_OP|RF|Rp_data [10] & (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (!\Unidade_Controle|FSM_c|alu_s1~reg0_q  & !\Bloco_OP|m|process_0~0_combout )))

	.dataa(\Bloco_OP|RF|Rp_data [10]),
	.datab(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datad(\Bloco_OP|m|process_0~0_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[10]~18_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[10]~18 .lut_mask = 16'h0002;
defparam \Bloco_OP|m|mo[10]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneive_lcell_comb \Bloco_OP|m|mo[10]~19 (
// Equation(s):
// \Bloco_OP|m|mo[10]~19_combout  = (\Bloco_OP|m|mo[10]~17_combout ) # ((\Bloco_OP|m|mo[10]~18_combout ) # ((\Bloco_OP|OP|Add0~38_combout  & \Bloco_OP|m|mo[15]~2_combout )))

	.dataa(\Bloco_OP|m|mo[10]~17_combout ),
	.datab(\Bloco_OP|OP|Add0~38_combout ),
	.datac(\Bloco_OP|m|mo[10]~18_combout ),
	.datad(\Bloco_OP|m|mo[15]~2_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[10]~19_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[10]~19 .lut_mask = 16'hFEFA;
defparam \Bloco_OP|m|mo[10]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneive_lcell_comb \Bloco_OP|m|mo[10] (
// Equation(s):
// \Bloco_OP|m|mo [10] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[10]~19_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [10]))

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [10]),
	.datac(\Bloco_OP|m|mo[10]~19_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [10]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[10] .lut_mask = 16'hF0CC;
defparam \Bloco_OP|m|mo[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~143feeder (
// Equation(s):
// \Bloco_OP|RF|reg~143feeder_combout  = \Bloco_OP|m|mo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [10]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~143feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~143feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~143feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N9
dffeas \Bloco_OP|RF|reg~143 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~143feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~143_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~143 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~143 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N31
dffeas \Bloco_OP|RF|reg~127 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~127_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~127 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~127 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N5
dffeas \Bloco_OP|RF|reg~95 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~95 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y19_N7
dffeas \Bloco_OP|RF|reg~111 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~111_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~111 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~111 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~327 (
// Equation(s):
// \Bloco_OP|RF|reg~327_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Unidade_Controle|FSM_c|RF_Rq_addr [0])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~111_q ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~95_q ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~95_q ),
	.datad(\Bloco_OP|RF|reg~111_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~327_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~327 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~327 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~328 (
// Equation(s):
// \Bloco_OP|RF|reg~328_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~327_combout  & (\Bloco_OP|RF|reg~143_q )) # (!\Bloco_OP|RF|reg~327_combout  & ((\Bloco_OP|RF|reg~127_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~327_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~143_q ),
	.datac(\Bloco_OP|RF|reg~127_q ),
	.datad(\Bloco_OP|RF|reg~327_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~328_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~328 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~328 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~47feeder (
// Equation(s):
// \Bloco_OP|RF|reg~47feeder_combout  = \Bloco_OP|m|mo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~47feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~47feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~47feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N13
dffeas \Bloco_OP|RF|reg~47 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~47feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~47 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~47 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N15
dffeas \Bloco_OP|RF|reg~79 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~79 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~79 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~63feeder (
// Equation(s):
// \Bloco_OP|RF|reg~63feeder_combout  = \Bloco_OP|m|mo [10]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~63feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~63feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~63feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N29
dffeas \Bloco_OP|RF|reg~63 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~63feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~63 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N1
dffeas \Bloco_OP|RF|reg~31 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~31 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~31 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~331 (
// Equation(s):
// \Bloco_OP|RF|reg~331_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~63_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~31_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~63_q ),
	.datac(\Bloco_OP|RF|reg~31_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~331_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~331 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~331 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~332 (
// Equation(s):
// \Bloco_OP|RF|reg~332_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~331_combout  & ((\Bloco_OP|RF|reg~79_q ))) # (!\Bloco_OP|RF|reg~331_combout  & (\Bloco_OP|RF|reg~47_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~331_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~47_q ),
	.datac(\Bloco_OP|RF|reg~79_q ),
	.datad(\Bloco_OP|RF|reg~331_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~332_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~332 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~332 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N27
dffeas \Bloco_OP|RF|reg~207 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~207_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~207 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~207 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N25
dffeas \Bloco_OP|RF|reg~159 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~159_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~159 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~159 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~329 (
// Equation(s):
// \Bloco_OP|RF|reg~329_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~191_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~159_q )))))

	.dataa(\Bloco_OP|RF|reg~191_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~159_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~329_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~329 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~329 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~330 (
// Equation(s):
// \Bloco_OP|RF|reg~330_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~329_combout  & ((\Bloco_OP|RF|reg~207_q ))) # (!\Bloco_OP|RF|reg~329_combout  & (\Bloco_OP|RF|reg~175_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~329_combout ))))

	.dataa(\Bloco_OP|RF|reg~175_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~207_q ),
	.datad(\Bloco_OP|RF|reg~329_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~330_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~330 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~330 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~333 (
// Equation(s):
// \Bloco_OP|RF|reg~333_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Unidade_Controle|FSM_c|RF_Rq_addr [3])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~330_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~332_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~332_combout ),
	.datad(\Bloco_OP|RF|reg~330_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~333_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~333 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~333 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~336 (
// Equation(s):
// \Bloco_OP|RF|reg~336_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~333_combout  & (\Bloco_OP|RF|reg~335_combout )) # (!\Bloco_OP|RF|reg~333_combout  & ((\Bloco_OP|RF|reg~328_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [2] & (((\Bloco_OP|RF|reg~333_combout ))))

	.dataa(\Bloco_OP|RF|reg~335_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~328_combout ),
	.datad(\Bloco_OP|RF|reg~333_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~336_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~336 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~336 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[10]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[10]~feeder_combout  = \Bloco_OP|RF|reg~336_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~336_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[10]~feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|Rp_data[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N25
dffeas \Bloco_OP|RF|Rp_data[10] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [10]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[10] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N13
dffeas \Bloco_OP|RF|Rq_data[12] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~316_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[12] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneive_lcell_comb \Bloco_OP|OP|Add0~3 (
// Equation(s):
// \Bloco_OP|OP|Add0~3_combout  = \Bloco_OP|RF|Rq_data [12] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [12]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~3 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneive_lcell_comb \Bloco_OP|OP|Add0~40 (
// Equation(s):
// \Bloco_OP|OP|Add0~40_combout  = ((\Bloco_OP|OP|Add0~4_combout  $ (\Bloco_OP|RF|Rp_data [11] $ (\Bloco_OP|OP|Add0~39 )))) # (GND)
// \Bloco_OP|OP|Add0~41  = CARRY((\Bloco_OP|OP|Add0~4_combout  & (\Bloco_OP|RF|Rp_data [11] & !\Bloco_OP|OP|Add0~39 )) # (!\Bloco_OP|OP|Add0~4_combout  & ((\Bloco_OP|RF|Rp_data [11]) # (!\Bloco_OP|OP|Add0~39 ))))

	.dataa(\Bloco_OP|OP|Add0~4_combout ),
	.datab(\Bloco_OP|RF|Rp_data [11]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~39 ),
	.combout(\Bloco_OP|OP|Add0~40_combout ),
	.cout(\Bloco_OP|OP|Add0~41 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~40 .lut_mask = 16'h964D;
defparam \Bloco_OP|OP|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N10
cycloneive_lcell_comb \Bloco_OP|OP|Add0~42 (
// Equation(s):
// \Bloco_OP|OP|Add0~42_combout  = (\Bloco_OP|RF|Rp_data [12] & ((\Bloco_OP|OP|Add0~3_combout  & (!\Bloco_OP|OP|Add0~41 )) # (!\Bloco_OP|OP|Add0~3_combout  & (\Bloco_OP|OP|Add0~41  & VCC)))) # (!\Bloco_OP|RF|Rp_data [12] & ((\Bloco_OP|OP|Add0~3_combout  & 
// ((\Bloco_OP|OP|Add0~41 ) # (GND))) # (!\Bloco_OP|OP|Add0~3_combout  & (!\Bloco_OP|OP|Add0~41 ))))
// \Bloco_OP|OP|Add0~43  = CARRY((\Bloco_OP|RF|Rp_data [12] & (\Bloco_OP|OP|Add0~3_combout  & !\Bloco_OP|OP|Add0~41 )) # (!\Bloco_OP|RF|Rp_data [12] & ((\Bloco_OP|OP|Add0~3_combout ) # (!\Bloco_OP|OP|Add0~41 ))))

	.dataa(\Bloco_OP|RF|Rp_data [12]),
	.datab(\Bloco_OP|OP|Add0~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~41 ),
	.combout(\Bloco_OP|OP|Add0~42_combout ),
	.cout(\Bloco_OP|OP|Add0~43 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~42 .lut_mask = 16'h694D;
defparam \Bloco_OP|OP|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneive_lcell_comb \Bloco_OP|m|mo[12]~12 (
// Equation(s):
// \Bloco_OP|m|mo[12]~12_combout  = (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (\Bloco_OP|RF|Rp_data [12] & (!\Bloco_OP|m|process_0~0_combout  & !\Unidade_Controle|FSM_c|alu_s1~reg0_q )))

	.dataa(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datab(\Bloco_OP|RF|Rp_data [12]),
	.datac(\Bloco_OP|m|process_0~0_combout ),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[12]~12 .lut_mask = 16'h0004;
defparam \Bloco_OP|m|mo[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneive_lcell_comb \Bloco_OP|m|mo[12]~13 (
// Equation(s):
// \Bloco_OP|m|mo[12]~13_combout  = (\Bloco_OP|m|mo[12]~11_combout ) # ((\Bloco_OP|m|mo[12]~12_combout ) # ((\Bloco_OP|m|mo[15]~2_combout  & \Bloco_OP|OP|Add0~42_combout )))

	.dataa(\Bloco_OP|m|mo[12]~11_combout ),
	.datab(\Bloco_OP|m|mo[15]~2_combout ),
	.datac(\Bloco_OP|OP|Add0~42_combout ),
	.datad(\Bloco_OP|m|mo[12]~12_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[12]~13 .lut_mask = 16'hFFEA;
defparam \Bloco_OP|m|mo[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N20
cycloneive_lcell_comb \Bloco_OP|m|mo[12] (
// Equation(s):
// \Bloco_OP|m|mo [12] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[12]~13_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [12]))

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [12]),
	.datac(\Bloco_OP|m|mo[12]~13_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [12]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[12] .lut_mask = 16'hF0CC;
defparam \Bloco_OP|m|mo[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~257feeder (
// Equation(s):
// \Bloco_OP|RF|reg~257feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [12]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~257feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~257feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~257feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N15
dffeas \Bloco_OP|RF|reg~257 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~257feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~257_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~257 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~257 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N29
dffeas \Bloco_OP|RF|reg~225 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~225_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~225 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~225 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~314 (
// Equation(s):
// \Bloco_OP|RF|reg~314_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~257_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Bloco_OP|RF|reg~225_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [0]))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~257_q ),
	.datac(\Bloco_OP|RF|reg~225_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~314_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~314 .lut_mask = 16'hAAD8;
defparam \Bloco_OP|RF|reg~314 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~443 (
// Equation(s):
// \Bloco_OP|RF|reg~443_combout  = (!\Unidade_Controle|FSM_c|RF_w_addr [1] & (\Unidade_Controle|FSM_c|RF_w_addr [3] & (\Unidade_Controle|FSM_c|RF_w_addr [2] & \Unidade_Controle|FSM_c|RF_w_addr [0])))

	.dataa(\Unidade_Controle|FSM_c|RF_w_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_w_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_w_addr [2]),
	.datad(\Unidade_Controle|FSM_c|RF_w_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~443_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~443 .lut_mask = 16'h4000;
defparam \Bloco_OP|RF|reg~443 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~444 (
// Equation(s):
// \Bloco_OP|RF|reg~444_combout  = (\Bloco_OP|RF|reg~443_combout  & \Unidade_Controle|FSM_c|RF_W_wr~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~443_combout ),
	.datad(\Unidade_Controle|FSM_c|RF_W_wr~q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~444_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~444 .lut_mask = 16'hF000;
defparam \Bloco_OP|RF|reg~444 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N11
dffeas \Bloco_OP|RF|reg~241 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~241_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~241 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~241 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~315 (
// Equation(s):
// \Bloco_OP|RF|reg~315_combout  = (\Bloco_OP|RF|reg~314_combout  & ((\Bloco_OP|RF|reg~273_q ) # ((!\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Bloco_OP|RF|reg~314_combout  & (((\Bloco_OP|RF|reg~241_q  & \Unidade_Controle|FSM_c|RF_Rq_addr [0]))))

	.dataa(\Bloco_OP|RF|reg~273_q ),
	.datab(\Bloco_OP|RF|reg~314_combout ),
	.datac(\Bloco_OP|RF|reg~241_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~315_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~315 .lut_mask = 16'hB8CC;
defparam \Bloco_OP|RF|reg~315 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~65feeder (
// Equation(s):
// \Bloco_OP|RF|reg~65feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [12]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~65feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~65feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~65feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N9
dffeas \Bloco_OP|RF|reg~65 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~65feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~65 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~65 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N11
dffeas \Bloco_OP|RF|reg~81 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~81 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~81 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~312 (
// Equation(s):
// \Bloco_OP|RF|reg~312_combout  = (\Bloco_OP|RF|reg~311_combout  & (((\Bloco_OP|RF|reg~81_q ) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Bloco_OP|RF|reg~311_combout  & (\Bloco_OP|RF|reg~65_q  & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1]))))

	.dataa(\Bloco_OP|RF|reg~311_combout ),
	.datab(\Bloco_OP|RF|reg~65_q ),
	.datac(\Bloco_OP|RF|reg~81_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~312_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~312 .lut_mask = 16'hE4AA;
defparam \Bloco_OP|RF|reg~312 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~113feeder (
// Equation(s):
// \Bloco_OP|RF|reg~113feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [12]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~113feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~113feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~113feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N27
dffeas \Bloco_OP|RF|reg~113 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~113feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~113_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~113 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~113 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N23
dffeas \Bloco_OP|RF|reg~145 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~145_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~145 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~145 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N7
dffeas \Bloco_OP|RF|reg~97 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~97 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~97 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~129feeder (
// Equation(s):
// \Bloco_OP|RF|reg~129feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [12]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~129feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~129feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~129feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N23
dffeas \Bloco_OP|RF|reg~129 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~129feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~129_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~129 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~129 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~309 (
// Equation(s):
// \Bloco_OP|RF|reg~309_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0]) # ((\Bloco_OP|RF|reg~129_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (\Bloco_OP|RF|reg~97_q )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~97_q ),
	.datad(\Bloco_OP|RF|reg~129_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~309_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~309 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~309 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~310 (
// Equation(s):
// \Bloco_OP|RF|reg~310_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~309_combout  & ((\Bloco_OP|RF|reg~145_q ))) # (!\Bloco_OP|RF|reg~309_combout  & (\Bloco_OP|RF|reg~113_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~309_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~113_q ),
	.datac(\Bloco_OP|RF|reg~145_q ),
	.datad(\Bloco_OP|RF|reg~309_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~310_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~310 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~310 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~313 (
// Equation(s):
// \Bloco_OP|RF|reg~313_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3]) # ((\Bloco_OP|RF|reg~310_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (\Bloco_OP|RF|reg~312_combout )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~312_combout ),
	.datad(\Bloco_OP|RF|reg~310_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~313_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~313 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~313 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N9
dffeas \Bloco_OP|RF|reg~193 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~193_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~193 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~193 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~177feeder (
// Equation(s):
// \Bloco_OP|RF|reg~177feeder_combout  = \Bloco_OP|m|mo [12]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [12]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~177feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~177feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~177feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N21
dffeas \Bloco_OP|RF|reg~177 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~177feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~177_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~177 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~177 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N9
dffeas \Bloco_OP|RF|reg~161 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~161_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~161 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~161 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~307 (
// Equation(s):
// \Bloco_OP|RF|reg~307_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~177_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~161_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~177_q ),
	.datac(\Bloco_OP|RF|reg~161_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~307_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~307 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~307 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~308 (
// Equation(s):
// \Bloco_OP|RF|reg~308_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~307_combout  & (\Bloco_OP|RF|reg~209_q )) # (!\Bloco_OP|RF|reg~307_combout  & ((\Bloco_OP|RF|reg~193_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~307_combout ))))

	.dataa(\Bloco_OP|RF|reg~209_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~193_q ),
	.datad(\Bloco_OP|RF|reg~307_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~308_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~308 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~308 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~316 (
// Equation(s):
// \Bloco_OP|RF|reg~316_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~313_combout  & (\Bloco_OP|RF|reg~315_combout )) # (!\Bloco_OP|RF|reg~313_combout  & ((\Bloco_OP|RF|reg~308_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [3] & (((\Bloco_OP|RF|reg~313_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~315_combout ),
	.datac(\Bloco_OP|RF|reg~313_combout ),
	.datad(\Bloco_OP|RF|reg~308_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~316_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~316 .lut_mask = 16'hDAD0;
defparam \Bloco_OP|RF|reg~316 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N3
dffeas \Bloco_OP|RF|Rp_data[12] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~316_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[12] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y20_N5
dffeas \Bloco_OP|RF|Rq_data[14] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~296_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rq_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rq_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rq_data[14] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rq_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneive_lcell_comb \Bloco_OP|OP|Add0~1 (
// Equation(s):
// \Bloco_OP|OP|Add0~1_combout  = \Bloco_OP|RF|Rq_data [14] $ (!\Unidade_Controle|FSM_c|alu_s1~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|Rq_data [14]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|OP|Add0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~1 .lut_mask = 16'hF00F;
defparam \Bloco_OP|OP|Add0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneive_lcell_comb \Bloco_OP|OP|Add0~44 (
// Equation(s):
// \Bloco_OP|OP|Add0~44_combout  = ((\Bloco_OP|OP|Add0~2_combout  $ (\Bloco_OP|RF|Rp_data [13] $ (\Bloco_OP|OP|Add0~43 )))) # (GND)
// \Bloco_OP|OP|Add0~45  = CARRY((\Bloco_OP|OP|Add0~2_combout  & (\Bloco_OP|RF|Rp_data [13] & !\Bloco_OP|OP|Add0~43 )) # (!\Bloco_OP|OP|Add0~2_combout  & ((\Bloco_OP|RF|Rp_data [13]) # (!\Bloco_OP|OP|Add0~43 ))))

	.dataa(\Bloco_OP|OP|Add0~2_combout ),
	.datab(\Bloco_OP|RF|Rp_data [13]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Bloco_OP|OP|Add0~43 ),
	.combout(\Bloco_OP|OP|Add0~44_combout ),
	.cout(\Bloco_OP|OP|Add0~45 ));
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~44 .lut_mask = 16'h964D;
defparam \Bloco_OP|OP|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneive_lcell_comb \Bloco_OP|OP|Add0~48 (
// Equation(s):
// \Bloco_OP|OP|Add0~48_combout  = \Bloco_OP|OP|Add0~0_combout  $ (\Bloco_OP|OP|Add0~47  $ (\Bloco_OP|RF|Rp_data [15]))

	.dataa(\Bloco_OP|OP|Add0~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|Rp_data [15]),
	.cin(\Bloco_OP|OP|Add0~47 ),
	.combout(\Bloco_OP|OP|Add0~48_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|OP|Add0~48 .lut_mask = 16'hA55A;
defparam \Bloco_OP|OP|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N20
cycloneive_lcell_comb \Bloco_OP|m|mo[15]~0 (
// Equation(s):
// \Bloco_OP|m|mo[15]~0_combout  = (\Unidade_Controle|FSM_c|RF_s0~reg0_q  & (\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a15  & !\Unidade_Controle|FSM_c|RF_s1~reg0_q ))

	.dataa(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datab(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a15 ),
	.datac(gnd),
	.datad(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[15]~0_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[15]~0 .lut_mask = 16'h0088;
defparam \Bloco_OP|m|mo[15]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneive_lcell_comb \Bloco_OP|m|mo[15]~1 (
// Equation(s):
// \Bloco_OP|m|mo[15]~1_combout  = (!\Unidade_Controle|FSM_c|alu_s1~reg0_q  & (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (\Bloco_OP|RF|Rp_data [15] & !\Bloco_OP|m|process_0~0_combout )))

	.dataa(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datab(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datac(\Bloco_OP|RF|Rp_data [15]),
	.datad(\Bloco_OP|m|process_0~0_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[15]~1 .lut_mask = 16'h0010;
defparam \Bloco_OP|m|mo[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneive_lcell_comb \Bloco_OP|m|mo[15]~3 (
// Equation(s):
// \Bloco_OP|m|mo[15]~3_combout  = (\Bloco_OP|m|mo[15]~0_combout ) # ((\Bloco_OP|m|mo[15]~1_combout ) # ((\Bloco_OP|m|mo[15]~2_combout  & \Bloco_OP|OP|Add0~48_combout )))

	.dataa(\Bloco_OP|m|mo[15]~2_combout ),
	.datab(\Bloco_OP|OP|Add0~48_combout ),
	.datac(\Bloco_OP|m|mo[15]~0_combout ),
	.datad(\Bloco_OP|m|mo[15]~1_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[15]~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[15]~3 .lut_mask = 16'hFFF8;
defparam \Bloco_OP|m|mo[15]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneive_lcell_comb \Bloco_OP|m|mo[15] (
// Equation(s):
// \Bloco_OP|m|mo [15] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[15]~3_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [15]))

	.dataa(\Bloco_OP|m|mo [15]),
	.datab(\Bloco_OP|m|mo[15]~3_combout ),
	.datac(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [15]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[15] .lut_mask = 16'hCACA;
defparam \Bloco_OP|m|mo[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N29
dffeas \Bloco_OP|RF|reg~276 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~276_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~276 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~276 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~212feeder (
// Equation(s):
// \Bloco_OP|RF|reg~212feeder_combout  = \Bloco_OP|m|mo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [15]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~212feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~212feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~212feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y18_N13
dffeas \Bloco_OP|RF|reg~212 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~212feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~212_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~212 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~212 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N17
dffeas \Bloco_OP|RF|reg~84 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~84 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~84 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~284 (
// Equation(s):
// \Bloco_OP|RF|reg~284_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~212_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~84_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~212_q ),
	.datac(\Bloco_OP|RF|reg~84_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~284_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~284 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~285 (
// Equation(s):
// \Bloco_OP|RF|reg~285_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~284_combout  & ((\Bloco_OP|RF|reg~276_q ))) # (!\Bloco_OP|RF|reg~284_combout  & (\Bloco_OP|RF|reg~148_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~284_combout ))))

	.dataa(\Bloco_OP|RF|reg~148_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~276_q ),
	.datad(\Bloco_OP|RF|reg~284_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~285_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~285 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N1
dffeas \Bloco_OP|RF|reg~244 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~244_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~244 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~244 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N11
dffeas \Bloco_OP|RF|reg~52 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~52 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~52 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~277 (
// Equation(s):
// \Bloco_OP|RF|reg~277_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~180_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~52_q )))))

	.dataa(\Bloco_OP|RF|reg~180_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~52_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~277_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~277 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~278 (
// Equation(s):
// \Bloco_OP|RF|reg~278_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~277_combout  & ((\Bloco_OP|RF|reg~244_q ))) # (!\Bloco_OP|RF|reg~277_combout  & (\Bloco_OP|RF|reg~116_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~277_combout ))))

	.dataa(\Bloco_OP|RF|reg~116_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~244_q ),
	.datad(\Bloco_OP|RF|reg~277_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~278_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~278 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N25
dffeas \Bloco_OP|RF|reg~164 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~164_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~164 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~164 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y18_N1
dffeas \Bloco_OP|RF|reg~228 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~228_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~228 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~228 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~100feeder (
// Equation(s):
// \Bloco_OP|RF|reg~100feeder_combout  = \Bloco_OP|m|mo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~100feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~100feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~100feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N17
dffeas \Bloco_OP|RF|reg~100 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~100feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~100 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N19
dffeas \Bloco_OP|RF|reg~36 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~36 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~36 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~281 (
// Equation(s):
// \Bloco_OP|RF|reg~281_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~100_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~36_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~100_q ),
	.datac(\Bloco_OP|RF|reg~36_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~281_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~281 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~282 (
// Equation(s):
// \Bloco_OP|RF|reg~282_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~281_combout  & ((\Bloco_OP|RF|reg~228_q ))) # (!\Bloco_OP|RF|reg~281_combout  & (\Bloco_OP|RF|reg~164_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~281_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~164_q ),
	.datac(\Bloco_OP|RF|reg~228_q ),
	.datad(\Bloco_OP|RF|reg~281_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~282_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~282 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N19
dffeas \Bloco_OP|RF|reg~260 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~260_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~260 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~260 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~132feeder (
// Equation(s):
// \Bloco_OP|RF|reg~132feeder_combout  = \Bloco_OP|m|mo [15]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [15]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~132feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~132feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~132feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N5
dffeas \Bloco_OP|RF|reg~132 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~132feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~132_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~132 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~132 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N7
dffeas \Bloco_OP|RF|reg~68 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~68 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~68 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~279 (
// Equation(s):
// \Bloco_OP|RF|reg~279_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~132_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~68_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~132_q ),
	.datac(\Bloco_OP|RF|reg~68_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~279_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~279 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~280 (
// Equation(s):
// \Bloco_OP|RF|reg~280_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~279_combout  & ((\Bloco_OP|RF|reg~260_q ))) # (!\Bloco_OP|RF|reg~279_combout  & (\Bloco_OP|RF|reg~196_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~279_combout ))))

	.dataa(\Bloco_OP|RF|reg~196_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~260_q ),
	.datad(\Bloco_OP|RF|reg~279_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~280_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~280 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~283 (
// Equation(s):
// \Bloco_OP|RF|reg~283_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Unidade_Controle|FSM_c|RF_Rq_addr [1])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~280_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~282_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~282_combout ),
	.datad(\Bloco_OP|RF|reg~280_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~283_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~283 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~286 (
// Equation(s):
// \Bloco_OP|RF|reg~286_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~283_combout  & (\Bloco_OP|RF|reg~285_combout )) # (!\Bloco_OP|RF|reg~283_combout  & ((\Bloco_OP|RF|reg~278_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [0] & (((\Bloco_OP|RF|reg~283_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~285_combout ),
	.datac(\Bloco_OP|RF|reg~278_combout ),
	.datad(\Bloco_OP|RF|reg~283_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~286_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~286 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N20
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[15]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[15]~feeder_combout  = \Bloco_OP|RF|reg~286_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~286_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[15]~feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|Rp_data[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N21
dffeas \Bloco_OP|RF|Rp_data[15] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [15]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[15] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneive_lcell_comb \Bloco_OP|m|mo[14]~5 (
// Equation(s):
// \Bloco_OP|m|mo[14]~5_combout  = (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (\Unidade_Controle|FSM_c|RF_s0~reg0_q  & \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a14 ))

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datac(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datad(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[14]~5_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[14]~5 .lut_mask = 16'h3000;
defparam \Bloco_OP|m|mo[14]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N14
cycloneive_lcell_comb \Bloco_OP|m|mo[14]~6 (
// Equation(s):
// \Bloco_OP|m|mo[14]~6_combout  = (!\Unidade_Controle|FSM_c|alu_s1~reg0_q  & (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (\Bloco_OP|RF|Rp_data [14] & !\Bloco_OP|m|process_0~0_combout )))

	.dataa(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.datab(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datac(\Bloco_OP|RF|Rp_data [14]),
	.datad(\Bloco_OP|m|process_0~0_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[14]~6_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[14]~6 .lut_mask = 16'h0010;
defparam \Bloco_OP|m|mo[14]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N4
cycloneive_lcell_comb \Bloco_OP|m|mo[14]~7 (
// Equation(s):
// \Bloco_OP|m|mo[14]~7_combout  = (\Bloco_OP|m|mo[14]~5_combout ) # ((\Bloco_OP|m|mo[14]~6_combout ) # ((\Bloco_OP|OP|Add0~46_combout  & \Bloco_OP|m|mo[15]~2_combout )))

	.dataa(\Bloco_OP|OP|Add0~46_combout ),
	.datab(\Bloco_OP|m|mo[14]~5_combout ),
	.datac(\Bloco_OP|m|mo[14]~6_combout ),
	.datad(\Bloco_OP|m|mo[15]~2_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[14]~7 .lut_mask = 16'hFEFC;
defparam \Bloco_OP|m|mo[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneive_lcell_comb \Bloco_OP|m|mo[14] (
// Equation(s):
// \Bloco_OP|m|mo [14] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[14]~7_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [14]))

	.dataa(\Bloco_OP|m|mo [14]),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo[14]~7_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [14]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[14] .lut_mask = 16'hF0AA;
defparam \Bloco_OP|m|mo[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~147feeder (
// Equation(s):
// \Bloco_OP|RF|reg~147feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [14]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~147feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~147feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~147feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N17
dffeas \Bloco_OP|RF|reg~147 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~147feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~147_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~147 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~147 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N21
dffeas \Bloco_OP|RF|reg~131 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~131_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~131 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~131 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N13
dffeas \Bloco_OP|RF|reg~99 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~99 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~99 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~115feeder (
// Equation(s):
// \Bloco_OP|RF|reg~115feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [14]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~115feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~115feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~115feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y19_N31
dffeas \Bloco_OP|RF|reg~115 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~115feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~115_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~115 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~115 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~287 (
// Equation(s):
// \Bloco_OP|RF|reg~287_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Unidade_Controle|FSM_c|RF_Rq_addr [0])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~115_q ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~99_q ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~99_q ),
	.datad(\Bloco_OP|RF|reg~115_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~287_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~287 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~288 (
// Equation(s):
// \Bloco_OP|RF|reg~288_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~287_combout  & (\Bloco_OP|RF|reg~147_q )) # (!\Bloco_OP|RF|reg~287_combout  & ((\Bloco_OP|RF|reg~131_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~287_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~147_q ),
	.datac(\Bloco_OP|RF|reg~131_q ),
	.datad(\Bloco_OP|RF|reg~287_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~288_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~288 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N3
dffeas \Bloco_OP|RF|reg~35 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~35 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~35 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~291 (
// Equation(s):
// \Bloco_OP|RF|reg~291_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~67_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Bloco_OP|RF|reg~35_q  & !\Unidade_Controle|FSM_c|RF_Rq_addr 
// [0]))))

	.dataa(\Bloco_OP|RF|reg~67_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~35_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~291_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~291 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N25
dffeas \Bloco_OP|RF|reg~83 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~83 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~83 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~292 (
// Equation(s):
// \Bloco_OP|RF|reg~292_combout  = (\Bloco_OP|RF|reg~291_combout  & (((\Bloco_OP|RF|reg~83_q ) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Bloco_OP|RF|reg~291_combout  & (\Bloco_OP|RF|reg~51_q  & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0]))))

	.dataa(\Bloco_OP|RF|reg~51_q ),
	.datab(\Bloco_OP|RF|reg~291_combout ),
	.datac(\Bloco_OP|RF|reg~83_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~292_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~292 .lut_mask = 16'hE2CC;
defparam \Bloco_OP|RF|reg~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~179feeder (
// Equation(s):
// \Bloco_OP|RF|reg~179feeder_combout  = \Bloco_OP|m|mo [14]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [14]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~179feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~179feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~179feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y19_N9
dffeas \Bloco_OP|RF|reg~179 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~179feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~179_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~179 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~179 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N5
dffeas \Bloco_OP|RF|reg~211 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~211_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~211 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~211 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y18_N11
dffeas \Bloco_OP|RF|reg~163 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~163_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~163 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~163 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~289 (
// Equation(s):
// \Bloco_OP|RF|reg~289_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~195_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Bloco_OP|RF|reg~163_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [0]))))

	.dataa(\Bloco_OP|RF|reg~195_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~163_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~289_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~289 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~290 (
// Equation(s):
// \Bloco_OP|RF|reg~290_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~289_combout  & ((\Bloco_OP|RF|reg~211_q ))) # (!\Bloco_OP|RF|reg~289_combout  & (\Bloco_OP|RF|reg~179_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~289_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~179_q ),
	.datac(\Bloco_OP|RF|reg~211_q ),
	.datad(\Bloco_OP|RF|reg~289_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~290_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~290 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~293 (
// Equation(s):
// \Bloco_OP|RF|reg~293_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2]) # ((\Bloco_OP|RF|reg~290_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (\Bloco_OP|RF|reg~292_combout )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~292_combout ),
	.datad(\Bloco_OP|RF|reg~290_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~293_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~293 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~296 (
// Equation(s):
// \Bloco_OP|RF|reg~296_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~293_combout  & (\Bloco_OP|RF|reg~295_combout )) # (!\Bloco_OP|RF|reg~293_combout  & ((\Bloco_OP|RF|reg~288_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [2] & (((\Bloco_OP|RF|reg~293_combout ))))

	.dataa(\Bloco_OP|RF|reg~295_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~288_combout ),
	.datad(\Bloco_OP|RF|reg~293_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~296_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~296 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[14]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[14]~feeder_combout  = \Bloco_OP|RF|reg~296_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~296_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[14]~feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|Rp_data[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N15
dffeas \Bloco_OP|RF|Rp_data[14] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [14]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[14] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N16
cycloneive_lcell_comb \Bloco_OP|m|mo[13]~8 (
// Equation(s):
// \Bloco_OP|m|mo[13]~8_combout  = (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a13  & \Unidade_Controle|FSM_c|RF_s0~reg0_q ))

	.dataa(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datab(gnd),
	.datac(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a13 ),
	.datad(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[13]~8_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[13]~8 .lut_mask = 16'h5000;
defparam \Bloco_OP|m|mo[13]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N22
cycloneive_lcell_comb \Bloco_OP|m|mo[13]~9 (
// Equation(s):
// \Bloco_OP|m|mo[13]~9_combout  = (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (\Bloco_OP|RF|Rp_data [13] & (!\Bloco_OP|m|process_0~0_combout  & !\Unidade_Controle|FSM_c|alu_s1~reg0_q )))

	.dataa(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datab(\Bloco_OP|RF|Rp_data [13]),
	.datac(\Bloco_OP|m|process_0~0_combout ),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[13]~9_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[13]~9 .lut_mask = 16'h0004;
defparam \Bloco_OP|m|mo[13]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N4
cycloneive_lcell_comb \Bloco_OP|m|mo[13]~10 (
// Equation(s):
// \Bloco_OP|m|mo[13]~10_combout  = (\Bloco_OP|m|mo[13]~8_combout ) # ((\Bloco_OP|m|mo[13]~9_combout ) # ((\Bloco_OP|m|mo[15]~2_combout  & \Bloco_OP|OP|Add0~44_combout )))

	.dataa(\Bloco_OP|m|mo[15]~2_combout ),
	.datab(\Bloco_OP|m|mo[13]~8_combout ),
	.datac(\Bloco_OP|m|mo[13]~9_combout ),
	.datad(\Bloco_OP|OP|Add0~44_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[13]~10_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[13]~10 .lut_mask = 16'hFEFC;
defparam \Bloco_OP|m|mo[13]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N6
cycloneive_lcell_comb \Bloco_OP|m|mo[13] (
// Equation(s):
// \Bloco_OP|m|mo [13] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[13]~10_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [13]))

	.dataa(\Bloco_OP|m|mo [13]),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo[13]~10_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [13]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[13] .lut_mask = 16'hF0AA;
defparam \Bloco_OP|m|mo[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~130feeder (
// Equation(s):
// \Bloco_OP|RF|reg~130feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [13]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~130feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~130feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~130feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y21_N25
dffeas \Bloco_OP|RF|reg~130 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~130feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~130_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~130 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~130 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~194feeder (
// Equation(s):
// \Bloco_OP|RF|reg~194feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [13]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~194feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~194feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~194feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N11
dffeas \Bloco_OP|RF|reg~194 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~194feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~194_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~194 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~194 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N17
dffeas \Bloco_OP|RF|reg~66 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~66 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~66 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~297 (
// Equation(s):
// \Bloco_OP|RF|reg~297_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~194_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Bloco_OP|RF|reg~66_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [2]))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~194_q ),
	.datac(\Bloco_OP|RF|reg~66_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~297_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~297 .lut_mask = 16'hAAD8;
defparam \Bloco_OP|RF|reg~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~298 (
// Equation(s):
// \Bloco_OP|RF|reg~298_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~297_combout  & (\Bloco_OP|RF|reg~258_q )) # (!\Bloco_OP|RF|reg~297_combout  & ((\Bloco_OP|RF|reg~130_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~297_combout ))))

	.dataa(\Bloco_OP|RF|reg~258_q ),
	.datab(\Bloco_OP|RF|reg~130_q ),
	.datac(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datad(\Bloco_OP|RF|reg~297_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~298_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~298 .lut_mask = 16'hAFC0;
defparam \Bloco_OP|RF|reg~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N23
dffeas \Bloco_OP|RF|reg~242 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~242_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~242 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~242 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~114feeder (
// Equation(s):
// \Bloco_OP|RF|reg~114feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(\Bloco_OP|m|mo [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~114feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~114feeder .lut_mask = 16'hAAAA;
defparam \Bloco_OP|RF|reg~114feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N25
dffeas \Bloco_OP|RF|reg~114 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~114feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~114_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~114 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~114 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N15
dffeas \Bloco_OP|RF|reg~50 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~50 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~50 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~299 (
// Equation(s):
// \Bloco_OP|RF|reg~299_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~114_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~50_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~114_q ),
	.datac(\Bloco_OP|RF|reg~50_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~299_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~299 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~300 (
// Equation(s):
// \Bloco_OP|RF|reg~300_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~299_combout  & ((\Bloco_OP|RF|reg~242_q ))) # (!\Bloco_OP|RF|reg~299_combout  & (\Bloco_OP|RF|reg~178_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~299_combout ))))

	.dataa(\Bloco_OP|RF|reg~178_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~242_q ),
	.datad(\Bloco_OP|RF|reg~299_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~300_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~300 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N21
dffeas \Bloco_OP|RF|reg~226 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~226_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~226 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~226 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~162feeder (
// Equation(s):
// \Bloco_OP|RF|reg~162feeder_combout  = \Bloco_OP|m|mo [13]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [13]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~162feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~162feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~162feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y16_N1
dffeas \Bloco_OP|RF|reg~162 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~162feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~162_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~162 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~162 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y16_N23
dffeas \Bloco_OP|RF|reg~34 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~34 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~34 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~301 (
// Equation(s):
// \Bloco_OP|RF|reg~301_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~162_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~34_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~162_q ),
	.datac(\Bloco_OP|RF|reg~34_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~301_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~301 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~302 (
// Equation(s):
// \Bloco_OP|RF|reg~302_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~301_combout  & ((\Bloco_OP|RF|reg~226_q ))) # (!\Bloco_OP|RF|reg~301_combout  & (\Bloco_OP|RF|reg~98_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~301_combout ))))

	.dataa(\Bloco_OP|RF|reg~98_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~226_q ),
	.datad(\Bloco_OP|RF|reg~301_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~302_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~302 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~303 (
// Equation(s):
// \Bloco_OP|RF|reg~303_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1]) # ((\Bloco_OP|RF|reg~300_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// ((\Bloco_OP|RF|reg~302_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~300_combout ),
	.datad(\Bloco_OP|RF|reg~302_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~303_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~303 .lut_mask = 16'hB9A8;
defparam \Bloco_OP|RF|reg~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~306 (
// Equation(s):
// \Bloco_OP|RF|reg~306_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~303_combout  & (\Bloco_OP|RF|reg~305_combout )) # (!\Bloco_OP|RF|reg~303_combout  & ((\Bloco_OP|RF|reg~298_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [1] & (((\Bloco_OP|RF|reg~303_combout ))))

	.dataa(\Bloco_OP|RF|reg~305_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~298_combout ),
	.datad(\Bloco_OP|RF|reg~303_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~306_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~306 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N17
dffeas \Bloco_OP|RF|Rp_data[13] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~306_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [13]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[13] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N0
cycloneive_lcell_comb \Bloco_OP|m|mo[11]~14 (
// Equation(s):
// \Bloco_OP|m|mo[11]~14_combout  = (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & (\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a11  & \Unidade_Controle|FSM_c|RF_s0~reg0_q ))

	.dataa(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datab(gnd),
	.datac(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a11 ),
	.datad(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[11]~14_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[11]~14 .lut_mask = 16'h5000;
defparam \Bloco_OP|m|mo[11]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneive_lcell_comb \Bloco_OP|m|mo[11]~15 (
// Equation(s):
// \Bloco_OP|m|mo[11]~15_combout  = (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (\Bloco_OP|RF|Rp_data [11] & (!\Bloco_OP|m|process_0~0_combout  & !\Unidade_Controle|FSM_c|alu_s1~reg0_q )))

	.dataa(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datab(\Bloco_OP|RF|Rp_data [11]),
	.datac(\Bloco_OP|m|process_0~0_combout ),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[11]~15 .lut_mask = 16'h0004;
defparam \Bloco_OP|m|mo[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N8
cycloneive_lcell_comb \Bloco_OP|m|mo[11]~16 (
// Equation(s):
// \Bloco_OP|m|mo[11]~16_combout  = (\Bloco_OP|m|mo[11]~14_combout ) # ((\Bloco_OP|m|mo[11]~15_combout ) # ((\Bloco_OP|m|mo[15]~2_combout  & \Bloco_OP|OP|Add0~40_combout )))

	.dataa(\Bloco_OP|m|mo[15]~2_combout ),
	.datab(\Bloco_OP|m|mo[11]~14_combout ),
	.datac(\Bloco_OP|m|mo[11]~15_combout ),
	.datad(\Bloco_OP|OP|Add0~40_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[11]~16_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[11]~16 .lut_mask = 16'hFEFC;
defparam \Bloco_OP|m|mo[11]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N2
cycloneive_lcell_comb \Bloco_OP|m|mo[11] (
// Equation(s):
// \Bloco_OP|m|mo [11] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[11]~16_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [11]))

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [11]),
	.datac(\Bloco_OP|m|mo[11]~16_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [11]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[11] .lut_mask = 16'hF0CC;
defparam \Bloco_OP|m|mo[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~208feeder (
// Equation(s):
// \Bloco_OP|RF|reg~208feeder_combout  = \Bloco_OP|m|mo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [11]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~208feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~208feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~208feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y20_N1
dffeas \Bloco_OP|RF|reg~208 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~208feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~208_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~208 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~208 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N15
dffeas \Bloco_OP|RF|reg~80 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~80 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~80 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~324 (
// Equation(s):
// \Bloco_OP|RF|reg~324_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~208_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~80_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~208_q ),
	.datac(\Bloco_OP|RF|reg~80_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~324_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~324 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~324 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N21
dffeas \Bloco_OP|RF|reg~144 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~144_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~144 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~144 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~272feeder (
// Equation(s):
// \Bloco_OP|RF|reg~272feeder_combout  = \Bloco_OP|m|mo [11]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [11]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~272feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~272feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~272feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y19_N13
dffeas \Bloco_OP|RF|reg~272 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~272feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~272_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~272 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~272 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~325 (
// Equation(s):
// \Bloco_OP|RF|reg~325_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~324_combout  & ((\Bloco_OP|RF|reg~272_q ))) # (!\Bloco_OP|RF|reg~324_combout  & (\Bloco_OP|RF|reg~144_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (\Bloco_OP|RF|reg~324_combout ))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~324_combout ),
	.datac(\Bloco_OP|RF|reg~144_q ),
	.datad(\Bloco_OP|RF|reg~272_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~325_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~325 .lut_mask = 16'hEC64;
defparam \Bloco_OP|RF|reg~325 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~160feeder (
// Equation(s):
// \Bloco_OP|RF|reg~160feeder_combout  = \Bloco_OP|m|mo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~160feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~160feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~160feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y16_N1
dffeas \Bloco_OP|RF|reg~160 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~160feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~160_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~160 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~160 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y16_N11
dffeas \Bloco_OP|RF|reg~224 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~224_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~224 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~224 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~96feeder (
// Equation(s):
// \Bloco_OP|RF|reg~96feeder_combout  = \Bloco_OP|m|mo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~96feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~96feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~96feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y17_N3
dffeas \Bloco_OP|RF|reg~96 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~96feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~96 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~96 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N21
dffeas \Bloco_OP|RF|reg~32 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~32 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~32 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~321 (
// Equation(s):
// \Bloco_OP|RF|reg~321_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~96_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~32_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~96_q ),
	.datac(\Bloco_OP|RF|reg~32_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~321_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~321 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~321 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~322 (
// Equation(s):
// \Bloco_OP|RF|reg~322_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~321_combout  & ((\Bloco_OP|RF|reg~224_q ))) # (!\Bloco_OP|RF|reg~321_combout  & (\Bloco_OP|RF|reg~160_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~321_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~160_q ),
	.datac(\Bloco_OP|RF|reg~224_q ),
	.datad(\Bloco_OP|RF|reg~321_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~322_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~322 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~322 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N29
dffeas \Bloco_OP|RF|reg~192 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~192_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~192 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~192 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N3
dffeas \Bloco_OP|RF|reg~256 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~256_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~256 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~256 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N25
dffeas \Bloco_OP|RF|reg~64 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~64 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~64 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~128feeder (
// Equation(s):
// \Bloco_OP|RF|reg~128feeder_combout  = \Bloco_OP|m|mo [11]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~128feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~128feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~128feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N27
dffeas \Bloco_OP|RF|reg~128 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~128feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~128_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~128 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~128 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~319 (
// Equation(s):
// \Bloco_OP|RF|reg~319_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Unidade_Controle|FSM_c|RF_Rq_addr [2])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~128_q ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~64_q ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~64_q ),
	.datad(\Bloco_OP|RF|reg~128_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~319_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~319 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~319 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~320 (
// Equation(s):
// \Bloco_OP|RF|reg~320_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~319_combout  & ((\Bloco_OP|RF|reg~256_q ))) # (!\Bloco_OP|RF|reg~319_combout  & (\Bloco_OP|RF|reg~192_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~319_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~192_q ),
	.datac(\Bloco_OP|RF|reg~256_q ),
	.datad(\Bloco_OP|RF|reg~319_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~320_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~320 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~320 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~323 (
// Equation(s):
// \Bloco_OP|RF|reg~323_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Unidade_Controle|FSM_c|RF_Rq_addr [1])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~320_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~322_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~322_combout ),
	.datad(\Bloco_OP|RF|reg~320_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~323_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~323 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~323 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~326 (
// Equation(s):
// \Bloco_OP|RF|reg~326_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~323_combout  & ((\Bloco_OP|RF|reg~325_combout ))) # (!\Bloco_OP|RF|reg~323_combout  & (\Bloco_OP|RF|reg~318_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [0] & (((\Bloco_OP|RF|reg~323_combout ))))

	.dataa(\Bloco_OP|RF|reg~318_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~325_combout ),
	.datad(\Bloco_OP|RF|reg~323_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~326_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~326 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~326 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N9
dffeas \Bloco_OP|RF|Rp_data[11] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~326_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [11]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[11] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N6
cycloneive_lcell_comb \Bloco_OP|m|mo[9]~20 (
// Equation(s):
// \Bloco_OP|m|mo[9]~20_combout  = (\Unidade_Controle|FSM_c|RF_s0~reg0_q  & (!\Unidade_Controle|FSM_c|RF_s1~reg0_q  & \Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a9 ))

	.dataa(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datab(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.datac(gnd),
	.datad(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[9]~20_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[9]~20 .lut_mask = 16'h2200;
defparam \Bloco_OP|m|mo[9]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneive_lcell_comb \Bloco_OP|m|mo[9]~22 (
// Equation(s):
// \Bloco_OP|m|mo[9]~22_combout  = (\Bloco_OP|m|mo[9]~21_combout ) # ((\Bloco_OP|m|mo[9]~20_combout ) # ((\Bloco_OP|OP|Add0~36_combout  & \Bloco_OP|m|mo[15]~2_combout )))

	.dataa(\Bloco_OP|OP|Add0~36_combout ),
	.datab(\Bloco_OP|m|mo[15]~2_combout ),
	.datac(\Bloco_OP|m|mo[9]~21_combout ),
	.datad(\Bloco_OP|m|mo[9]~20_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[9]~22_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[9]~22 .lut_mask = 16'hFFF8;
defparam \Bloco_OP|m|mo[9]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneive_lcell_comb \Bloco_OP|m|mo[9] (
// Equation(s):
// \Bloco_OP|m|mo [9] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[9]~22_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [9]))

	.dataa(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.datab(\Bloco_OP|m|mo [9]),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo[9]~22_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [9]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[9] .lut_mask = 16'hEE44;
defparam \Bloco_OP|m|mo[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N15
dffeas \Bloco_OP|RF|reg~126 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~126_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~126 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~126 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N13
dffeas \Bloco_OP|RF|reg~62 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~62 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~62 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~190feeder (
// Equation(s):
// \Bloco_OP|RF|reg~190feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~190feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~190feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~190feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N17
dffeas \Bloco_OP|RF|reg~190 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~190feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~190_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~190 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~190 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~337 (
// Equation(s):
// \Bloco_OP|RF|reg~337_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2]) # ((\Bloco_OP|RF|reg~190_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (\Bloco_OP|RF|reg~62_q )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~62_q ),
	.datad(\Bloco_OP|RF|reg~190_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~337_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~337 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~337 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~338 (
// Equation(s):
// \Bloco_OP|RF|reg~338_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~337_combout  & (\Bloco_OP|RF|reg~254_q )) # (!\Bloco_OP|RF|reg~337_combout  & ((\Bloco_OP|RF|reg~126_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~337_combout ))))

	.dataa(\Bloco_OP|RF|reg~254_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~126_q ),
	.datad(\Bloco_OP|RF|reg~337_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~338_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~338 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~338 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N17
dffeas \Bloco_OP|RF|reg~270 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~270_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~270 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~270 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~142feeder (
// Equation(s):
// \Bloco_OP|RF|reg~142feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~142feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~142feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~142feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y17_N3
dffeas \Bloco_OP|RF|reg~142 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~142feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~142_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~142 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~142 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N5
dffeas \Bloco_OP|RF|reg~78 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~78 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~78 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~344 (
// Equation(s):
// \Bloco_OP|RF|reg~344_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~142_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Bloco_OP|RF|reg~78_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [3]))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~142_q ),
	.datac(\Bloco_OP|RF|reg~78_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~344_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~344 .lut_mask = 16'hAAD8;
defparam \Bloco_OP|RF|reg~344 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~345 (
// Equation(s):
// \Bloco_OP|RF|reg~345_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~344_combout  & ((\Bloco_OP|RF|reg~270_q ))) # (!\Bloco_OP|RF|reg~344_combout  & (\Bloco_OP|RF|reg~206_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~344_combout ))))

	.dataa(\Bloco_OP|RF|reg~206_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~270_q ),
	.datad(\Bloco_OP|RF|reg~344_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~345_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~345 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~345 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N17
dffeas \Bloco_OP|RF|reg~222 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~222_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~222 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~222 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N31
dffeas \Bloco_OP|RF|reg~30 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~30 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~30 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~341 (
// Equation(s):
// \Bloco_OP|RF|reg~341_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~158_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~30_q )))))

	.dataa(\Bloco_OP|RF|reg~158_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~30_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~341_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~341 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~341 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~342 (
// Equation(s):
// \Bloco_OP|RF|reg~342_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~341_combout  & ((\Bloco_OP|RF|reg~222_q ))) # (!\Bloco_OP|RF|reg~341_combout  & (\Bloco_OP|RF|reg~94_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~341_combout ))))

	.dataa(\Bloco_OP|RF|reg~94_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~222_q ),
	.datad(\Bloco_OP|RF|reg~341_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~342_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~342 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~342 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y18_N15
dffeas \Bloco_OP|RF|reg~238 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~238_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~238 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~238 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~110feeder (
// Equation(s):
// \Bloco_OP|RF|reg~110feeder_combout  = \Bloco_OP|m|mo [9]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [9]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~110feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~110feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~110feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X28_Y20_N7
dffeas \Bloco_OP|RF|reg~110 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~110feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~110_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~110 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~110 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N7
dffeas \Bloco_OP|RF|reg~46 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~46 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~46 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~339 (
// Equation(s):
// \Bloco_OP|RF|reg~339_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~110_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~46_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~110_q ),
	.datac(\Bloco_OP|RF|reg~46_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~339_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~339 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~339 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~340 (
// Equation(s):
// \Bloco_OP|RF|reg~340_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~339_combout  & ((\Bloco_OP|RF|reg~238_q ))) # (!\Bloco_OP|RF|reg~339_combout  & (\Bloco_OP|RF|reg~174_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~339_combout ))))

	.dataa(\Bloco_OP|RF|reg~174_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~238_q ),
	.datad(\Bloco_OP|RF|reg~339_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~340_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~340 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~340 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~343 (
// Equation(s):
// \Bloco_OP|RF|reg~343_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1]) # ((\Bloco_OP|RF|reg~340_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (\Bloco_OP|RF|reg~342_combout )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~342_combout ),
	.datad(\Bloco_OP|RF|reg~340_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~343_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~343 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~343 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~346 (
// Equation(s):
// \Bloco_OP|RF|reg~346_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~343_combout  & ((\Bloco_OP|RF|reg~345_combout ))) # (!\Bloco_OP|RF|reg~343_combout  & (\Bloco_OP|RF|reg~338_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [1] & (((\Bloco_OP|RF|reg~343_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~338_combout ),
	.datac(\Bloco_OP|RF|reg~345_combout ),
	.datad(\Bloco_OP|RF|reg~343_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~346_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~346 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~346 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N2
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[9]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[9]~feeder_combout  = \Bloco_OP|RF|reg~346_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|RF|reg~346_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[9]~feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|Rp_data[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N3
dffeas \Bloco_OP|RF|Rp_data[9] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [9]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[9] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneive_lcell_comb \Bloco_OP|m|mo[6]~30 (
// Equation(s):
// \Bloco_OP|m|mo[6]~30_combout  = (\Bloco_OP|m|mo[6]~29_combout  & (((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a6 ) # (!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[6]~29_combout  & (\Bloco_OP|OP|Add0~30_combout  & 
// (\Bloco_OP|m|mo[5]~26_combout )))

	.dataa(\Bloco_OP|OP|Add0~30_combout ),
	.datab(\Bloco_OP|m|mo[6]~29_combout ),
	.datac(\Bloco_OP|m|mo[5]~26_combout ),
	.datad(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[6]~30 .lut_mask = 16'hEC2C;
defparam \Bloco_OP|m|mo[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneive_lcell_comb \Bloco_OP|m|mo[6] (
// Equation(s):
// \Bloco_OP|m|mo [6] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[6]~30_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [6]))

	.dataa(\Bloco_OP|m|mo [6]),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo[6]~30_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [6]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[6] .lut_mask = 16'hF0AA;
defparam \Bloco_OP|m|mo[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N11
dffeas \Bloco_OP|RF|reg~123 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~123_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~123 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~123 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y17_N7
dffeas \Bloco_OP|RF|reg~91 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~91 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~91 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~367 (
// Equation(s):
// \Bloco_OP|RF|reg~367_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~107_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~91_q )))))

	.dataa(\Bloco_OP|RF|reg~107_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~91_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~367_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~367 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~367 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~368 (
// Equation(s):
// \Bloco_OP|RF|reg~368_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~367_combout  & (\Bloco_OP|RF|reg~139_q )) # (!\Bloco_OP|RF|reg~367_combout  & ((\Bloco_OP|RF|reg~123_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~367_combout ))))

	.dataa(\Bloco_OP|RF|reg~139_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~123_q ),
	.datad(\Bloco_OP|RF|reg~367_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~368_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~368 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~368 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~251feeder (
// Equation(s):
// \Bloco_OP|RF|reg~251feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~251feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~251feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~251feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N19
dffeas \Bloco_OP|RF|reg~251 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~251feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~251_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~251 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~251 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N21
dffeas \Bloco_OP|RF|reg~219 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~219_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~219 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~219 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~374 (
// Equation(s):
// \Bloco_OP|RF|reg~374_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~235_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Bloco_OP|RF|reg~219_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [1]))))

	.dataa(\Bloco_OP|RF|reg~235_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~219_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~374_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~374 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~374 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~267feeder (
// Equation(s):
// \Bloco_OP|RF|reg~267feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~267feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~267feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~267feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y19_N11
dffeas \Bloco_OP|RF|reg~267 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~267feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~267_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~267 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~267 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~375 (
// Equation(s):
// \Bloco_OP|RF|reg~375_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~374_combout  & ((\Bloco_OP|RF|reg~267_q ))) # (!\Bloco_OP|RF|reg~374_combout  & (\Bloco_OP|RF|reg~251_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~374_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~251_q ),
	.datac(\Bloco_OP|RF|reg~374_combout ),
	.datad(\Bloco_OP|RF|reg~267_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~375_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~375 .lut_mask = 16'hF858;
defparam \Bloco_OP|RF|reg~375 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~43feeder (
// Equation(s):
// \Bloco_OP|RF|reg~43feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [6]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~43feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~43feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~43feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y16_N5
dffeas \Bloco_OP|RF|reg~43 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~43feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~43 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y17_N7
dffeas \Bloco_OP|RF|reg~75 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~75 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~75 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~59feeder (
// Equation(s):
// \Bloco_OP|RF|reg~59feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(\Bloco_OP|m|mo [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~59feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~59feeder .lut_mask = 16'hAAAA;
defparam \Bloco_OP|RF|reg~59feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N17
dffeas \Bloco_OP|RF|reg~59 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~59feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~59 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N15
dffeas \Bloco_OP|RF|reg~27 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~27 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~27 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~371 (
// Equation(s):
// \Bloco_OP|RF|reg~371_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~59_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~27_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~59_q ),
	.datac(\Bloco_OP|RF|reg~27_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~371_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~371 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~371 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~372 (
// Equation(s):
// \Bloco_OP|RF|reg~372_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~371_combout  & ((\Bloco_OP|RF|reg~75_q ))) # (!\Bloco_OP|RF|reg~371_combout  & (\Bloco_OP|RF|reg~43_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~371_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~43_q ),
	.datac(\Bloco_OP|RF|reg~75_q ),
	.datad(\Bloco_OP|RF|reg~371_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~372_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~372 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~372 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~171feeder (
// Equation(s):
// \Bloco_OP|RF|reg~171feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~171feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~171feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~171feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N15
dffeas \Bloco_OP|RF|reg~171 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~171feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~171_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~171 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~171 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N5
dffeas \Bloco_OP|RF|reg~203 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~203_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~203 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~203 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~187feeder (
// Equation(s):
// \Bloco_OP|RF|reg~187feeder_combout  = \Bloco_OP|m|mo [6]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [6]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~187feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~187feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~187feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N11
dffeas \Bloco_OP|RF|reg~187 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~187feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~187_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~187 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~187 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N25
dffeas \Bloco_OP|RF|reg~155 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~155_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~155 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~155 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~369 (
// Equation(s):
// \Bloco_OP|RF|reg~369_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~187_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~155_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~187_q ),
	.datac(\Bloco_OP|RF|reg~155_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~369_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~369 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~369 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~370 (
// Equation(s):
// \Bloco_OP|RF|reg~370_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~369_combout  & ((\Bloco_OP|RF|reg~203_q ))) # (!\Bloco_OP|RF|reg~369_combout  & (\Bloco_OP|RF|reg~171_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~369_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~171_q ),
	.datac(\Bloco_OP|RF|reg~203_q ),
	.datad(\Bloco_OP|RF|reg~369_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~370_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~370 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~370 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~373 (
// Equation(s):
// \Bloco_OP|RF|reg~373_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Unidade_Controle|FSM_c|RF_Rq_addr [3])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~370_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~372_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~372_combout ),
	.datad(\Bloco_OP|RF|reg~370_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~373_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~373 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~373 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~376 (
// Equation(s):
// \Bloco_OP|RF|reg~376_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~373_combout  & ((\Bloco_OP|RF|reg~375_combout ))) # (!\Bloco_OP|RF|reg~373_combout  & (\Bloco_OP|RF|reg~368_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [2] & (((\Bloco_OP|RF|reg~373_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~368_combout ),
	.datac(\Bloco_OP|RF|reg~375_combout ),
	.datad(\Bloco_OP|RF|reg~373_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~376_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~376 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~376 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N0
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[6]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[6]~feeder_combout  = \Bloco_OP|RF|reg~376_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~376_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[6]~feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|Rp_data[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N1
dffeas \Bloco_OP|RF|Rp_data[6] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[6] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneive_lcell_comb \Bloco_OP|m|mo[5]~32 (
// Equation(s):
// \Bloco_OP|m|mo[5]~32_combout  = (\Bloco_OP|m|mo[5]~31_combout  & (((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a5 ) # (!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[5]~31_combout  & (\Bloco_OP|OP|Add0~28_combout  & 
// (\Bloco_OP|m|mo[5]~26_combout )))

	.dataa(\Bloco_OP|OP|Add0~28_combout ),
	.datab(\Bloco_OP|m|mo[5]~31_combout ),
	.datac(\Bloco_OP|m|mo[5]~26_combout ),
	.datad(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[5]~32_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[5]~32 .lut_mask = 16'hEC2C;
defparam \Bloco_OP|m|mo[5]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneive_lcell_comb \Bloco_OP|m|mo[5] (
// Equation(s):
// \Bloco_OP|m|mo [5] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[5]~32_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [5]))

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [5]),
	.datac(\Bloco_OP|m|mo[5]~32_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [5]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[5] .lut_mask = 16'hF0CC;
defparam \Bloco_OP|m|mo[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~250feeder (
// Equation(s):
// \Bloco_OP|RF|reg~250feeder_combout  = \Bloco_OP|m|mo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~250feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~250feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~250feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y17_N3
dffeas \Bloco_OP|RF|reg~250 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~250feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~250_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~250 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~250 .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y17_N25
dffeas \Bloco_OP|RF|reg~122 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~122_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~122 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~122 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~186feeder (
// Equation(s):
// \Bloco_OP|RF|reg~186feeder_combout  = \Bloco_OP|m|mo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [5]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~186feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~186feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~186feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N19
dffeas \Bloco_OP|RF|reg~186 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~186feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~186_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~186 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~186 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N9
dffeas \Bloco_OP|RF|reg~58 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~58 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~58 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~377 (
// Equation(s):
// \Bloco_OP|RF|reg~377_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~186_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~58_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~186_q ),
	.datac(\Bloco_OP|RF|reg~58_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~377_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~377 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~377 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~378 (
// Equation(s):
// \Bloco_OP|RF|reg~378_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~377_combout  & (\Bloco_OP|RF|reg~250_q )) # (!\Bloco_OP|RF|reg~377_combout  & ((\Bloco_OP|RF|reg~122_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~377_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~250_q ),
	.datac(\Bloco_OP|RF|reg~122_q ),
	.datad(\Bloco_OP|RF|reg~377_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~378_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~378 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~378 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N31
dffeas \Bloco_OP|RF|reg~234 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~234_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~234 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~234 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y19_N23
dffeas \Bloco_OP|RF|reg~106 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~106 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N7
dffeas \Bloco_OP|RF|reg~42 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~42 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~42 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~379 (
// Equation(s):
// \Bloco_OP|RF|reg~379_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~106_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~42_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~106_q ),
	.datac(\Bloco_OP|RF|reg~42_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~379_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~379 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~379 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~380 (
// Equation(s):
// \Bloco_OP|RF|reg~380_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~379_combout  & ((\Bloco_OP|RF|reg~234_q ))) # (!\Bloco_OP|RF|reg~379_combout  & (\Bloco_OP|RF|reg~170_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~379_combout ))))

	.dataa(\Bloco_OP|RF|reg~170_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~234_q ),
	.datad(\Bloco_OP|RF|reg~379_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~380_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~380 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~380 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~90feeder (
// Equation(s):
// \Bloco_OP|RF|reg~90feeder_combout  = \Bloco_OP|m|mo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~90feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~90feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~90feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y17_N29
dffeas \Bloco_OP|RF|reg~90 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~90feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~90 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~90 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N13
dffeas \Bloco_OP|RF|reg~218 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~218_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~218 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~218 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~154feeder (
// Equation(s):
// \Bloco_OP|RF|reg~154feeder_combout  = \Bloco_OP|m|mo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [5]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~154feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~154feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~154feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N9
dffeas \Bloco_OP|RF|reg~154 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~154feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~154_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~154 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~154 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N31
dffeas \Bloco_OP|RF|reg~26 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~26 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~26 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~381 (
// Equation(s):
// \Bloco_OP|RF|reg~381_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~154_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~26_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~154_q ),
	.datac(\Bloco_OP|RF|reg~26_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~381_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~381 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~381 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~382 (
// Equation(s):
// \Bloco_OP|RF|reg~382_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~381_combout  & ((\Bloco_OP|RF|reg~218_q ))) # (!\Bloco_OP|RF|reg~381_combout  & (\Bloco_OP|RF|reg~90_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~381_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~90_q ),
	.datac(\Bloco_OP|RF|reg~218_q ),
	.datad(\Bloco_OP|RF|reg~381_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~382_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~382 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~382 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~383 (
// Equation(s):
// \Bloco_OP|RF|reg~383_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Unidade_Controle|FSM_c|RF_Rq_addr [0])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~380_combout )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~382_combout )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~380_combout ),
	.datad(\Bloco_OP|RF|reg~382_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~383_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~383 .lut_mask = 16'hD9C8;
defparam \Bloco_OP|RF|reg~383 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~266feeder (
// Equation(s):
// \Bloco_OP|RF|reg~266feeder_combout  = \Bloco_OP|m|mo [5]

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [5]),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~266feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~266feeder .lut_mask = 16'hCCCC;
defparam \Bloco_OP|RF|reg~266feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N21
dffeas \Bloco_OP|RF|reg~266 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~266feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~266_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~266 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~266 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N17
dffeas \Bloco_OP|RF|reg~202 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~202_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~202 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~202 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~138feeder (
// Equation(s):
// \Bloco_OP|RF|reg~138feeder_combout  = \Bloco_OP|m|mo [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~138feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~138feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~138feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y18_N13
dffeas \Bloco_OP|RF|reg~138 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~138feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~462_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~138 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~138 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N9
dffeas \Bloco_OP|RF|reg~74 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~74 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~74 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~384 (
// Equation(s):
// \Bloco_OP|RF|reg~384_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~138_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Bloco_OP|RF|reg~74_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [3]))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~138_q ),
	.datac(\Bloco_OP|RF|reg~74_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~384_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~384 .lut_mask = 16'hAAD8;
defparam \Bloco_OP|RF|reg~384 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~385 (
// Equation(s):
// \Bloco_OP|RF|reg~385_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~384_combout  & (\Bloco_OP|RF|reg~266_q )) # (!\Bloco_OP|RF|reg~384_combout  & ((\Bloco_OP|RF|reg~202_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~384_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~266_q ),
	.datac(\Bloco_OP|RF|reg~202_q ),
	.datad(\Bloco_OP|RF|reg~384_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~385_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~385 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~385 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~386 (
// Equation(s):
// \Bloco_OP|RF|reg~386_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~383_combout  & ((\Bloco_OP|RF|reg~385_combout ))) # (!\Bloco_OP|RF|reg~383_combout  & (\Bloco_OP|RF|reg~378_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [1] & (((\Bloco_OP|RF|reg~383_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~378_combout ),
	.datac(\Bloco_OP|RF|reg~383_combout ),
	.datad(\Bloco_OP|RF|reg~385_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~386_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~386 .lut_mask = 16'hF858;
defparam \Bloco_OP|RF|reg~386 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N4
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[5]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[5]~feeder_combout  = \Bloco_OP|RF|reg~386_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~386_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[5]~feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|Rp_data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y16_N5
dffeas \Bloco_OP|RF|Rp_data[5] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[5] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N4
cycloneive_lcell_comb \Bloco_OP|m|mo[4]~33 (
// Equation(s):
// \Bloco_OP|m|mo[4]~33_combout  = (\Bloco_OP|m|mo[5]~26_combout  & (((\Bloco_OP|m|process_0~0_combout )))) # (!\Bloco_OP|m|mo[5]~26_combout  & ((\Bloco_OP|m|process_0~0_combout  & (\Unidade_Controle|reg_ir|IR_out [4])) # (!\Bloco_OP|m|process_0~0_combout  & 
// ((\Bloco_OP|RF|Rp_data [4])))))

	.dataa(\Bloco_OP|m|mo[5]~26_combout ),
	.datab(\Unidade_Controle|reg_ir|IR_out [4]),
	.datac(\Bloco_OP|RF|Rp_data [4]),
	.datad(\Bloco_OP|m|process_0~0_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[4]~33_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[4]~33 .lut_mask = 16'hEE50;
defparam \Bloco_OP|m|mo[4]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N26
cycloneive_lcell_comb \Bloco_OP|m|mo[4]~34 (
// Equation(s):
// \Bloco_OP|m|mo[4]~34_combout  = (\Bloco_OP|m|mo[4]~33_combout  & (((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a4 ) # (!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[4]~33_combout  & (\Bloco_OP|OP|Add0~26_combout  & 
// ((\Bloco_OP|m|mo[5]~26_combout ))))

	.dataa(\Bloco_OP|OP|Add0~26_combout ),
	.datab(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a4 ),
	.datac(\Bloco_OP|m|mo[4]~33_combout ),
	.datad(\Bloco_OP|m|mo[5]~26_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[4]~34_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[4]~34 .lut_mask = 16'hCAF0;
defparam \Bloco_OP|m|mo[4]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N6
cycloneive_lcell_comb \Bloco_OP|m|mo[4] (
// Equation(s):
// \Bloco_OP|m|mo [4] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[4]~34_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [4]))

	.dataa(\Bloco_OP|m|mo [4]),
	.datab(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo[4]~34_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [4]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[4] .lut_mask = 16'hEE22;
defparam \Bloco_OP|m|mo[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~201feeder (
// Equation(s):
// \Bloco_OP|RF|reg~201feeder_combout  = \Bloco_OP|m|mo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [4]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~201feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~201feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~201feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N29
dffeas \Bloco_OP|RF|reg~201 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~201feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~201_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~201 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~201 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N27
dffeas \Bloco_OP|RF|reg~185 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~185_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~185 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~185 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N6
cycloneive_lcell_comb \Bloco_OP|RF|reg~169feeder (
// Equation(s):
// \Bloco_OP|RF|reg~169feeder_combout  = \Bloco_OP|m|mo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [4]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~169feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~169feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~169feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y20_N7
dffeas \Bloco_OP|RF|reg~169 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~169feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~440_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~169_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~169 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~169 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y20_N13
dffeas \Bloco_OP|RF|reg~153 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~153_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~153 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~153 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~387 (
// Equation(s):
// \Bloco_OP|RF|reg~387_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~169_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~153_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~169_q ),
	.datac(\Bloco_OP|RF|reg~153_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~387_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~387 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~387 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~388 (
// Equation(s):
// \Bloco_OP|RF|reg~388_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~387_combout  & (\Bloco_OP|RF|reg~201_q )) # (!\Bloco_OP|RF|reg~387_combout  & ((\Bloco_OP|RF|reg~185_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~387_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~201_q ),
	.datac(\Bloco_OP|RF|reg~185_q ),
	.datad(\Bloco_OP|RF|reg~387_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~388_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~388 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~388 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y19_N21
dffeas \Bloco_OP|RF|reg~105 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~105 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N15
dffeas \Bloco_OP|RF|reg~89 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~89 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~89 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~121feeder (
// Equation(s):
// \Bloco_OP|RF|reg~121feeder_combout  = \Bloco_OP|m|mo [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~121feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~121feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~121feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N19
dffeas \Bloco_OP|RF|reg~121 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~121feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~121_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~121 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~121 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~389 (
// Equation(s):
// \Bloco_OP|RF|reg~389_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0]) # ((\Bloco_OP|RF|reg~121_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (\Bloco_OP|RF|reg~89_q )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~89_q ),
	.datad(\Bloco_OP|RF|reg~121_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~389_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~389 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~389 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~390 (
// Equation(s):
// \Bloco_OP|RF|reg~390_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~389_combout  & (\Bloco_OP|RF|reg~137_q )) # (!\Bloco_OP|RF|reg~389_combout  & ((\Bloco_OP|RF|reg~105_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~389_combout ))))

	.dataa(\Bloco_OP|RF|reg~137_q ),
	.datab(\Bloco_OP|RF|reg~105_q ),
	.datac(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datad(\Bloco_OP|RF|reg~389_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~390_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~390 .lut_mask = 16'hAFC0;
defparam \Bloco_OP|RF|reg~390 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~393 (
// Equation(s):
// \Bloco_OP|RF|reg~393_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3]) # (\Bloco_OP|RF|reg~390_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~392_combout  & 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3])))

	.dataa(\Bloco_OP|RF|reg~392_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datad(\Bloco_OP|RF|reg~390_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~393_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~393 .lut_mask = 16'hCEC2;
defparam \Bloco_OP|RF|reg~393 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~396 (
// Equation(s):
// \Bloco_OP|RF|reg~396_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~393_combout  & (\Bloco_OP|RF|reg~395_combout )) # (!\Bloco_OP|RF|reg~393_combout  & ((\Bloco_OP|RF|reg~388_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [3] & (((\Bloco_OP|RF|reg~393_combout ))))

	.dataa(\Bloco_OP|RF|reg~395_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~388_combout ),
	.datad(\Bloco_OP|RF|reg~393_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~396_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~396 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~396 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N7
dffeas \Bloco_OP|RF|Rp_data[4] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~396_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[4] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N14
cycloneive_lcell_comb \Bloco_OP|m|mo[3]~35 (
// Equation(s):
// \Bloco_OP|m|mo[3]~35_combout  = (\Bloco_OP|m|mo[5]~26_combout  & (((\Bloco_OP|m|process_0~0_combout )))) # (!\Bloco_OP|m|mo[5]~26_combout  & ((\Bloco_OP|m|process_0~0_combout  & (\Unidade_Controle|reg_ir|IR_out [3])) # (!\Bloco_OP|m|process_0~0_combout  & 
// ((\Bloco_OP|RF|Rp_data [3])))))

	.dataa(\Unidade_Controle|reg_ir|IR_out [3]),
	.datab(\Bloco_OP|RF|Rp_data [3]),
	.datac(\Bloco_OP|m|mo[5]~26_combout ),
	.datad(\Bloco_OP|m|process_0~0_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[3]~35_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[3]~35 .lut_mask = 16'hFA0C;
defparam \Bloco_OP|m|mo[3]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneive_lcell_comb \Bloco_OP|m|mo[3]~36 (
// Equation(s):
// \Bloco_OP|m|mo[3]~36_combout  = (\Bloco_OP|m|mo[3]~35_combout  & (((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a3 ) # (!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[3]~35_combout  & (\Bloco_OP|OP|Add0~24_combout  & 
// ((\Bloco_OP|m|mo[5]~26_combout ))))

	.dataa(\Bloco_OP|OP|Add0~24_combout ),
	.datab(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a3 ),
	.datac(\Bloco_OP|m|mo[3]~35_combout ),
	.datad(\Bloco_OP|m|mo[5]~26_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[3]~36_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[3]~36 .lut_mask = 16'hCAF0;
defparam \Bloco_OP|m|mo[3]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneive_lcell_comb \Bloco_OP|m|mo[3] (
// Equation(s):
// \Bloco_OP|m|mo [3] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[3]~36_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [3]))

	.dataa(\Bloco_OP|m|mo [3]),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo[3]~36_combout ),
	.datad(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [3]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[3] .lut_mask = 16'hF0AA;
defparam \Bloco_OP|m|mo[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X29_Y20_N15
dffeas \Bloco_OP|RF|reg~232 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~232_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~232 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~232 .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \Bloco_OP|RF|reg~40 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~40 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~40 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~397 (
// Equation(s):
// \Bloco_OP|RF|reg~397_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~168_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~40_q )))))

	.dataa(\Bloco_OP|RF|reg~168_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~40_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~397_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~397 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~397 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~398 (
// Equation(s):
// \Bloco_OP|RF|reg~398_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~397_combout  & ((\Bloco_OP|RF|reg~232_q ))) # (!\Bloco_OP|RF|reg~397_combout  & (\Bloco_OP|RF|reg~104_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~397_combout ))))

	.dataa(\Bloco_OP|RF|reg~104_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~232_q ),
	.datad(\Bloco_OP|RF|reg~397_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~398_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~398 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~398 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N5
dffeas \Bloco_OP|RF|reg~216 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~216_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~216 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~216 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~88feeder (
// Equation(s):
// \Bloco_OP|RF|reg~88feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~88feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~88feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~88feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y16_N3
dffeas \Bloco_OP|RF|reg~88 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~88feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~88 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~88 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y16_N5
dffeas \Bloco_OP|RF|reg~24 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~24 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~24 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~401 (
// Equation(s):
// \Bloco_OP|RF|reg~401_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~88_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~24_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~88_q ),
	.datac(\Bloco_OP|RF|reg~24_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~401_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~401 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~401 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N4
cycloneive_lcell_comb \Bloco_OP|RF|reg~402 (
// Equation(s):
// \Bloco_OP|RF|reg~402_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~401_combout  & ((\Bloco_OP|RF|reg~216_q ))) # (!\Bloco_OP|RF|reg~401_combout  & (\Bloco_OP|RF|reg~152_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~401_combout ))))

	.dataa(\Bloco_OP|RF|reg~152_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~216_q ),
	.datad(\Bloco_OP|RF|reg~401_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~402_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~402 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~402 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~184feeder (
// Equation(s):
// \Bloco_OP|RF|reg~184feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~184feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~184feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~184feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y18_N25
dffeas \Bloco_OP|RF|reg~184 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~184feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~184_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~184 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~184 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y18_N31
dffeas \Bloco_OP|RF|reg~248 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~452_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~248_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~248 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~248 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y21_N1
dffeas \Bloco_OP|RF|reg~56 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~56 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~56 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneive_lcell_comb \Bloco_OP|RF|reg~120feeder (
// Equation(s):
// \Bloco_OP|RF|reg~120feeder_combout  = \Bloco_OP|m|mo [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~120feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~120feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~120feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y21_N11
dffeas \Bloco_OP|RF|reg~120 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~120feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~448_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~120_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~120 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~120 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~399 (
// Equation(s):
// \Bloco_OP|RF|reg~399_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Unidade_Controle|FSM_c|RF_Rq_addr [2])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~120_q ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~56_q ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~56_q ),
	.datad(\Bloco_OP|RF|reg~120_q ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~399_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~399 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~399 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~400 (
// Equation(s):
// \Bloco_OP|RF|reg~400_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~399_combout  & ((\Bloco_OP|RF|reg~248_q ))) # (!\Bloco_OP|RF|reg~399_combout  & (\Bloco_OP|RF|reg~184_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~399_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~184_q ),
	.datac(\Bloco_OP|RF|reg~248_q ),
	.datad(\Bloco_OP|RF|reg~399_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~400_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~400 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~400 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~403 (
// Equation(s):
// \Bloco_OP|RF|reg~403_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0]) # ((\Bloco_OP|RF|reg~400_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (\Bloco_OP|RF|reg~402_combout )))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~402_combout ),
	.datad(\Bloco_OP|RF|reg~400_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~403_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~403 .lut_mask = 16'hBA98;
defparam \Bloco_OP|RF|reg~403 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~406 (
// Equation(s):
// \Bloco_OP|RF|reg~406_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~403_combout  & (\Bloco_OP|RF|reg~405_combout )) # (!\Bloco_OP|RF|reg~403_combout  & ((\Bloco_OP|RF|reg~398_combout ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [0] & (((\Bloco_OP|RF|reg~403_combout ))))

	.dataa(\Bloco_OP|RF|reg~405_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~398_combout ),
	.datad(\Bloco_OP|RF|reg~403_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~406_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~406 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~406 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N13
dffeas \Bloco_OP|RF|Rp_data[3] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~406_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[3] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N8
cycloneive_lcell_comb \Bloco_OP|m|mo[1]~41 (
// Equation(s):
// \Bloco_OP|m|mo[1]~41_combout  = (\Bloco_OP|m|mo[1]~40_combout  & (((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a1 ) # (!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[1]~40_combout  & (\Bloco_OP|OP|Add0~20_combout  & 
// (\Bloco_OP|m|mo[5]~26_combout )))

	.dataa(\Bloco_OP|m|mo[1]~40_combout ),
	.datab(\Bloco_OP|OP|Add0~20_combout ),
	.datac(\Bloco_OP|m|mo[5]~26_combout ),
	.datad(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[1]~41_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[1]~41 .lut_mask = 16'hEA4A;
defparam \Bloco_OP|m|mo[1]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneive_lcell_comb \Bloco_OP|m|mo[1] (
// Equation(s):
// \Bloco_OP|m|mo [1] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[1]~41_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [1]))

	.dataa(\Bloco_OP|m|mo [1]),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.datad(\Bloco_OP|m|mo[1]~41_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [1]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[1] .lut_mask = 16'hFA0A;
defparam \Bloco_OP|m|mo[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y17_N7
dffeas \Bloco_OP|RF|reg~262 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~262_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~262 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~262 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y20_N21
dffeas \Bloco_OP|RF|reg~198 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~464_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~198_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~198 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~198 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N1
dffeas \Bloco_OP|RF|reg~70 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~70 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~70 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~424 (
// Equation(s):
// \Bloco_OP|RF|reg~424_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~134_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~70_q )))))

	.dataa(\Bloco_OP|RF|reg~134_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~70_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~424_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~424 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~424 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~425 (
// Equation(s):
// \Bloco_OP|RF|reg~425_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~424_combout  & (\Bloco_OP|RF|reg~262_q )) # (!\Bloco_OP|RF|reg~424_combout  & ((\Bloco_OP|RF|reg~198_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~424_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~262_q ),
	.datac(\Bloco_OP|RF|reg~198_q ),
	.datad(\Bloco_OP|RF|reg~424_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~425_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~425 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~425 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~86feeder (
// Equation(s):
// \Bloco_OP|RF|reg~86feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~86feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~86feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~86feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y18_N19
dffeas \Bloco_OP|RF|reg~86 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~86feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~86 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y16_N23
dffeas \Bloco_OP|RF|reg~214 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~214_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~214 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~214 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~150feeder (
// Equation(s):
// \Bloco_OP|RF|reg~150feeder_combout  = \Bloco_OP|m|mo [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~150feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~150feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~150feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N3
dffeas \Bloco_OP|RF|reg~150 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~150feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~150_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~150 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~150 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N29
dffeas \Bloco_OP|RF|reg~22 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~22 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~22 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~421 (
// Equation(s):
// \Bloco_OP|RF|reg~421_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [3])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Bloco_OP|RF|reg~150_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~22_q )))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~150_q ),
	.datac(\Bloco_OP|RF|reg~22_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~421_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~421 .lut_mask = 16'hEE50;
defparam \Bloco_OP|RF|reg~421 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~422 (
// Equation(s):
// \Bloco_OP|RF|reg~422_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~421_combout  & ((\Bloco_OP|RF|reg~214_q ))) # (!\Bloco_OP|RF|reg~421_combout  & (\Bloco_OP|RF|reg~86_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & 
// (((\Bloco_OP|RF|reg~421_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datab(\Bloco_OP|RF|reg~86_q ),
	.datac(\Bloco_OP|RF|reg~214_q ),
	.datad(\Bloco_OP|RF|reg~421_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~422_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~422 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~422 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y16_N29
dffeas \Bloco_OP|RF|reg~230 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~230_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~230 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~230 .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y16_N23
dffeas \Bloco_OP|RF|reg~38 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~442_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~38 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~38 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~419 (
// Equation(s):
// \Bloco_OP|RF|reg~419_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~102_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~38_q )))))

	.dataa(\Bloco_OP|RF|reg~102_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~38_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~419_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~419 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~419 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~420 (
// Equation(s):
// \Bloco_OP|RF|reg~420_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~419_combout  & ((\Bloco_OP|RF|reg~230_q ))) # (!\Bloco_OP|RF|reg~419_combout  & (\Bloco_OP|RF|reg~166_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & 
// (((\Bloco_OP|RF|reg~419_combout ))))

	.dataa(\Bloco_OP|RF|reg~166_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~230_q ),
	.datad(\Bloco_OP|RF|reg~419_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~420_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~420 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~420 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y16_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~423 (
// Equation(s):
// \Bloco_OP|RF|reg~423_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Unidade_Controle|FSM_c|RF_Rq_addr [0])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~420_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~422_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~422_combout ),
	.datad(\Bloco_OP|RF|reg~420_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~423_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~423 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~423 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~426 (
// Equation(s):
// \Bloco_OP|RF|reg~426_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~423_combout  & ((\Bloco_OP|RF|reg~425_combout ))) # (!\Bloco_OP|RF|reg~423_combout  & (\Bloco_OP|RF|reg~418_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [1] & (((\Bloco_OP|RF|reg~423_combout ))))

	.dataa(\Bloco_OP|RF|reg~418_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~425_combout ),
	.datad(\Bloco_OP|RF|reg~423_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~426_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~426 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~426 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N15
dffeas \Bloco_OP|RF|Rp_data[1] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~426_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[1] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneive_lcell_comb \Bloco_OP|m|mo[0]~44 (
// Equation(s):
// \Bloco_OP|m|mo[0]~44_combout  = (\Bloco_OP|m|mo[0]~43_combout  & (((\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ) # (!\Bloco_OP|m|mo[5]~26_combout )))) # (!\Bloco_OP|m|mo[0]~43_combout  & (\Bloco_OP|OP|Add0~18_combout  & 
// (\Bloco_OP|m|mo[5]~26_combout )))

	.dataa(\Bloco_OP|OP|Add0~18_combout ),
	.datab(\Bloco_OP|m|mo[0]~43_combout ),
	.datac(\Bloco_OP|m|mo[5]~26_combout ),
	.datad(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[0]~44_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[0]~44 .lut_mask = 16'hEC2C;
defparam \Bloco_OP|m|mo[0]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneive_lcell_comb \Bloco_OP|m|mo[0] (
// Equation(s):
// \Bloco_OP|m|mo [0] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[0]~44_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [0]))

	.dataa(gnd),
	.datab(\Bloco_OP|m|mo [0]),
	.datac(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.datad(\Bloco_OP|m|mo[0]~44_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [0]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[0] .lut_mask = 16'hFC0C;
defparam \Bloco_OP|m|mo[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N15
dffeas \Bloco_OP|RF|reg~149 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~454_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~149_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~149 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~149 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N14
cycloneive_lcell_comb \Bloco_OP|RF|reg~427 (
// Equation(s):
// \Bloco_OP|RF|reg~427_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~165_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Bloco_OP|RF|reg~149_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [1]))))

	.dataa(\Bloco_OP|RF|reg~165_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~149_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~427_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~427 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~427 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y20_N1
dffeas \Bloco_OP|RF|reg~181 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~446_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~181_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~181 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~181 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~428 (
// Equation(s):
// \Bloco_OP|RF|reg~428_combout  = (\Bloco_OP|RF|reg~427_combout  & ((\Bloco_OP|RF|reg~197_q ) # ((!\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Bloco_OP|RF|reg~427_combout  & (((\Bloco_OP|RF|reg~181_q  & \Unidade_Controle|FSM_c|RF_Rq_addr [1]))))

	.dataa(\Bloco_OP|RF|reg~197_q ),
	.datab(\Bloco_OP|RF|reg~427_combout ),
	.datac(\Bloco_OP|RF|reg~181_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~428_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~428 .lut_mask = 16'hB8CC;
defparam \Bloco_OP|RF|reg~428 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~261feeder (
// Equation(s):
// \Bloco_OP|RF|reg~261feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~261feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~261feeder .lut_mask = 16'hF0F0;
defparam \Bloco_OP|RF|reg~261feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N13
dffeas \Bloco_OP|RF|reg~261 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~261feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~261_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~261 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~261 .power_up = "low";
// synopsys translate_on

// Location: FF_X29_Y20_N1
dffeas \Bloco_OP|RF|reg~229 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~444_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~229_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~229 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~229 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N29
dffeas \Bloco_OP|RF|reg~213 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~213_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~213 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~213 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~434 (
// Equation(s):
// \Bloco_OP|RF|reg~434_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~245_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Bloco_OP|RF|reg~213_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [0]))))

	.dataa(\Bloco_OP|RF|reg~245_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~213_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~434_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~434 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~434 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~435 (
// Equation(s):
// \Bloco_OP|RF|reg~435_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~434_combout  & (\Bloco_OP|RF|reg~261_q )) # (!\Bloco_OP|RF|reg~434_combout  & ((\Bloco_OP|RF|reg~229_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~434_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datab(\Bloco_OP|RF|reg~261_q ),
	.datac(\Bloco_OP|RF|reg~229_q ),
	.datad(\Bloco_OP|RF|reg~434_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~435_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~435 .lut_mask = 16'hDDA0;
defparam \Bloco_OP|RF|reg~435 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneive_lcell_comb \Bloco_OP|RF|reg~53feeder (
// Equation(s):
// \Bloco_OP|RF|reg~53feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~53feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~53feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~53feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y17_N19
dffeas \Bloco_OP|RF|reg~53 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~53feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~450_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~53 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~53 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneive_lcell_comb \Bloco_OP|RF|reg~69feeder (
// Equation(s):
// \Bloco_OP|RF|reg~69feeder_combout  = \Bloco_OP|m|mo [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|m|mo [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~69feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~69feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|reg~69feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X37_Y17_N17
dffeas \Bloco_OP|RF|reg~69 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|reg~69feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~69 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~69 .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y17_N21
dffeas \Bloco_OP|RF|reg~21 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~21 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~21 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneive_lcell_comb \Bloco_OP|RF|reg~431 (
// Equation(s):
// \Bloco_OP|RF|reg~431_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~37_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~21_q )))))

	.dataa(\Bloco_OP|RF|reg~37_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~21_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~431_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~431 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~431 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N2
cycloneive_lcell_comb \Bloco_OP|RF|reg~432 (
// Equation(s):
// \Bloco_OP|RF|reg~432_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~431_combout  & ((\Bloco_OP|RF|reg~69_q ))) # (!\Bloco_OP|RF|reg~431_combout  & (\Bloco_OP|RF|reg~53_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~431_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datab(\Bloco_OP|RF|reg~53_q ),
	.datac(\Bloco_OP|RF|reg~69_q ),
	.datad(\Bloco_OP|RF|reg~431_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~432_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~432 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~432 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y21_N1
dffeas \Bloco_OP|RF|reg~101 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~438_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~101 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~101 .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y17_N9
dffeas \Bloco_OP|RF|reg~85 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~456_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~85 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~85 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~429 (
// Equation(s):
// \Bloco_OP|RF|reg~429_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [1])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (\Bloco_OP|RF|reg~117_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~85_q )))))

	.dataa(\Bloco_OP|RF|reg~117_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~85_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~429_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~429 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~429 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N0
cycloneive_lcell_comb \Bloco_OP|RF|reg~430 (
// Equation(s):
// \Bloco_OP|RF|reg~430_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~429_combout  & (\Bloco_OP|RF|reg~133_q )) # (!\Bloco_OP|RF|reg~429_combout  & ((\Bloco_OP|RF|reg~101_q ))))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~429_combout ))))

	.dataa(\Bloco_OP|RF|reg~133_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~101_q ),
	.datad(\Bloco_OP|RF|reg~429_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~430_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~430 .lut_mask = 16'hBBC0;
defparam \Bloco_OP|RF|reg~430 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneive_lcell_comb \Bloco_OP|RF|reg~433 (
// Equation(s):
// \Bloco_OP|RF|reg~433_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (\Unidade_Controle|FSM_c|RF_Rq_addr [2])) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~430_combout ))) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~432_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datac(\Bloco_OP|RF|reg~432_combout ),
	.datad(\Bloco_OP|RF|reg~430_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~433_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~433 .lut_mask = 16'hDC98;
defparam \Bloco_OP|RF|reg~433 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N12
cycloneive_lcell_comb \Bloco_OP|RF|reg~436 (
// Equation(s):
// \Bloco_OP|RF|reg~436_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~433_combout  & ((\Bloco_OP|RF|reg~435_combout ))) # (!\Bloco_OP|RF|reg~433_combout  & (\Bloco_OP|RF|reg~428_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [3] & (((\Bloco_OP|RF|reg~433_combout ))))

	.dataa(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datab(\Bloco_OP|RF|reg~428_combout ),
	.datac(\Bloco_OP|RF|reg~435_combout ),
	.datad(\Bloco_OP|RF|reg~433_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~436_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~436 .lut_mask = 16'hF588;
defparam \Bloco_OP|RF|reg~436 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y20_N1
dffeas \Bloco_OP|RF|Rp_data[0] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|RF|reg~436_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[0] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneive_lcell_comb \Bloco_OP|m|mo[8]~23 (
// Equation(s):
// \Bloco_OP|m|mo[8]~23_combout  = (\Unidade_Controle|FSM_c|RF_s0~reg0_q  & (\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a8  & !\Unidade_Controle|FSM_c|RF_s1~reg0_q ))

	.dataa(\Unidade_Controle|FSM_c|RF_s0~reg0_q ),
	.datab(\Memoria_Dados|mem_rtl_0|auto_generated|ram_block1a8 ),
	.datac(gnd),
	.datad(\Unidade_Controle|FSM_c|RF_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[8]~23_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[8]~23 .lut_mask = 16'h0088;
defparam \Bloco_OP|m|mo[8]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneive_lcell_comb \Bloco_OP|m|mo[8]~24 (
// Equation(s):
// \Bloco_OP|m|mo[8]~24_combout  = (!\Unidade_Controle|FSM_c|alu_s0~reg0_q  & (!\Bloco_OP|m|process_0~0_combout  & (\Bloco_OP|RF|Rp_data [8] & !\Unidade_Controle|FSM_c|alu_s1~reg0_q )))

	.dataa(\Unidade_Controle|FSM_c|alu_s0~reg0_q ),
	.datab(\Bloco_OP|m|process_0~0_combout ),
	.datac(\Bloco_OP|RF|Rp_data [8]),
	.datad(\Unidade_Controle|FSM_c|alu_s1~reg0_q ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[8]~24_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[8]~24 .lut_mask = 16'h0010;
defparam \Bloco_OP|m|mo[8]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneive_lcell_comb \Bloco_OP|m|mo[8]~25 (
// Equation(s):
// \Bloco_OP|m|mo[8]~25_combout  = (\Bloco_OP|m|mo[8]~23_combout ) # ((\Bloco_OP|m|mo[8]~24_combout ) # ((\Bloco_OP|OP|Add0~34_combout  & \Bloco_OP|m|mo[15]~2_combout )))

	.dataa(\Bloco_OP|OP|Add0~34_combout ),
	.datab(\Bloco_OP|m|mo[8]~23_combout ),
	.datac(\Bloco_OP|m|mo[8]~24_combout ),
	.datad(\Bloco_OP|m|mo[15]~2_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[8]~25 .lut_mask = 16'hFEFC;
defparam \Bloco_OP|m|mo[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneive_lcell_comb \Bloco_OP|m|mo[8] (
// Equation(s):
// \Bloco_OP|m|mo [8] = (GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & ((\Bloco_OP|m|mo[8]~25_combout ))) # (!GLOBAL(\Bloco_OP|m|mo[15]~4clkctrl_outclk ) & (\Bloco_OP|m|mo [8]))

	.dataa(\Bloco_OP|m|mo [8]),
	.datab(gnd),
	.datac(\Bloco_OP|m|mo[15]~4clkctrl_outclk ),
	.datad(\Bloco_OP|m|mo[8]~25_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|m|mo [8]),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|m|mo[8] .lut_mask = 16'hFA0A;
defparam \Bloco_OP|m|mo[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y18_N23
dffeas \Bloco_OP|RF|reg~77 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~466_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~77 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~77 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y18_N29
dffeas \Bloco_OP|RF|reg~29 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~458_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~29 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~29 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneive_lcell_comb \Bloco_OP|RF|reg~351 (
// Equation(s):
// \Bloco_OP|RF|reg~351_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [0] & (\Bloco_OP|RF|reg~45_q )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~29_q )))))

	.dataa(\Bloco_OP|RF|reg~45_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~29_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~351_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~351 .lut_mask = 16'hEE30;
defparam \Bloco_OP|RF|reg~351 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~352 (
// Equation(s):
// \Bloco_OP|RF|reg~352_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~351_combout  & ((\Bloco_OP|RF|reg~77_q ))) # (!\Bloco_OP|RF|reg~351_combout  & (\Bloco_OP|RF|reg~61_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & 
// (((\Bloco_OP|RF|reg~351_combout ))))

	.dataa(\Bloco_OP|RF|reg~61_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~77_q ),
	.datad(\Bloco_OP|RF|reg~351_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~352_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~352 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~352 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N8
cycloneive_lcell_comb \Bloco_OP|RF|reg~353 (
// Equation(s):
// \Bloco_OP|RF|reg~353_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & (((\Unidade_Controle|FSM_c|RF_Rq_addr [2])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Unidade_Controle|FSM_c|RF_Rq_addr [2] & (\Bloco_OP|RF|reg~350_combout )) # 
// (!\Unidade_Controle|FSM_c|RF_Rq_addr [2] & ((\Bloco_OP|RF|reg~352_combout )))))

	.dataa(\Bloco_OP|RF|reg~350_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Unidade_Controle|FSM_c|RF_Rq_addr [2]),
	.datad(\Bloco_OP|RF|reg~352_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~353_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~353 .lut_mask = 16'hE3E0;
defparam \Bloco_OP|RF|reg~353 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y20_N27
dffeas \Bloco_OP|RF|reg~269 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~468_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~269_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~269 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~269 .power_up = "low";
// synopsys translate_on

// Location: FF_X30_Y21_N25
dffeas \Bloco_OP|RF|reg~221 (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(gnd),
	.asdata(\Bloco_OP|m|mo [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Bloco_OP|RF|reg~460_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|reg~221_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|reg~221 .is_wysiwyg = "true";
defparam \Bloco_OP|RF|reg~221 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneive_lcell_comb \Bloco_OP|RF|reg~354 (
// Equation(s):
// \Bloco_OP|RF|reg~354_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [1] & ((\Bloco_OP|RF|reg~253_q ) # ((\Unidade_Controle|FSM_c|RF_Rq_addr [0])))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [1] & (((\Bloco_OP|RF|reg~221_q  & 
// !\Unidade_Controle|FSM_c|RF_Rq_addr [0]))))

	.dataa(\Bloco_OP|RF|reg~253_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [1]),
	.datac(\Bloco_OP|RF|reg~221_q ),
	.datad(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~354_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~354 .lut_mask = 16'hCCB8;
defparam \Bloco_OP|RF|reg~354 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N26
cycloneive_lcell_comb \Bloco_OP|RF|reg~355 (
// Equation(s):
// \Bloco_OP|RF|reg~355_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [0] & ((\Bloco_OP|RF|reg~354_combout  & ((\Bloco_OP|RF|reg~269_q ))) # (!\Bloco_OP|RF|reg~354_combout  & (\Bloco_OP|RF|reg~237_q )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr [0] & 
// (((\Bloco_OP|RF|reg~354_combout ))))

	.dataa(\Bloco_OP|RF|reg~237_q ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [0]),
	.datac(\Bloco_OP|RF|reg~269_q ),
	.datad(\Bloco_OP|RF|reg~354_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~355_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~355 .lut_mask = 16'hF388;
defparam \Bloco_OP|RF|reg~355 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneive_lcell_comb \Bloco_OP|RF|reg~356 (
// Equation(s):
// \Bloco_OP|RF|reg~356_combout  = (\Unidade_Controle|FSM_c|RF_Rq_addr [3] & ((\Bloco_OP|RF|reg~353_combout  & ((\Bloco_OP|RF|reg~355_combout ))) # (!\Bloco_OP|RF|reg~353_combout  & (\Bloco_OP|RF|reg~348_combout )))) # (!\Unidade_Controle|FSM_c|RF_Rq_addr 
// [3] & (((\Bloco_OP|RF|reg~353_combout ))))

	.dataa(\Bloco_OP|RF|reg~348_combout ),
	.datab(\Unidade_Controle|FSM_c|RF_Rq_addr [3]),
	.datac(\Bloco_OP|RF|reg~353_combout ),
	.datad(\Bloco_OP|RF|reg~355_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|reg~356_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|reg~356 .lut_mask = 16'hF838;
defparam \Bloco_OP|RF|reg~356 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneive_lcell_comb \Bloco_OP|RF|Rp_data[8]~feeder (
// Equation(s):
// \Bloco_OP|RF|Rp_data[8]~feeder_combout  = \Bloco_OP|RF|reg~356_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\Bloco_OP|RF|reg~356_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|RF|Rp_data[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[8]~feeder .lut_mask = 16'hFF00;
defparam \Bloco_OP|RF|Rp_data[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X30_Y17_N5
dffeas \Bloco_OP|RF|Rp_data[8] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Bloco_OP|RF|Rp_data[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|RF_Rp_rd~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Bloco_OP|RF|Rp_data [8]),
	.prn(vcc));
// synopsys translate_off
defparam \Bloco_OP|RF|Rp_data[8] .is_wysiwyg = "true";
defparam \Bloco_OP|RF|Rp_data[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N14
cycloneive_lcell_comb \Bloco_OP|Porta_nor|o~1 (
// Equation(s):
// \Bloco_OP|Porta_nor|o~1_combout  = (\Bloco_OP|RF|Rp_data [10]) # ((\Bloco_OP|RF|Rp_data [8]) # ((\Bloco_OP|RF|Rp_data [9]) # (\Bloco_OP|RF|Rp_data [11])))

	.dataa(\Bloco_OP|RF|Rp_data [10]),
	.datab(\Bloco_OP|RF|Rp_data [8]),
	.datac(\Bloco_OP|RF|Rp_data [9]),
	.datad(\Bloco_OP|RF|Rp_data [11]),
	.cin(gnd),
	.combout(\Bloco_OP|Porta_nor|o~1_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|Porta_nor|o~1 .lut_mask = 16'hFFFE;
defparam \Bloco_OP|Porta_nor|o~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N0
cycloneive_lcell_comb \Bloco_OP|Porta_nor|o~3 (
// Equation(s):
// \Bloco_OP|Porta_nor|o~3_combout  = (\Bloco_OP|RF|Rp_data [2]) # ((\Bloco_OP|RF|Rp_data [1]) # ((\Bloco_OP|RF|Rp_data [0]) # (\Bloco_OP|RF|Rp_data [3])))

	.dataa(\Bloco_OP|RF|Rp_data [2]),
	.datab(\Bloco_OP|RF|Rp_data [1]),
	.datac(\Bloco_OP|RF|Rp_data [0]),
	.datad(\Bloco_OP|RF|Rp_data [3]),
	.cin(gnd),
	.combout(\Bloco_OP|Porta_nor|o~3_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|Porta_nor|o~3 .lut_mask = 16'hFFFE;
defparam \Bloco_OP|Porta_nor|o~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneive_lcell_comb \Bloco_OP|Porta_nor|o~2 (
// Equation(s):
// \Bloco_OP|Porta_nor|o~2_combout  = (\Bloco_OP|RF|Rp_data [6]) # ((\Bloco_OP|RF|Rp_data [7]) # ((\Bloco_OP|RF|Rp_data [5]) # (\Bloco_OP|RF|Rp_data [4])))

	.dataa(\Bloco_OP|RF|Rp_data [6]),
	.datab(\Bloco_OP|RF|Rp_data [7]),
	.datac(\Bloco_OP|RF|Rp_data [5]),
	.datad(\Bloco_OP|RF|Rp_data [4]),
	.cin(gnd),
	.combout(\Bloco_OP|Porta_nor|o~2_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|Porta_nor|o~2 .lut_mask = 16'hFFFE;
defparam \Bloco_OP|Porta_nor|o~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneive_lcell_comb \Bloco_OP|Porta_nor|o~4 (
// Equation(s):
// \Bloco_OP|Porta_nor|o~4_combout  = (\Bloco_OP|Porta_nor|o~0_combout ) # ((\Bloco_OP|Porta_nor|o~1_combout ) # ((\Bloco_OP|Porta_nor|o~3_combout ) # (\Bloco_OP|Porta_nor|o~2_combout )))

	.dataa(\Bloco_OP|Porta_nor|o~0_combout ),
	.datab(\Bloco_OP|Porta_nor|o~1_combout ),
	.datac(\Bloco_OP|Porta_nor|o~3_combout ),
	.datad(\Bloco_OP|Porta_nor|o~2_combout ),
	.cin(gnd),
	.combout(\Bloco_OP|Porta_nor|o~4_combout ),
	.cout());
// synopsys translate_off
defparam \Bloco_OP|Porta_nor|o~4 .lut_mask = 16'hFFFE;
defparam \Bloco_OP|Porta_nor|o~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N12
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector11~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector11~0_combout  = (\Unidade_Controle|FSM_c|estado.saltar_se_zero~q  & (((\Bloco_OP|Porta_nor|o~4_combout )))) # (!\Unidade_Controle|FSM_c|estado.saltar_se_zero~q  & (!\Unidade_Controle|FSM_c|estado.decodificacao~q  & 
// (!\Unidade_Controle|FSM_c|estado.busca~q )))

	.dataa(\Unidade_Controle|FSM_c|estado.saltar_se_zero~q ),
	.datab(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datac(\Unidade_Controle|FSM_c|estado.busca~q ),
	.datad(\Bloco_OP|Porta_nor|o~4_combout ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector11~0 .lut_mask = 16'hAB01;
defparam \Unidade_Controle|FSM_c|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N13
dffeas \Unidade_Controle|FSM_c|estado.busca (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.busca~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.busca .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.busca .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector12~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector12~0_combout  = (\Unidade_Controle|FSM_c|estado.busca~q ) # ((\Unidade_Controle|reg_ir|IR_out [14] & (\Unidade_Controle|FSM_c|estado.decodificacao~q  & \Unidade_Controle|reg_ir|IR_out [13])))

	.dataa(\Unidade_Controle|reg_ir|IR_out [14]),
	.datab(\Unidade_Controle|FSM_c|estado.busca~q ),
	.datac(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datad(\Unidade_Controle|reg_ir|IR_out [13]),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector12~0 .lut_mask = 16'hECCC;
defparam \Unidade_Controle|FSM_c|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X27_Y18_N9
dffeas \Unidade_Controle|FSM_c|estado.decodificacao (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst_principal~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|estado.decodificacao .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|estado.decodificacao .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneive_lcell_comb \Unidade_Controle|FSM_c|Selector4~0 (
// Equation(s):
// \Unidade_Controle|FSM_c|Selector4~0_combout  = (\Unidade_Controle|FSM_c|estado.busca~q ) # ((\Unidade_Controle|FSM_c|IR_ld~q  & ((\Unidade_Controle|FSM_c|estado.subtrair~q ) # (\Unidade_Controle|FSM_c|estado.decodificacao~q ))))

	.dataa(\Unidade_Controle|FSM_c|estado.subtrair~q ),
	.datab(\Unidade_Controle|FSM_c|IR_ld~q ),
	.datac(\Unidade_Controle|FSM_c|estado.decodificacao~q ),
	.datad(\Unidade_Controle|FSM_c|estado.busca~q ),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|Selector4~0 .lut_mask = 16'hFFC8;
defparam \Unidade_Controle|FSM_c|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneive_lcell_comb \Unidade_Controle|FSM_c|IR_ld~feeder (
// Equation(s):
// \Unidade_Controle|FSM_c|IR_ld~feeder_combout  = \Unidade_Controle|FSM_c|Selector4~0_combout 

	.dataa(gnd),
	.datab(\Unidade_Controle|FSM_c|Selector4~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\Unidade_Controle|FSM_c|IR_ld~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|IR_ld~feeder .lut_mask = 16'hCCCC;
defparam \Unidade_Controle|FSM_c|IR_ld~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X24_Y18_N3
dffeas \Unidade_Controle|FSM_c|IR_ld (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Unidade_Controle|FSM_c|IR_ld~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\rst_principal~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|FSM_c|IR_ld~q ),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|IR_ld .is_wysiwyg = "true";
defparam \Unidade_Controle|FSM_c|IR_ld .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G13
cycloneive_clkctrl \Unidade_Controle|FSM_c|IR_ld~clkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\Unidade_Controle|FSM_c|IR_ld~q }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ));
// synopsys translate_off
defparam \Unidade_Controle|FSM_c|IR_ld~clkctrl .clock_type = "global clock";
defparam \Unidade_Controle|FSM_c|IR_ld~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N4
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~0 (
// Equation(s):
// \Memoria_Instruncao|Mux3~0_combout  = (!\Unidade_Controle|count_PC|contador [0] & (!\Unidade_Controle|count_PC|contador [3] & (\Unidade_Controle|count_PC|contador [1] $ (\Unidade_Controle|count_PC|contador [2]))))

	.dataa(\Unidade_Controle|count_PC|contador [1]),
	.datab(\Unidade_Controle|count_PC|contador [0]),
	.datac(\Unidade_Controle|count_PC|contador [3]),
	.datad(\Unidade_Controle|count_PC|contador [2]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~0 .lut_mask = 16'h0102;
defparam \Memoria_Instruncao|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~2 (
// Equation(s):
// \Memoria_Instruncao|Mux3~2_combout  = (!\Unidade_Controle|count_PC|contador [1] & (!\Unidade_Controle|count_PC|contador [2] & !\Unidade_Controle|count_PC|contador [3]))

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [2]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~2 .lut_mask = 16'h0003;
defparam \Memoria_Instruncao|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N22
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~5 (
// Equation(s):
// \Memoria_Instruncao|Mux3~5_combout  = (\Unidade_Controle|count_PC|contador [2] & (\Unidade_Controle|count_PC|contador [0] & !\Unidade_Controle|count_PC|contador [3]))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(gnd),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~5 .lut_mask = 16'h00A0;
defparam \Memoria_Instruncao|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N14
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~3 (
// Equation(s):
// \Memoria_Instruncao|Mux3~3_combout  = (\Unidade_Controle|count_PC|contador [0] & (\Unidade_Controle|count_PC|contador [2] $ (\Unidade_Controle|count_PC|contador [1] $ (!\Unidade_Controle|count_PC|contador [3])))) # (!\Unidade_Controle|count_PC|contador 
// [0] & (\Unidade_Controle|count_PC|contador [3] & ((\Unidade_Controle|count_PC|contador [1]) # (!\Unidade_Controle|count_PC|contador [2]))))

	.dataa(\Unidade_Controle|count_PC|contador [2]),
	.datab(\Unidade_Controle|count_PC|contador [1]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~3 .lut_mask = 16'h6D90;
defparam \Memoria_Instruncao|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N24
cycloneive_lcell_comb \Memoria_Instruncao|Mux1~2 (
// Equation(s):
// \Memoria_Instruncao|Mux1~2_combout  = (!\Unidade_Controle|count_PC|contador [2] & (!\Unidade_Controle|count_PC|contador [0] & \Unidade_Controle|count_PC|contador [3]))

	.dataa(gnd),
	.datab(\Unidade_Controle|count_PC|contador [2]),
	.datac(\Unidade_Controle|count_PC|contador [0]),
	.datad(\Unidade_Controle|count_PC|contador [3]),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux1~2 .lut_mask = 16'h0300;
defparam \Memoria_Instruncao|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~4 (
// Equation(s):
// \Memoria_Instruncao|Mux3~4_combout  = (\Unidade_Controle|count_PC|contador [4] & (\Unidade_Controle|count_PC|contador [5])) # (!\Unidade_Controle|count_PC|contador [4] & ((\Unidade_Controle|count_PC|contador [5] & ((\Memoria_Instruncao|Mux1~2_combout ))) 
// # (!\Unidade_Controle|count_PC|contador [5] & (!\Memoria_Instruncao|Mux3~3_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [4]),
	.datab(\Unidade_Controle|count_PC|contador [5]),
	.datac(\Memoria_Instruncao|Mux3~3_combout ),
	.datad(\Memoria_Instruncao|Mux1~2_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~4 .lut_mask = 16'hCD89;
defparam \Memoria_Instruncao|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N28
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~6 (
// Equation(s):
// \Memoria_Instruncao|Mux3~6_combout  = (\Unidade_Controle|count_PC|contador [4] & ((\Memoria_Instruncao|Mux3~4_combout  & ((\Memoria_Instruncao|Mux3~5_combout ))) # (!\Memoria_Instruncao|Mux3~4_combout  & (\Memoria_Instruncao|Mux3~2_combout )))) # 
// (!\Unidade_Controle|count_PC|contador [4] & (((\Memoria_Instruncao|Mux3~4_combout ))))

	.dataa(\Unidade_Controle|count_PC|contador [4]),
	.datab(\Memoria_Instruncao|Mux3~2_combout ),
	.datac(\Memoria_Instruncao|Mux3~5_combout ),
	.datad(\Memoria_Instruncao|Mux3~4_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~6 .lut_mask = 16'hF588;
defparam \Memoria_Instruncao|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N10
cycloneive_lcell_comb \Memoria_Instruncao|Mux3~7 (
// Equation(s):
// \Memoria_Instruncao|Mux3~7_combout  = (\Memoria_Instruncao|Mux3~1_combout  & ((\Memoria_Instruncao|Mux3~0_combout ) # ((!\Unidade_Controle|count_PC|contador [6] & \Memoria_Instruncao|Mux3~6_combout )))) # (!\Memoria_Instruncao|Mux3~1_combout  & 
// (!\Unidade_Controle|count_PC|contador [6] & ((\Memoria_Instruncao|Mux3~6_combout ))))

	.dataa(\Memoria_Instruncao|Mux3~1_combout ),
	.datab(\Unidade_Controle|count_PC|contador [6]),
	.datac(\Memoria_Instruncao|Mux3~0_combout ),
	.datad(\Memoria_Instruncao|Mux3~6_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|Mux3~7 .lut_mask = 16'hB3A0;
defparam \Memoria_Instruncao|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneive_lcell_comb \Memoria_Instruncao|data[12] (
// Equation(s):
// \Memoria_Instruncao|data [12] = (GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & ((\Memoria_Instruncao|Mux3~7_combout ))) # (!GLOBAL(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ) & (\Memoria_Instruncao|data [12]))

	.dataa(gnd),
	.datab(\Memoria_Instruncao|data [12]),
	.datac(\Unidade_Controle|FSM_c|IR_ld~clkctrl_outclk ),
	.datad(\Memoria_Instruncao|Mux3~7_combout ),
	.cin(gnd),
	.combout(\Memoria_Instruncao|data [12]),
	.cout());
// synopsys translate_off
defparam \Memoria_Instruncao|data[12] .lut_mask = 16'hFC0C;
defparam \Memoria_Instruncao|data[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X25_Y19_N5
dffeas \Unidade_Controle|reg_ir|IR_out[12] (
	.clk(\Divisor_clock|sig_clk~clkctrl_outclk ),
	.d(\Memoria_Instruncao|data [12]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Unidade_Controle|FSM_c|IR_ld~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Unidade_Controle|reg_ir|IR_out [12]),
	.prn(vcc));
// synopsys translate_off
defparam \Unidade_Controle|reg_ir|IR_out[12] .is_wysiwyg = "true";
defparam \Unidade_Controle|reg_ir|IR_out[12] .power_up = "low";
// synopsys translate_on

assign nibble_IR_msb_out[0] = \nibble_IR_msb_out[0]~output_o ;

assign nibble_IR_msb_out[1] = \nibble_IR_msb_out[1]~output_o ;

assign nibble_IR_msb_out[2] = \nibble_IR_msb_out[2]~output_o ;

assign nibble_IR_msb_out[3] = \nibble_IR_msb_out[3]~output_o ;

assign clk_out = \clk_out~output_o ;

endmodule
