// Seed: 1990417563
module module_0 (
    input  tri  id_0,
    output wand id_1,
    input  wor  id_2
);
  tri1 id_4, id_5;
  wire id_6;
  module_2(
      id_4, id_0, id_2, id_1, id_1, id_4
  );
  always begin
    id_5 = id_0;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    input  uwire id_2,
    output tri   id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  wire  id_6,
    output uwire id_7
);
  tri0 id_9 = 1;
  nand (id_4, id_0, id_5, id_9, id_6, id_2);
  module_0(
      id_0, id_3, id_1
  );
  uwire id_10 = 1;
endmodule
module module_2 (
    output tri1 id_0,
    input uwire id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output wand id_5
);
  uwire id_7 = id_1;
endmodule
