(pcb "/home/sam/Git/mux-nub-pcb/mux-control.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "5.1.6-c6e7f7d~86~ubuntu18.04.1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  166075 -110462  123969 -110462  123969 -60042.4  166075 -60042.4
            166075 -110462)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Button_Switch_THT:SW_PUSH_6mm_H4.3mm
      (place SW4 125730 -102870 front 0 (PN SW_Push_Dual))
      (place SW1 125730 -66040 front 0 (PN SW_Push_Dual))
      (place SW2 125580 -77470 front 0 (PN SW_Push_Dual))
      (place SW3 125730 -90170 front 0 (PN SW_Push_Dual))
    )
    (component Connector_PinHeader_2.00mm:PinHeader_1x08_P2.00mm_Vertical
      (place J1 139700 -66040 front 90 (PN Conn_01x08))
    )
    (component LED_THT:LED_D4.0mm
      (place D1 153670 -76200 front 180 (PN LED))
      (place D2 153670 -82550 front 180 (PN LED))
      (place D3 153670 -88900 front 180 (PN LED))
      (place D4 153670 -95250 front 180 (PN LED))
    )
    (component Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (place R1 160020 -76200 front 0 (PN 220))
      (place R2 160020 -82550 front 0 (PN 220))
      (place R3 160020 -88900 front 0 (PN 220))
      (place R4 160020 -95250 front 0 (PN 220))
    )
    (component "CD74HC4051E:DIP254P762X508-16"
      (place U1 146050 -95250 front 0 (PN CD74HC4051E))
    )
  )
  (library
    (image Button_Switch_THT:SW_PUSH_6mm_H4.3mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 1 6500 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 0 -4500)
    )
    (image Connector_PinHeader_2.00mm:PinHeader_1x08_P2.00mm_Vertical
      (outline (path signal 100  -500 1000  1000 1000))
      (outline (path signal 100  1000 1000  1000 -15000))
      (outline (path signal 100  1000 -15000  -1000 -15000))
      (outline (path signal 100  -1000 -15000  -1000 500))
      (outline (path signal 100  -1000 500  -500 1000))
      (outline (path signal 120  -1060 -15060  1060 -15060))
      (outline (path signal 120  -1060 -1000  -1060 -15060))
      (outline (path signal 120  1060 -1000  1060 -15060))
      (outline (path signal 120  -1060 -1000  1060 -1000))
      (outline (path signal 120  -1060 0  -1060 1060))
      (outline (path signal 120  -1060 1060  0 1060))
      (outline (path signal 50  -1500 1500  -1500 -15500))
      (outline (path signal 50  -1500 -15500  1500 -15500))
      (outline (path signal 50  1500 -15500  1500 1500))
      (outline (path signal 50  1500 1500  -1500 1500))
      (pin Oval[A]Pad_1350x1350_um 8 0 -14000)
      (pin Oval[A]Pad_1350x1350_um 7 0 -12000)
      (pin Oval[A]Pad_1350x1350_um 6 0 -10000)
      (pin Oval[A]Pad_1350x1350_um 5 0 -8000)
      (pin Oval[A]Pad_1350x1350_um 4 0 -6000)
      (pin Oval[A]Pad_1350x1350_um 3 0 -4000)
      (pin Oval[A]Pad_1350x1350_um 2 0 -2000)
      (pin Rect[A]Pad_1350x1350_um 1 0 0)
    )
    (image LED_THT:LED_D4.0mm
      (outline (path signal 100  3270 0  3188.99 -563.465  2952.51 -1081.28  2579.72 -1511.5
            2100.83 -1819.26  1554.63 -1979.64  985.37 -1979.64  439.17 -1819.26
            -39.721 -1511.5  -412.507 -1081.28  -648.986 -563.465  -730 0
            -648.986 563.465  -412.507 1081.28  -39.721 1511.5  439.17 1819.26
            985.37 1979.64  1554.63 1979.64  2100.83 1819.26  2579.72 1511.5
            2952.51 1081.28  3188.99 563.465  3270 0))
      (outline (path signal 100  -730 1326.65  -730 -1326.65))
      (outline (path signal 120  -790 1399  -790 1080))
      (outline (path signal 120  -790 -1080  -790 -1399))
      (outline (path signal 50  -1450 2750  -1450 -2750))
      (outline (path signal 50  -1450 -2750  4000 -2750))
      (outline (path signal 50  4000 -2750  4000 2750))
      (outline (path signal 50  4000 2750  -1450 2750))
      (pin Round[A]Pad_1800_um 2 2540 0)
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P5.08mm_Horizontal
      (outline (path signal 100  740 800  740 -800))
      (outline (path signal 100  740 -800  4340 -800))
      (outline (path signal 100  4340 -800  4340 800))
      (outline (path signal 100  4340 800  740 800))
      (outline (path signal 100  0 0  740 0))
      (outline (path signal 100  5080 0  4340 0))
      (outline (path signal 120  620 920  4460 920))
      (outline (path signal 120  620 -920  4460 -920))
      (outline (path signal 50  -950 1050  -950 -1050))
      (outline (path signal 50  -950 -1050  6030 -1050))
      (outline (path signal 50  6030 -1050  6030 1050))
      (outline (path signal 50  6030 1050  -950 1050))
      (pin Oval[A]Pad_1400x1400_um 2 5080 0)
      (pin Round[A]Pad_1400_um 1 0 0)
    )
    (image "CD74HC4051E:DIP254P762X508-16"
      (outline (path signal 152.4  -6731 -965.2  -889 -965.2))
      (outline (path signal 152.4  -889 18745.2  -3505.2 18745.2))
      (outline (path signal 152.4  -3505.2 18745.2  -4114.8 18745.2))
      (outline (path signal 152.4  -4114.8 18745.2  -6299.2 18745.2))
      (outline (path signal 152.4  -7112 17221.2  -7112 18338.8))
      (outline (path signal 152.4  -7112 18338.8  -8178.8 18338.8))
      (outline (path signal 152.4  -8178.8 18338.8  -8178.8 17221.2))
      (outline (path signal 152.4  -8178.8 17221.2  -7112 17221.2))
      (outline (path signal 152.4  -7112 14681.2  -7112 15798.8))
      (outline (path signal 152.4  -7112 15798.8  -8178.8 15798.8))
      (outline (path signal 152.4  -8178.8 15798.8  -8178.8 14681.2))
      (outline (path signal 152.4  -8178.8 14681.2  -7112 14681.2))
      (outline (path signal 152.4  -7112 12141.2  -7112 13258.8))
      (outline (path signal 152.4  -7112 13258.8  -8178.8 13258.8))
      (outline (path signal 152.4  -8178.8 13258.8  -8178.8 12141.2))
      (outline (path signal 152.4  -8178.8 12141.2  -7112 12141.2))
      (outline (path signal 152.4  -7112 9601.2  -7112 10718.8))
      (outline (path signal 152.4  -7112 10718.8  -8178.8 10718.8))
      (outline (path signal 152.4  -8178.8 10718.8  -8178.8 9601.2))
      (outline (path signal 152.4  -8178.8 9601.2  -7112 9601.2))
      (outline (path signal 152.4  -7112 7061.2  -7112 8178.8))
      (outline (path signal 152.4  -7112 8178.8  -8178.8 8178.8))
      (outline (path signal 152.4  -8178.8 8178.8  -8178.8 7061.2))
      (outline (path signal 152.4  -8178.8 7061.2  -7112 7061.2))
      (outline (path signal 152.4  -7112 4521.2  -7112 5638.8))
      (outline (path signal 152.4  -7112 5638.8  -8178.8 5638.8))
      (outline (path signal 152.4  -8178.8 5638.8  -8178.8 4521.2))
      (outline (path signal 152.4  -8178.8 4521.2  -7112 4521.2))
      (outline (path signal 152.4  -7112 1981.2  -7112 3098.8))
      (outline (path signal 152.4  -7112 3098.8  -8178.8 3098.8))
      (outline (path signal 152.4  -8178.8 3098.8  -8178.8 1981.2))
      (outline (path signal 152.4  -8178.8 1981.2  -7112 1981.2))
      (outline (path signal 152.4  -7112 -558.8  -7112 558.8))
      (outline (path signal 152.4  -7112 558.8  -8178.8 558.8))
      (outline (path signal 152.4  -8178.8 558.8  -8178.8 -558.8))
      (outline (path signal 152.4  -8178.8 -558.8  -7112 -558.8))
      (outline (path signal 152.4  -508 558.8  -508 -558.8))
      (outline (path signal 152.4  -508 -558.8  558.8 -558.8))
      (outline (path signal 152.4  558.8 -558.8  558.8 558.8))
      (outline (path signal 152.4  558.8 558.8  -508 558.8))
      (outline (path signal 152.4  -508 3098.8  -508 1981.2))
      (outline (path signal 152.4  -508 1981.2  558.8 1981.2))
      (outline (path signal 152.4  558.8 1981.2  558.8 3098.8))
      (outline (path signal 152.4  558.8 3098.8  -508 3098.8))
      (outline (path signal 152.4  -508 5638.8  -508 4521.2))
      (outline (path signal 152.4  -508 4521.2  558.8 4521.2))
      (outline (path signal 152.4  558.8 4521.2  558.8 5638.8))
      (outline (path signal 152.4  558.8 5638.8  -508 5638.8))
      (outline (path signal 152.4  -508 8178.8  -508 7061.2))
      (outline (path signal 152.4  -508 7061.2  558.8 7061.2))
      (outline (path signal 152.4  558.8 7061.2  558.8 8178.8))
      (outline (path signal 152.4  558.8 8178.8  -508 8178.8))
      (outline (path signal 152.4  -508 10718.8  -508 9601.2))
      (outline (path signal 152.4  -508 9601.2  558.8 9601.2))
      (outline (path signal 152.4  558.8 9601.2  558.8 10718.8))
      (outline (path signal 152.4  558.8 10718.8  -508 10718.8))
      (outline (path signal 152.4  -508 13258.8  -508 12141.2))
      (outline (path signal 152.4  -508 12141.2  558.8 12141.2))
      (outline (path signal 152.4  558.8 12141.2  558.8 13258.8))
      (outline (path signal 152.4  558.8 13258.8  -508 13258.8))
      (outline (path signal 152.4  -508 15798.8  -508 14681.2))
      (outline (path signal 152.4  -508 14681.2  558.8 14681.2))
      (outline (path signal 152.4  558.8 14681.2  558.8 15798.8))
      (outline (path signal 152.4  558.8 15798.8  -508 15798.8))
      (outline (path signal 152.4  -508 18338.8  -508 17221.2))
      (outline (path signal 152.4  -508 17221.2  558.8 17221.2))
      (outline (path signal 152.4  558.8 17221.2  558.8 18338.8))
      (outline (path signal 152.4  558.8 18338.8  -508 18338.8))
      (outline (path signal 152.4  -7112 -965.2  -508 -965.2))
      (outline (path signal 152.4  -508 -965.2  -508 18745.2))
      (outline (path signal 152.4  -508 18745.2  -3505.2 18745.2))
      (outline (path signal 152.4  -3505.2 18745.2  -4114.8 18745.2))
      (outline (path signal 152.4  -4114.8 18745.2  -7112 18745.2))
      (outline (path signal 152.4  -7112 18745.2  -7112 -965.2))
      (pin Round[A]Pad_1676.4_um 16 0 17780)
      (pin Round[A]Pad_1676.4_um 15 0 15240)
      (pin Round[A]Pad_1676.4_um 14 0 12700)
      (pin Round[A]Pad_1676.4_um 13 0 10160)
      (pin Round[A]Pad_1676.4_um 12 0 7620)
      (pin Round[A]Pad_1676.4_um 11 0 5080)
      (pin Round[A]Pad_1676.4_um 10 0 2540)
      (pin Round[A]Pad_1676.4_um 9 0 0)
      (pin Round[A]Pad_1676.4_um 8 -7620 0)
      (pin Round[A]Pad_1676.4_um 7 -7620 2540)
      (pin Round[A]Pad_1676.4_um 6 -7620 5080)
      (pin Round[A]Pad_1676.4_um 5 -7620 7620)
      (pin Round[A]Pad_1676.4_um 4 -7620 10160)
      (pin Round[A]Pad_1676.4_um 3 -7620 12700)
      (pin Round[A]Pad_1676.4_um 2 -7620 15240)
      (pin Rect[A]Pad_1676.4x1676.4_um 1 -7620 17780)
    )
    (padstack Round[A]Pad_1400_um
      (shape (circle F.Cu 1400))
      (shape (circle B.Cu 1400))
      (attach off)
    )
    (padstack Round[A]Pad_1676.4_um
      (shape (circle F.Cu 1676.4))
      (shape (circle B.Cu 1676.4))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1350x1350_um
      (shape (path F.Cu 1350  0 0  0 0))
      (shape (path B.Cu 1350  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1400x1400_um
      (shape (path F.Cu 1400  0 0  0 0))
      (shape (path B.Cu 1400  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_1350x1350_um
      (shape (rect F.Cu -675 -675 675 675))
      (shape (rect B.Cu -675 -675 675 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1676.4x1676.4_um
      (shape (rect F.Cu -838.2 -838.2 838.2 838.2))
      (shape (rect B.Cu -838.2 -838.2 838.2 838.2))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(D1-Pad2)"
      (pins D1-2 U1-12)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R1-1)
    )
    (net "Net-(D2-Pad1)"
      (pins D2-1 R2-1)
    )
    (net "Net-(D2-Pad2)"
      (pins D2-2 U1-15)
    )
    (net "Net-(D3-Pad2)"
      (pins D3-2 U1-14)
    )
    (net "Net-(D3-Pad1)"
      (pins D3-1 R3-1)
    )
    (net "Net-(D4-Pad1)"
      (pins D4-1 R4-1)
    )
    (net "Net-(D4-Pad2)"
      (pins D4-2 U1-13)
    )
    (net "Net-(J1-Pad1)"
      (pins SW4-2 SW4-2@1 J1-1 R1-2 R2-2 R3-2 R4-2 SW1-2 SW1-2@1 SW2-2 SW2-2@1 SW3-2
        SW3-2@1 U1-8)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2 U1-6)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3 U1-3)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4 U1-10)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5 U1-9)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 U1-11)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7 U1-7)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 U1-16)
    )
    (net "Net-(SW1-Pad1)"
      (pins SW1-1 SW1-1@1 U1-4)
    )
    (net "Net-(SW2-Pad1)"
      (pins SW2-1 SW2-1@1 U1-2)
    )
    (net "Net-(SW3-Pad1)"
      (pins SW3-1 SW3-1@1 U1-5)
    )
    (net "Net-(SW4-Pad1)"
      (pins SW4-1 SW4-1@1 U1-1)
    )
    (class kicad_default "" "Net-(D1-Pad1)" "Net-(D1-Pad2)" "Net-(D2-Pad1)"
      "Net-(D2-Pad2)" "Net-(D3-Pad1)" "Net-(D3-Pad2)" "Net-(D4-Pad1)" "Net-(D4-Pad2)"
      "Net-(J1-Pad1)" "Net-(J1-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad5)"
      "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(SW1-Pad1)" "Net-(SW2-Pad1)"
      "Net-(SW3-Pad1)" "Net-(SW4-Pad1)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
