$date
	Fri Jul 22 17:01:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rtl_simulation $end
$var wire 1 ! C1 $end
$var wire 1 " S1 $end
$var wire 1 # S2 $end
$var wire 1 $ C2 $end
$var reg 1 % a $end
$var reg 1 & b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#5000
1#
1"
1&
#10000
1%
0&
#15000
0#
1$
0"
1!
1&
#20000
