--
--	Conversion of StepperDriver.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Thu Feb 17 19:32:00 2022
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL Net_814 : bit;
SIGNAL \ClockDiv:not_last_reset\ : bit;
SIGNAL Net_768 : bit;
SIGNAL Net_853 : bit;
SIGNAL \ClockDiv:count_0\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_0\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_31\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_30\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_29\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_28\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_27\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_26\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_25\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_24\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_23\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_22\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_21\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_20\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_19\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_18\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_17\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_16\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_15\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_14\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_13\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_12\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_11\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_10\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_9\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_8\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_7\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_6\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_5\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_4\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_3\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_2\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_1\ : bit;
SIGNAL \ClockDiv:MODULE_1:b_0\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_31\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_30\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_29\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_28\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_27\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_26\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_25\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_24\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_23\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_22\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_21\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_20\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_19\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_18\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_17\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_16\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_15\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_14\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_13\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_12\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_11\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_10\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_9\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_8\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_7\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_6\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_5\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_4\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_3\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_2\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_1\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:a_0\ : bit;
SIGNAL \ClockDiv:MODIN1_0\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_31\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_30\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_29\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_28\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_27\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_26\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_25\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_24\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_23\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_22\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_21\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_20\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_19\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_18\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_17\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_16\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_15\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_14\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_13\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_12\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_11\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_10\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_9\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_8\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_7\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_6\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_5\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_4\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_3\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_2\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_1\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:b_0\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_31\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_31\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_30\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_30\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_29\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_29\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_28\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_28\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_27\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_27\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_26\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_26\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_25\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_25\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_24\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_24\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_23\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_23\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_22\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_22\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_21\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_21\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_20\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_20\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_19\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_19\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_18\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_18\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_17\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_17\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_16\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_16\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_15\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_15\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_14\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_14\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_13\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_13\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_12\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_12\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_11\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_11\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_10\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_10\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_9\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_9\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_8\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_8\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_7\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_7\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_6\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_6\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_5\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_5\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_4\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_4\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_3\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_3\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_2\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_2\ : bit;
SIGNAL \ClockDiv:add_vi_vv_MODGEN_1_1\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_1\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:s_0\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_622 : bit;
SIGNAL tmpOE__Step_Pin_net_0 : bit;
SIGNAL Net_624 : bit;
SIGNAL tmpFB_0__Step_Pin_net_0 : bit;
SIGNAL tmpIO_0__Step_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Step_Pin_net_0 : bit;
SIGNAL zero : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Step_Pin_net_0 : bit;
SIGNAL tmpOE__Direction_Pin_net_0 : bit;
SIGNAL Net_656 : bit;
SIGNAL tmpFB_0__Direction_Pin_net_0 : bit;
SIGNAL tmpIO_0__Direction_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__Direction_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Direction_Pin_net_0 : bit;
SIGNAL Net_794 : bit;
SIGNAL tmpOE__LED_Pin_net_0 : bit;
SIGNAL tmpFB_0__LED_Pin_net_0 : bit;
SIGNAL tmpIO_0__LED_Pin_net_0 : bit;
TERMINAL tmpSIOVREF__LED_Pin_net_0 : bit;
SIGNAL tmpINTERRUPT_0__LED_Pin_net_0 : bit;
SIGNAL \Step_Counter:Net_89\ : bit;
SIGNAL \Step_Counter:Net_95\ : bit;
SIGNAL \Step_Counter:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Step_Counter:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Step_Counter:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:Clk_Ctl_i\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_7\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_6\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_5\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_4\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_3\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_2\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:control_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Step_Counter:CounterUDB:prevCapture\ : bit;
SIGNAL \Step_Counter:CounterUDB:capt_rising\ : bit;
SIGNAL \Step_Counter:CounterUDB:capt_falling\ : bit;
SIGNAL \Step_Counter:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Step_Counter:CounterUDB:hwCapture\ : bit;
SIGNAL \Step_Counter:CounterUDB:reload\ : bit;
SIGNAL \Step_Counter:CounterUDB:final_enable\ : bit;
SIGNAL \Step_Counter:CounterUDB:counter_enable\ : bit;
SIGNAL \Step_Counter:CounterUDB:status_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Step_Counter:CounterUDB:status_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:per_zero\ : bit;
SIGNAL \Step_Counter:CounterUDB:status_2\ : bit;
SIGNAL \Step_Counter:CounterUDB:overflow_status\ : bit;
SIGNAL \Step_Counter:CounterUDB:status_3\ : bit;
SIGNAL \Step_Counter:CounterUDB:underflow_status\ : bit;
SIGNAL \Step_Counter:CounterUDB:status_4\ : bit;
SIGNAL \Step_Counter:CounterUDB:status_5\ : bit;
SIGNAL \Step_Counter:CounterUDB:fifo_full\ : bit;
SIGNAL \Step_Counter:CounterUDB:status_6\ : bit;
SIGNAL \Step_Counter:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Step_Counter:CounterUDB:reset\ : bit;
SIGNAL Net_557 : bit;
SIGNAL \Step_Counter:CounterUDB:overflow\ : bit;
SIGNAL \Step_Counter:CounterUDB:per_FF\ : bit;
SIGNAL \Step_Counter:CounterUDB:underflow\ : bit;
SIGNAL \Step_Counter:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Step_Counter:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Step_Counter:CounterUDB:tc_i\ : bit;
SIGNAL \Step_Counter:CounterUDB:tc_reg_i\ : bit;
SIGNAL Net_783 : bit;
SIGNAL \Step_Counter:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Step_Counter:CounterUDB:cmp_equal\ : bit;
SIGNAL \Step_Counter:CounterUDB:prevCompare\ : bit;
SIGNAL \Step_Counter:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL Net_763 : bit;
SIGNAL \Step_Counter:CounterUDB:count_stored_i\ : bit;
SIGNAL \Step_Counter:CounterUDB:count_enable\ : bit;
SIGNAL \Step_Counter:CounterUDB:dp_dir\ : bit;
SIGNAL \Step_Counter:CounterUDB:reload_tc\ : bit;
SIGNAL \Step_Counter:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Step_Counter:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc26\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc29\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc7\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc15\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc8\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc9\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:nc38\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc41\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:carry0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:sh_right0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:sh_left0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:msb0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cap0_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cap0_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cfb0\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc25\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc28\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc2\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc14\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc4\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc6\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:nc37\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc40\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:carry1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:sh_right1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:sh_left1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:msb1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cap1_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cap1_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cfb1\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc24\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc27\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc1\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc13\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc3\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc5\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:nc36\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc39\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:carry2\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:sh_right2\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:sh_left2\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:msb2\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cap2_1\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cap2_0\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cfb2\ : bit;
SIGNAL \Step_Counter:CounterUDB:per_equal\ : bit;
SIGNAL \Step_Counter:CounterUDB:nc45\ : bit;
SIGNAL \Step_Counter:CounterUDB:cmp_less\ : bit;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Step_Counter:CounterUDB:sC32:counterdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Direction:clk\ : bit;
SIGNAL \Direction:rst\ : bit;
SIGNAL \Direction:control_out_0\ : bit;
SIGNAL Net_771 : bit;
SIGNAL \Direction:control_out_1\ : bit;
SIGNAL Net_772 : bit;
SIGNAL \Direction:control_out_2\ : bit;
SIGNAL Net_773 : bit;
SIGNAL \Direction:control_out_3\ : bit;
SIGNAL Net_774 : bit;
SIGNAL \Direction:control_out_4\ : bit;
SIGNAL Net_775 : bit;
SIGNAL \Direction:control_out_5\ : bit;
SIGNAL Net_776 : bit;
SIGNAL \Direction:control_out_6\ : bit;
SIGNAL Net_777 : bit;
SIGNAL \Direction:control_out_7\ : bit;
SIGNAL \Direction:control_7\ : bit;
SIGNAL \Direction:control_6\ : bit;
SIGNAL \Direction:control_5\ : bit;
SIGNAL \Direction:control_4\ : bit;
SIGNAL \Direction:control_3\ : bit;
SIGNAL \Direction:control_2\ : bit;
SIGNAL \Direction:control_1\ : bit;
SIGNAL \Direction:control_0\ : bit;
SIGNAL \Debouncer_Lim_1:op_clk\ : bit;
SIGNAL \Debouncer_Lim_1:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL Net_633 : bit;
SIGNAL \Debouncer_Lim_1:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_635 : bit;
SIGNAL Net_638 : bit;
SIGNAL Net_636 : bit;
SIGNAL Net_637 : bit;
SIGNAL tmpOE__Lim_1_net_0 : bit;
SIGNAL tmpIO_0__Lim_1_net_0 : bit;
TERMINAL tmpSIOVREF__Lim_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Lim_1_net_0 : bit;
SIGNAL tmpOE__Lim_2_net_0 : bit;
SIGNAL Net_717 : bit;
SIGNAL tmpIO_0__Lim_2_net_0 : bit;
TERMINAL tmpSIOVREF__Lim_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Lim_2_net_0 : bit;
SIGNAL Net_719 : bit;
SIGNAL \Debouncer_Lim_2:op_clk\ : bit;
SIGNAL \Debouncer_Lim_2:DEBOUNCER[0]:d_sync_0\ : bit;
SIGNAL \Debouncer_Lim_2:DEBOUNCER[0]:d_sync_1\ : bit;
SIGNAL Net_716 : bit;
SIGNAL Net_715 : bit;
SIGNAL Net_714 : bit;
SIGNAL \DBG_UART:Net_847\ : bit;
SIGNAL \DBG_UART:select_s_wire\ : bit;
SIGNAL \DBG_UART:rx_wire\ : bit;
SIGNAL \DBG_UART:Net_1268\ : bit;
SIGNAL \DBG_UART:Net_1257\ : bit;
SIGNAL \DBG_UART:uncfg_rx_irq\ : bit;
SIGNAL \DBG_UART:Net_1170\ : bit;
SIGNAL \DBG_UART:sclk_s_wire\ : bit;
SIGNAL \DBG_UART:mosi_s_wire\ : bit;
SIGNAL \DBG_UART:miso_m_wire\ : bit;
SIGNAL \DBG_UART:tmpOE__tx_net_0\ : bit;
SIGNAL \DBG_UART:tx_wire\ : bit;
SIGNAL \DBG_UART:tmpFB_0__tx_net_0\ : bit;
SIGNAL \DBG_UART:tmpIO_0__tx_net_0\ : bit;
TERMINAL \DBG_UART:tmpSIOVREF__tx_net_0\ : bit;
SIGNAL \DBG_UART:tmpINTERRUPT_0__tx_net_0\ : bit;
SIGNAL \DBG_UART:Net_1099\ : bit;
SIGNAL \DBG_UART:Net_1258\ : bit;
SIGNAL \DBG_UART:tmpOE__rx_net_0\ : bit;
SIGNAL \DBG_UART:tmpIO_0__rx_net_0\ : bit;
TERMINAL \DBG_UART:tmpSIOVREF__rx_net_0\ : bit;
SIGNAL \DBG_UART:tmpINTERRUPT_0__rx_net_0\ : bit;
SIGNAL \DBG_UART:cts_wire\ : bit;
SIGNAL Net_743 : bit;
SIGNAL \DBG_UART:rts_wire\ : bit;
SIGNAL \DBG_UART:mosi_m_wire\ : bit;
SIGNAL \DBG_UART:select_m_wire_3\ : bit;
SIGNAL \DBG_UART:select_m_wire_2\ : bit;
SIGNAL \DBG_UART:select_m_wire_1\ : bit;
SIGNAL \DBG_UART:select_m_wire_0\ : bit;
SIGNAL \DBG_UART:sclk_m_wire\ : bit;
SIGNAL \DBG_UART:miso_s_wire\ : bit;
SIGNAL Net_759 : bit;
SIGNAL Net_760 : bit;
SIGNAL Net_761 : bit;
SIGNAL Net_752 : bit;
SIGNAL \DBG_UART:Net_1028\ : bit;
SIGNAL Net_745 : bit;
SIGNAL Net_746 : bit;
SIGNAL Net_747 : bit;
SIGNAL Net_748 : bit;
SIGNAL Net_749 : bit;
SIGNAL Net_750 : bit;
SIGNAL Net_751 : bit;
SIGNAL Net_754 : bit;
SIGNAL Net_755 : bit;
SIGNAL Net_762 : bit;
SIGNAL Net_643 : bit;
SIGNAL tmpOE__D2_net_0 : bit;
SIGNAL Net_641 : bit;
SIGNAL tmpFB_0__D2_net_0 : bit;
SIGNAL tmpIO_0__D2_net_0 : bit;
TERMINAL tmpSIOVREF__D2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D2_net_0 : bit;
SIGNAL tmpOE__D1_net_0 : bit;
SIGNAL Net_642 : bit;
SIGNAL tmpFB_0__D1_net_0 : bit;
SIGNAL tmpIO_0__D1_net_0 : bit;
TERMINAL tmpSIOVREF__D1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D1_net_0 : bit;
SIGNAL tmpOE__D0_net_0 : bit;
SIGNAL tmpFB_0__D0_net_0 : bit;
SIGNAL tmpIO_0__D0_net_0 : bit;
TERMINAL tmpSIOVREF__D0_net_0 : bit;
SIGNAL tmpINTERRUPT_0__D0_net_0 : bit;
SIGNAL \CAN_addr:status_0\ : bit;
SIGNAL Net_723 : bit;
SIGNAL \CAN_addr:status_1\ : bit;
SIGNAL Net_724 : bit;
SIGNAL \CAN_addr:status_2\ : bit;
SIGNAL Net_725 : bit;
SIGNAL \CAN_addr:status_3\ : bit;
SIGNAL Net_726 : bit;
SIGNAL \CAN_addr:status_4\ : bit;
SIGNAL \CAN_addr:status_5\ : bit;
SIGNAL \CAN_addr:status_6\ : bit;
SIGNAL \CAN_addr:status_7\ : bit;
SIGNAL tmpOE__CAN_RX_net_0 : bit;
SIGNAL Net_607 : bit;
SIGNAL tmpIO_0__CAN_RX_net_0 : bit;
TERMINAL tmpSIOVREF__CAN_RX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAN_RX_net_0 : bit;
SIGNAL tmpOE__CAN_TX_net_0 : bit;
SIGNAL Net_734 : bit;
SIGNAL tmpFB_0__CAN_TX_net_0 : bit;
SIGNAL tmpIO_0__CAN_TX_net_0 : bit;
TERMINAL tmpSIOVREF__CAN_TX_net_0 : bit;
SIGNAL tmpINTERRUPT_0__CAN_TX_net_0 : bit;
SIGNAL Net_609 : bit;
SIGNAL \CAN:Net_15\ : bit;
SIGNAL \CAN:Net_13\ : bit;
SIGNAL \CAN:Net_14\ : bit;
SIGNAL Net_610 : bit;
SIGNAL tmpOE__Dip_1_net_0 : bit;
SIGNAL tmpIO_0__Dip_1_net_0 : bit;
TERMINAL tmpSIOVREF__Dip_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dip_1_net_0 : bit;
SIGNAL tmpOE__Dip_2_net_0 : bit;
SIGNAL tmpIO_0__Dip_2_net_0 : bit;
TERMINAL tmpSIOVREF__Dip_2_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dip_2_net_0 : bit;
SIGNAL tmpOE__Dip_3_net_0 : bit;
SIGNAL tmpIO_0__Dip_3_net_0 : bit;
TERMINAL tmpSIOVREF__Dip_3_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dip_3_net_0 : bit;
SIGNAL tmpOE__Dip_4_net_0 : bit;
SIGNAL tmpIO_0__Dip_4_net_0 : bit;
TERMINAL tmpSIOVREF__Dip_4_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Dip_4_net_0 : bit;
SIGNAL tmpOE__Fault_net_0 : bit;
SIGNAL Net_739 : bit;
SIGNAL tmpIO_0__Fault_net_0 : bit;
TERMINAL tmpSIOVREF__Fault_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Fault_net_0 : bit;
SIGNAL \Step_Timer:Net_89\ : bit;
SIGNAL \Step_Timer:Net_95\ : bit;
SIGNAL \Step_Timer:CounterUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Step_Timer:CounterUDB:ctrl_cmod_2\ : bit;
SIGNAL \Step_Timer:CounterUDB:ctrl_cmod_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:ctrl_cmod_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:ctrl_capmode_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:ctrl_capmode_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:ctrl_enable\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_7\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_6\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_5\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_4\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_3\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_2\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:control_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:prevCapture\ : bit;
SIGNAL \Step_Timer:CounterUDB:capt_rising\ : bit;
SIGNAL \Step_Timer:CounterUDB:capt_falling\ : bit;
SIGNAL \Step_Timer:CounterUDB:capt_either_edge\ : bit;
SIGNAL \Step_Timer:CounterUDB:hwCapture\ : bit;
SIGNAL \Step_Timer:CounterUDB:reload\ : bit;
SIGNAL \Step_Timer:CounterUDB:reload_tc\ : bit;
SIGNAL \Step_Timer:CounterUDB:final_enable\ : bit;
SIGNAL Net_976 : bit;
SIGNAL \Step_Timer:CounterUDB:counter_enable\ : bit;
SIGNAL \Step_Timer:CounterUDB:status_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:cmp_out_status\ : bit;
SIGNAL \Step_Timer:CounterUDB:status_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:per_zero\ : bit;
SIGNAL \Step_Timer:CounterUDB:status_2\ : bit;
SIGNAL \Step_Timer:CounterUDB:overflow_status\ : bit;
SIGNAL \Step_Timer:CounterUDB:status_3\ : bit;
SIGNAL \Step_Timer:CounterUDB:underflow_status\ : bit;
SIGNAL \Step_Timer:CounterUDB:status_4\ : bit;
SIGNAL \Step_Timer:CounterUDB:status_5\ : bit;
SIGNAL \Step_Timer:CounterUDB:fifo_full\ : bit;
SIGNAL \Step_Timer:CounterUDB:status_6\ : bit;
SIGNAL \Step_Timer:CounterUDB:fifo_nempty\ : bit;
SIGNAL \Step_Timer:CounterUDB:reset\ : bit;
SIGNAL Net_955 : bit;
SIGNAL \Step_Timer:CounterUDB:overflow\ : bit;
SIGNAL \Step_Timer:CounterUDB:dp_dir\ : bit;
SIGNAL \Step_Timer:CounterUDB:per_equal\ : bit;
SIGNAL \Step_Timer:CounterUDB:underflow\ : bit;
SIGNAL \Step_Timer:CounterUDB:overflow_reg_i\ : bit;
SIGNAL \Step_Timer:CounterUDB:underflow_reg_i\ : bit;
SIGNAL \Step_Timer:CounterUDB:tc_i\ : bit;
SIGNAL \Step_Timer:CounterUDB:tc_reg_i\ : bit;
SIGNAL Net_960 : bit;
SIGNAL \Step_Timer:CounterUDB:cmp_out_i\ : bit;
SIGNAL \Step_Timer:CounterUDB:cmp_less\ : bit;
SIGNAL \Step_Timer:CounterUDB:cmp_equal\ : bit;
SIGNAL \Step_Timer:CounterUDB:prevCompare\ : bit;
SIGNAL \Step_Timer:CounterUDB:cmp_out_reg_i\ : bit;
SIGNAL \Step_Timer:CounterUDB:count_stored_i\ : bit;
SIGNAL \Step_Timer:CounterUDB:count_enable\ : bit;
SIGNAL \Step_Timer:CounterUDB:cs_addr_2\ : bit;
SIGNAL \Step_Timer:CounterUDB:cs_addr_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:cs_addr_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc19\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc21\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc2\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc12\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc4\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc6\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z1_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:so_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:nc33\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc35\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:carry0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:sh_right0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:sh_left0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:msb0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq0_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq0_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt0_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt0_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero0_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero0_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff0_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff0_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cap0_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cap0_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cfb0\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc18\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc20\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc1\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc11\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc3\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc5\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z1_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:so_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:nc32\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc34\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:carry1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:sh_right1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:sh_left1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:msb1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq1_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq1_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt1_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt1_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero1_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero1_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff1_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff1_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cap1_1\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cap1_0\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cfb1\ : bit;
SIGNAL \Step_Timer:CounterUDB:nc44\ : bit;
SIGNAL \Step_Timer:CounterUDB:per_FF\ : bit;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z1_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:so_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Step_Timer:CounterUDB:sC24:counterdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Enable:clk\ : bit;
SIGNAL \Enable:rst\ : bit;
SIGNAL \Enable:control_out_0\ : bit;
SIGNAL Net_968 : bit;
SIGNAL \Enable:control_out_1\ : bit;
SIGNAL Net_969 : bit;
SIGNAL \Enable:control_out_2\ : bit;
SIGNAL Net_970 : bit;
SIGNAL \Enable:control_out_3\ : bit;
SIGNAL Net_971 : bit;
SIGNAL \Enable:control_out_4\ : bit;
SIGNAL Net_972 : bit;
SIGNAL \Enable:control_out_5\ : bit;
SIGNAL Net_973 : bit;
SIGNAL \Enable:control_out_6\ : bit;
SIGNAL Net_974 : bit;
SIGNAL \Enable:control_out_7\ : bit;
SIGNAL \Enable:control_7\ : bit;
SIGNAL \Enable:control_6\ : bit;
SIGNAL \Enable:control_5\ : bit;
SIGNAL \Enable:control_4\ : bit;
SIGNAL \Enable:control_3\ : bit;
SIGNAL \Enable:control_2\ : bit;
SIGNAL \Enable:control_1\ : bit;
SIGNAL \Enable:control_0\ : bit;
SIGNAL \ClockDiv:not_last_reset\\D\ : bit;
SIGNAL Net_853D : bit;
SIGNAL \ClockDiv:count_0\\D\ : bit;
SIGNAL \Step_Counter:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Step_Counter:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Step_Counter:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Step_Counter:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Step_Counter:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Step_Counter:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Step_Counter:CounterUDB:count_stored_i\\D\ : bit;
SIGNAL \Debouncer_Lim_1:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_Lim_1:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_638D : bit;
SIGNAL Net_636D : bit;
SIGNAL Net_637D : bit;
SIGNAL \Debouncer_Lim_2:DEBOUNCER[0]:d_sync_0\\D\ : bit;
SIGNAL \Debouncer_Lim_2:DEBOUNCER[0]:d_sync_1\\D\ : bit;
SIGNAL Net_716D : bit;
SIGNAL Net_715D : bit;
SIGNAL Net_714D : bit;
SIGNAL \Step_Timer:CounterUDB:prevCapture\\D\ : bit;
SIGNAL \Step_Timer:CounterUDB:overflow_reg_i\\D\ : bit;
SIGNAL \Step_Timer:CounterUDB:underflow_reg_i\\D\ : bit;
SIGNAL \Step_Timer:CounterUDB:tc_reg_i\\D\ : bit;
SIGNAL \Step_Timer:CounterUDB:prevCompare\\D\ : bit;
SIGNAL \Step_Timer:CounterUDB:cmp_out_reg_i\\D\ : bit;
SIGNAL \Step_Timer:CounterUDB:count_stored_i\\D\ : bit;
BEGIN

Net_853D <= (\ClockDiv:count_0\
	OR not \ClockDiv:not_last_reset\);

\ClockDiv:count_0\\D\ <= ((not \ClockDiv:count_0\ and \ClockDiv:not_last_reset\)
	OR (not \ClockDiv:not_last_reset\ and \ClockDiv:count_0\));

zero <=  ('0') ;

\Step_Counter:CounterUDB:status_0\ <= ((not \Step_Counter:CounterUDB:prevCompare\ and \Step_Counter:CounterUDB:cmp_out_i\));

\Step_Counter:CounterUDB:status_2\ <= ((not \Step_Counter:CounterUDB:overflow_reg_i\ and \Step_Counter:CounterUDB:overflow\));

\Step_Counter:CounterUDB:status_3\ <= ((not \Step_Counter:CounterUDB:underflow_reg_i\ and \Step_Counter:CounterUDB:status_1\));

\Step_Counter:CounterUDB:tc_i\ <= (\Step_Counter:CounterUDB:status_1\
	OR \Step_Counter:CounterUDB:overflow\);

\Step_Counter:CounterUDB:count_enable\ <= ((not \Step_Counter:CounterUDB:count_stored_i\ and Net_624 and \Step_Counter:CounterUDB:control_7\));

\Step_Timer:CounterUDB:status_0\ <= ((not \Step_Timer:CounterUDB:cmp_less\ and not \Step_Timer:CounterUDB:cmp_equal\ and not \Step_Timer:CounterUDB:prevCompare\));

\Step_Timer:CounterUDB:status_2\ <= ((not \Step_Timer:CounterUDB:overflow_reg_i\ and \Step_Timer:CounterUDB:reload\));

\Step_Timer:CounterUDB:cmp_out_i\ <= ((not \Step_Timer:CounterUDB:cmp_less\ and not \Step_Timer:CounterUDB:cmp_equal\));

\Step_Timer:CounterUDB:count_enable\ <= ((not \Step_Timer:CounterUDB:count_stored_i\ and Net_853 and Net_976));

Net_768 <=  ('1') ;

\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\);
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\);
\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\ClockDiv:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\);
BUS_CLK_1:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"9d0c8043-2a94-4aa5-88d3-29a099fdb337",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>0,
		period=>"0",
		is_direct=>'1',
		is_digital=>'0')
	PORT MAP(clock_out=>Net_622,
		dig_domain_out=>open);
Step_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>Net_624,
		fb=>(tmpFB_0__Step_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Step_Pin_net_0),
		siovref=>(tmpSIOVREF__Step_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Step_Pin_net_0);
Direction_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"911a8127-c6b9-4567-92de-ed031e737897",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>Net_656,
		fb=>(tmpFB_0__Direction_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__Direction_Pin_net_0),
		siovref=>(tmpSIOVREF__Direction_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Direction_Pin_net_0);
LED_Pin:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"d2e0cbae-d598-4e3e-aeae-39a8a3af5463",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>Net_624,
		fb=>(tmpFB_0__LED_Pin_net_0),
		analog=>(open),
		io=>(tmpIO_0__LED_Pin_net_0),
		siovref=>(tmpSIOVREF__LED_Pin_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__LED_Pin_net_0);
\Step_Counter:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_622,
		enable=>Net_768,
		clock_out=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\);
\Step_Counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_622,
		enable=>Net_768,
		clock_out=>\Step_Counter:CounterUDB:Clk_Ctl_i\);
\Step_Counter:CounterUDB:sCTRLReg:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Step_Counter:CounterUDB:Clk_Ctl_i\,
		control=>(\Step_Counter:CounterUDB:control_7\, \Step_Counter:CounterUDB:control_6\, \Step_Counter:CounterUDB:control_5\, \Step_Counter:CounterUDB:control_4\,
			\Step_Counter:CounterUDB:control_3\, \Step_Counter:CounterUDB:control_2\, \Step_Counter:CounterUDB:control_1\, \Step_Counter:CounterUDB:control_0\));
\Step_Counter:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Step_Counter:CounterUDB:status_6\, \Step_Counter:CounterUDB:status_5\, zero, \Step_Counter:CounterUDB:status_3\,
			\Step_Counter:CounterUDB:status_2\, \Step_Counter:CounterUDB:status_1\, \Step_Counter:CounterUDB:status_0\),
		interrupt=>Net_557);
\Step_Counter:CounterUDB:sC32:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_656, \Step_Counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Step_Counter:CounterUDB:nc26\,
		cl0=>\Step_Counter:CounterUDB:nc29\,
		z0=>\Step_Counter:CounterUDB:nc7\,
		ff0=>\Step_Counter:CounterUDB:nc15\,
		ce1=>\Step_Counter:CounterUDB:nc8\,
		cl1=>\Step_Counter:CounterUDB:nc9\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Step_Counter:CounterUDB:nc38\,
		f0_blk_stat=>\Step_Counter:CounterUDB:nc41\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Step_Counter:CounterUDB:sC32:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Step_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sol=>\Step_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		msbi=>\Step_Counter:CounterUDB:sC32:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Step_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Step_Counter:CounterUDB:sC32:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Step_Counter:CounterUDB:sC32:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_656, \Step_Counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Step_Counter:CounterUDB:nc25\,
		cl0=>\Step_Counter:CounterUDB:nc28\,
		z0=>\Step_Counter:CounterUDB:nc2\,
		ff0=>\Step_Counter:CounterUDB:nc14\,
		ce1=>\Step_Counter:CounterUDB:nc4\,
		cl1=>\Step_Counter:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Step_Counter:CounterUDB:nc37\,
		f0_blk_stat=>\Step_Counter:CounterUDB:nc40\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Step_Counter:CounterUDB:sC32:counterdp:carry0\,
		co=>\Step_Counter:CounterUDB:sC32:counterdp:carry1\,
		sir=>\Step_Counter:CounterUDB:sC32:counterdp:sh_left0\,
		sor=>\Step_Counter:CounterUDB:sC32:counterdp:sh_right0\,
		sil=>\Step_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sol=>\Step_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		msbi=>\Step_Counter:CounterUDB:sC32:counterdp:msb1\,
		msbo=>\Step_Counter:CounterUDB:sC32:counterdp:msb0\,
		cei=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_eq0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq0_0\),
		ceo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		cli=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_lt0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt0_0\),
		clo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		zi=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_zero0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero0_0\),
		zo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		fi=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_ff0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff0_0\),
		fo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		capi=>(\Step_Counter:CounterUDB:sC32:counterdp:cap0_1\, \Step_Counter:CounterUDB:sC32:counterdp:cap0_0\),
		capo=>(\Step_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		cfbi=>\Step_Counter:CounterUDB:sC32:counterdp:cfb0\,
		cfbo=>\Step_Counter:CounterUDB:sC32:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Step_Counter:CounterUDB:sC32:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_656, \Step_Counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Step_Counter:CounterUDB:nc24\,
		cl0=>\Step_Counter:CounterUDB:nc27\,
		z0=>\Step_Counter:CounterUDB:nc1\,
		ff0=>\Step_Counter:CounterUDB:nc13\,
		ce1=>\Step_Counter:CounterUDB:nc3\,
		cl1=>\Step_Counter:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Step_Counter:CounterUDB:nc36\,
		f0_blk_stat=>\Step_Counter:CounterUDB:nc39\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Step_Counter:CounterUDB:sC32:counterdp:carry1\,
		co=>\Step_Counter:CounterUDB:sC32:counterdp:carry2\,
		sir=>\Step_Counter:CounterUDB:sC32:counterdp:sh_left1\,
		sor=>\Step_Counter:CounterUDB:sC32:counterdp:sh_right1\,
		sil=>\Step_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sol=>\Step_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		msbi=>\Step_Counter:CounterUDB:sC32:counterdp:msb2\,
		msbo=>\Step_Counter:CounterUDB:sC32:counterdp:msb1\,
		cei=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_eq1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq1_0\),
		ceo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		cli=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_lt1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt1_0\),
		clo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		zi=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_zero1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero1_0\),
		zo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		fi=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_ff1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff1_0\),
		fo=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		capi=>(\Step_Counter:CounterUDB:sC32:counterdp:cap1_1\, \Step_Counter:CounterUDB:sC32:counterdp:cap1_0\),
		capo=>(\Step_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		cfbi=>\Step_Counter:CounterUDB:sC32:counterdp:cfb1\,
		cfbo=>\Step_Counter:CounterUDB:sC32:counterdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Step_Counter:CounterUDB:sC32:counterdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000000000000100000000010000001000000000000001000000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_656, \Step_Counter:CounterUDB:count_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Step_Counter:CounterUDB:per_equal\,
		cl0=>\Step_Counter:CounterUDB:nc45\,
		z0=>\Step_Counter:CounterUDB:status_1\,
		ff0=>\Step_Counter:CounterUDB:overflow\,
		ce1=>\Step_Counter:CounterUDB:cmp_out_i\,
		cl1=>\Step_Counter:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Step_Counter:CounterUDB:status_6\,
		f0_blk_stat=>\Step_Counter:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Step_Counter:CounterUDB:sC32:counterdp:carry2\,
		co=>open,
		sir=>\Step_Counter:CounterUDB:sC32:counterdp:sh_left2\,
		sor=>\Step_Counter:CounterUDB:sC32:counterdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Step_Counter:CounterUDB:sC32:counterdp:msb2\,
		cei=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_eq2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_lt2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_zero2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Step_Counter:CounterUDB:sC32:counterdp:cmp_ff2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Step_Counter:CounterUDB:sC32:counterdp:cap2_1\, \Step_Counter:CounterUDB:sC32:counterdp:cap2_0\),
		capo=>open,
		cfbi=>\Step_Counter:CounterUDB:sC32:counterdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Direction:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Direction:control_7\, \Direction:control_6\, \Direction:control_5\, \Direction:control_4\,
			\Direction:control_3\, \Direction:control_2\, \Direction:control_1\, Net_656));
\Debouncer_Lim_1:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_622,
		enable=>Net_768,
		clock_out=>\Debouncer_Lim_1:op_clk\);
isr_done:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_557);
Lim_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"01",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_633,
		analog=>(open),
		io=>(tmpIO_0__Lim_1_net_0),
		siovref=>(tmpSIOVREF__Lim_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Lim_1_net_0);
Lim_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"165284e7-500b-41b7-9bac-47bdec304da3",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_717,
		analog=>(open),
		io=>(tmpIO_0__Lim_2_net_0),
		siovref=>(tmpSIOVREF__Lim_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Lim_2_net_0);
isr_lim_1:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_635);
isr_lim_2:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_719);
\Debouncer_Lim_2:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_622,
		enable=>Net_768,
		clock_out=>\Debouncer_Lim_2:op_clk\);
\DBG_UART:SCBCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/2dc2d7a8-ce2b-43c7-af4a-821c8cd73ccf",
		source_clock_id=>"",
		divisor=>0,
		period=>"723379629.62963",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\DBG_UART:Net_847\,
		dig_domain_out=>open);
\DBG_UART:tx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/23b8206d-1c77-4e61-be4a-b4037d5de5fc",
		drive_mode=>"110",
		ibuf_enabled=>"0",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"B",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>\DBG_UART:tx_wire\,
		fb=>(\DBG_UART:tmpFB_0__tx_net_0\),
		analog=>(open),
		io=>(\DBG_UART:tmpIO_0__tx_net_0\),
		siovref=>(\DBG_UART:tmpSIOVREF__tx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>\DBG_UART:tmpINTERRUPT_0__tx_net_0\);
\DBG_UART:rx\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"43ec2fa1-bf22-4b71-9477-b6ca7b97f0b0/78e33e5d-45ea-4b75-88d5-73274e8a7ce4",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>\DBG_UART:rx_wire\,
		analog=>(open),
		io=>(\DBG_UART:tmpIO_0__rx_net_0\),
		siovref=>(\DBG_UART:tmpSIOVREF__rx_net_0\),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>\DBG_UART:tmpINTERRUPT_0__rx_net_0\);
\DBG_UART:SCB\:cy_m0s8_scb_v2_0
	GENERIC MAP(cy_registers=>"",
		scb_mode=>2)
	PORT MAP(clock=>\DBG_UART:Net_847\,
		interrupt=>Net_743,
		rx=>\DBG_UART:rx_wire\,
		tx=>\DBG_UART:tx_wire\,
		cts=>zero,
		rts=>\DBG_UART:rts_wire\,
		mosi_m=>\DBG_UART:mosi_m_wire\,
		miso_m=>zero,
		select_m=>(\DBG_UART:select_m_wire_3\, \DBG_UART:select_m_wire_2\, \DBG_UART:select_m_wire_1\, \DBG_UART:select_m_wire_0\),
		sclk_m=>\DBG_UART:sclk_m_wire\,
		mosi_s=>zero,
		miso_s=>\DBG_UART:miso_s_wire\,
		select_s=>zero,
		sclk_s=>zero,
		scl=>Net_759,
		sda=>Net_760,
		tx_req=>Net_761,
		rx_req=>Net_752);
D2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"acda56fb-c7fe-49f9-8329-c873c29ddfa8",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>Net_768,
		fb=>(tmpFB_0__D2_net_0),
		analog=>(open),
		io=>(tmpIO_0__D2_net_0),
		siovref=>(tmpSIOVREF__D2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D2_net_0);
D1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e506face-4e09-4073-8b98-3946b756431f",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>zero,
		fb=>(tmpFB_0__D1_net_0),
		analog=>(open),
		io=>(tmpIO_0__D1_net_0),
		siovref=>(tmpSIOVREF__D1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D1_net_0);
D0:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2055bd81-5cbd-472d-b506-3da019b07a78",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>zero,
		fb=>(tmpFB_0__D0_net_0),
		analog=>(open),
		io=>(tmpIO_0__D0_net_0),
		siovref=>(tmpSIOVREF__D0_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__D0_net_0);
\CAN_addr:sts:sts_reg\:cy_psoc3_status
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"00000000")
	PORT MAP(reset=>zero,
		clock=>Net_622,
		status=>(zero, zero, zero, zero,
			Net_726, Net_725, Net_724, Net_723));
CAN_RX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_607,
		analog=>(open),
		io=>(tmpIO_0__CAN_RX_net_0),
		siovref=>(tmpSIOVREF__CAN_RX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAN_RX_net_0);
CAN_TX:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>Net_734,
		fb=>(tmpFB_0__CAN_TX_net_0),
		analog=>(open),
		io=>(tmpIO_0__CAN_TX_net_0),
		siovref=>(tmpSIOVREF__CAN_TX_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__CAN_TX_net_0);
\CAN:isr\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_609);
\CAN:HFCLK\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"2c366327-8ea9-4813-ab0d-a7ce473af76e/7f2e0196-39e5-4161-97bb-5d609ca138cf",
		source_clock_id=>"413DE2EF-D9F2-4233-A808-DFAF137FD877",
		divisor=>1,
		period=>"0",
		is_direct=>'0',
		is_digital=>'0')
	PORT MAP(clock_out=>\CAN:Net_14\,
		dig_domain_out=>open);
\CAN:CanIP\:cy_m0s8_can_v1_0
	GENERIC MAP(cy_registers=>"")
	PORT MAP(can_rx=>Net_607,
		can_tx=>Net_734,
		can_tx_en=>Net_610,
		interrupt=>Net_609);
Dip_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"2191e2b0-f8f5-4999-991d-75baf300fdf4",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_723,
		analog=>(open),
		io=>(tmpIO_0__Dip_1_net_0),
		siovref=>(tmpSIOVREF__Dip_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dip_1_net_0);
Dip_2:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"88757b06-c12c-48c0-814c-6d524686367d",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_724,
		analog=>(open),
		io=>(tmpIO_0__Dip_2_net_0),
		siovref=>(tmpSIOVREF__Dip_2_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dip_2_net_0);
Dip_3:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1d560ff1-d9a6-44e6-b644-db8179a937b8",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_725,
		analog=>(open),
		io=>(tmpIO_0__Dip_3_net_0),
		siovref=>(tmpSIOVREF__Dip_3_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dip_3_net_0);
Dip_4:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1ec4e1a5-2dcc-40ea-95f3-788448d0e85c",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_726,
		analog=>(open),
		io=>(tmpIO_0__Dip_4_net_0),
		siovref=>(tmpSIOVREF__Dip_4_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Dip_4_net_0);
Fault:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"19e27e87-a006-4e8f-bb0b-2b3f65668506",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(Net_768),
		y=>(zero),
		fb=>Net_739,
		analog=>(open),
		io=>(tmpIO_0__Fault_net_0),
		siovref=>(tmpSIOVREF__Fault_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>Net_768,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>Net_768,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Fault_net_0);
isr_fault:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_739);
\Step_Timer:CounterUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_622,
		enable=>Net_768,
		clock_out=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\);
\Step_Timer:CounterUDB:sSTSReg:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		status=>(\Step_Timer:CounterUDB:status_6\, \Step_Timer:CounterUDB:status_5\, zero, zero,
			\Step_Timer:CounterUDB:status_2\, \Step_Timer:CounterUDB:status_1\, \Step_Timer:CounterUDB:status_0\),
		interrupt=>Net_955);
\Step_Timer:CounterUDB:sC24:counterdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_768, \Step_Timer:CounterUDB:count_enable\, \Step_Timer:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Step_Timer:CounterUDB:nc19\,
		cl0=>\Step_Timer:CounterUDB:nc21\,
		z0=>\Step_Timer:CounterUDB:nc2\,
		ff0=>\Step_Timer:CounterUDB:nc12\,
		ce1=>\Step_Timer:CounterUDB:nc4\,
		cl1=>\Step_Timer:CounterUDB:nc6\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Step_Timer:CounterUDB:nc33\,
		f0_blk_stat=>\Step_Timer:CounterUDB:nc35\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Step_Timer:CounterUDB:sC24:counterdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Step_Timer:CounterUDB:sC24:counterdp:sh_right0\,
		sol=>\Step_Timer:CounterUDB:sC24:counterdp:sh_left0\,
		msbi=>\Step_Timer:CounterUDB:sC24:counterdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Step_Timer:CounterUDB:sC24:counterdp:cap0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Step_Timer:CounterUDB:sC24:counterdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Step_Timer:CounterUDB:sC24:counterdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_768, \Step_Timer:CounterUDB:count_enable\, \Step_Timer:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Step_Timer:CounterUDB:nc18\,
		cl0=>\Step_Timer:CounterUDB:nc20\,
		z0=>\Step_Timer:CounterUDB:nc1\,
		ff0=>\Step_Timer:CounterUDB:nc11\,
		ce1=>\Step_Timer:CounterUDB:nc3\,
		cl1=>\Step_Timer:CounterUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Step_Timer:CounterUDB:nc32\,
		f0_blk_stat=>\Step_Timer:CounterUDB:nc34\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Step_Timer:CounterUDB:sC24:counterdp:carry0\,
		co=>\Step_Timer:CounterUDB:sC24:counterdp:carry1\,
		sir=>\Step_Timer:CounterUDB:sC24:counterdp:sh_left0\,
		sor=>\Step_Timer:CounterUDB:sC24:counterdp:sh_right0\,
		sil=>\Step_Timer:CounterUDB:sC24:counterdp:sh_right1\,
		sol=>\Step_Timer:CounterUDB:sC24:counterdp:sh_left1\,
		msbi=>\Step_Timer:CounterUDB:sC24:counterdp:msb1\,
		msbo=>\Step_Timer:CounterUDB:sC24:counterdp:msb0\,
		cei=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_eq0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq0_0\),
		ceo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		cli=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_lt0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt0_0\),
		clo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		zi=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_zero0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero0_0\),
		zo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		fi=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_ff0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff0_0\),
		fo=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		capi=>(\Step_Timer:CounterUDB:sC24:counterdp:cap0_1\, \Step_Timer:CounterUDB:sC24:counterdp:cap0_0\),
		capo=>(\Step_Timer:CounterUDB:sC24:counterdp:cap1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cap1_0\),
		cfbi=>\Step_Timer:CounterUDB:sC24:counterdp:cfb0\,
		cfbo=>\Step_Timer:CounterUDB:sC24:counterdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Step_Timer:CounterUDB:sC24:counterdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		cs_addr=>(Net_768, \Step_Timer:CounterUDB:count_enable\, \Step_Timer:CounterUDB:reload\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Step_Timer:CounterUDB:reload\,
		cl0=>\Step_Timer:CounterUDB:nc44\,
		z0=>\Step_Timer:CounterUDB:status_1\,
		ff0=>\Step_Timer:CounterUDB:per_FF\,
		ce1=>\Step_Timer:CounterUDB:cmp_equal\,
		cl1=>\Step_Timer:CounterUDB:cmp_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Step_Timer:CounterUDB:status_6\,
		f0_blk_stat=>\Step_Timer:CounterUDB:status_5\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Step_Timer:CounterUDB:sC24:counterdp:carry1\,
		co=>open,
		sir=>\Step_Timer:CounterUDB:sC24:counterdp:sh_left1\,
		sor=>\Step_Timer:CounterUDB:sC24:counterdp:sh_right1\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Step_Timer:CounterUDB:sC24:counterdp:msb1\,
		cei=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_eq1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_eq1_0\),
		ceo=>open,
		cli=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_lt1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_lt1_0\),
		clo=>open,
		zi=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_zero1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_zero1_0\),
		zo=>open,
		fi=>(\Step_Timer:CounterUDB:sC24:counterdp:cmp_ff1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cmp_ff1_0\),
		fo=>open,
		capi=>(\Step_Timer:CounterUDB:sC24:counterdp:cap1_1\, \Step_Timer:CounterUDB:sC24:counterdp:cap1_0\),
		capo=>open,
		cfbi=>\Step_Timer:CounterUDB:sC24:counterdp:cfb1\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
isr_step:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_624);
StepClk:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"0aa604fe-2577-427b-9d62-f8892e3538bc",
		source_clock_id=>"",
		divisor=>0,
		period=>"500000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_814,
		dig_domain_out=>open);
\Enable:Sync:ctrl_reg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"00000000",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>zero,
		control=>(\Enable:control_7\, \Enable:control_6\, \Enable:control_5\, \Enable:control_4\,
			\Enable:control_3\, \Enable:control_2\, \Enable:control_1\, Net_976));
\ClockDiv:not_last_reset\:cy_dff
	PORT MAP(d=>Net_768,
		clk=>Net_814,
		q=>\ClockDiv:not_last_reset\);
Net_853:cy_dff
	PORT MAP(d=>Net_853D,
		clk=>Net_814,
		q=>Net_853);
\ClockDiv:count_0\:cy_dff
	PORT MAP(d=>\ClockDiv:count_0\\D\,
		clk=>Net_814,
		q=>\ClockDiv:count_0\);
\Step_Counter:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Counter:CounterUDB:prevCapture\);
\Step_Counter:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Step_Counter:CounterUDB:overflow\,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Counter:CounterUDB:overflow_reg_i\);
\Step_Counter:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>\Step_Counter:CounterUDB:status_1\,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Counter:CounterUDB:underflow_reg_i\);
\Step_Counter:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Step_Counter:CounterUDB:tc_i\,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Counter:CounterUDB:tc_reg_i\);
\Step_Counter:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Step_Counter:CounterUDB:cmp_out_i\,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Counter:CounterUDB:prevCompare\);
\Step_Counter:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Step_Counter:CounterUDB:cmp_out_i\,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Counter:CounterUDB:cmp_out_reg_i\);
\Step_Counter:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_624,
		clk=>\Step_Counter:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Counter:CounterUDB:count_stored_i\);
\Debouncer_Lim_1:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_633,
		clk=>\Debouncer_Lim_1:op_clk\,
		q=>Net_635);
\Debouncer_Lim_1:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_635,
		clk=>\Debouncer_Lim_1:op_clk\,
		q=>\Debouncer_Lim_1:DEBOUNCER[0]:d_sync_1\);
Net_638:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Lim_1:op_clk\,
		q=>Net_638);
Net_636:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Lim_1:op_clk\,
		q=>Net_636);
Net_637:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Lim_1:op_clk\,
		q=>Net_637);
\Debouncer_Lim_2:DEBOUNCER[0]:d_sync_0\:cy_dff
	PORT MAP(d=>Net_717,
		clk=>\Debouncer_Lim_2:op_clk\,
		q=>Net_719);
\Debouncer_Lim_2:DEBOUNCER[0]:d_sync_1\:cy_dff
	PORT MAP(d=>Net_719,
		clk=>\Debouncer_Lim_2:op_clk\,
		q=>\Debouncer_Lim_2:DEBOUNCER[0]:d_sync_1\);
Net_716:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Lim_2:op_clk\,
		q=>Net_716);
Net_715:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Lim_2:op_clk\,
		q=>Net_715);
Net_714:cy_dff
	PORT MAP(d=>zero,
		clk=>\Debouncer_Lim_2:op_clk\,
		q=>Net_714);
\Step_Timer:CounterUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Timer:CounterUDB:prevCapture\);
\Step_Timer:CounterUDB:overflow_reg_i\:cy_dff
	PORT MAP(d=>\Step_Timer:CounterUDB:reload\,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Timer:CounterUDB:overflow_reg_i\);
\Step_Timer:CounterUDB:underflow_reg_i\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Timer:CounterUDB:underflow_reg_i\);
\Step_Timer:CounterUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Step_Timer:CounterUDB:reload\,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Timer:CounterUDB:tc_reg_i\);
\Step_Timer:CounterUDB:prevCompare\:cy_dff
	PORT MAP(d=>\Step_Timer:CounterUDB:cmp_out_i\,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Timer:CounterUDB:prevCompare\);
\Step_Timer:CounterUDB:cmp_out_reg_i\:cy_dff
	PORT MAP(d=>\Step_Timer:CounterUDB:cmp_out_i\,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		q=>Net_624);
\Step_Timer:CounterUDB:count_stored_i\:cy_dff
	PORT MAP(d=>Net_853,
		clk=>\Step_Timer:CounterUDB:ClockOutFromEnBlock\,
		q=>\Step_Timer:CounterUDB:count_stored_i\);

END R_T_L;
