-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_w2 is
generic (
    C_S_AXI_BUS1_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_BUS1_DATA_WIDTH : INTEGER := 32 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    strm_in_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
    strm_in_TVALID : IN STD_LOGIC;
    strm_in_TREADY : OUT STD_LOGIC;
    strm_in_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
    strm_in_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
    strm_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    strm_out_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
    strm_out_TVALID : OUT STD_LOGIC;
    strm_out_TREADY : IN STD_LOGIC;
    strm_out_TKEEP : OUT STD_LOGIC_VECTOR (15 downto 0);
    strm_out_TSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
    strm_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    s_axi_BUS1_AWVALID : IN STD_LOGIC;
    s_axi_BUS1_AWREADY : OUT STD_LOGIC;
    s_axi_BUS1_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_ADDR_WIDTH-1 downto 0);
    s_axi_BUS1_WVALID : IN STD_LOGIC;
    s_axi_BUS1_WREADY : OUT STD_LOGIC;
    s_axi_BUS1_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_DATA_WIDTH-1 downto 0);
    s_axi_BUS1_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_DATA_WIDTH/8-1 downto 0);
    s_axi_BUS1_ARVALID : IN STD_LOGIC;
    s_axi_BUS1_ARREADY : OUT STD_LOGIC;
    s_axi_BUS1_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_BUS1_ADDR_WIDTH-1 downto 0);
    s_axi_BUS1_RVALID : OUT STD_LOGIC;
    s_axi_BUS1_RREADY : IN STD_LOGIC;
    s_axi_BUS1_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_BUS1_DATA_WIDTH-1 downto 0);
    s_axi_BUS1_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_BUS1_BVALID : OUT STD_LOGIC;
    s_axi_BUS1_BREADY : IN STD_LOGIC;
    s_axi_BUS1_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of conv_w2 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "conv_w2_conv_w2,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu7ev-ffvc1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=9.990375,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=536,HLS_SYN_DSP=0,HLS_SYN_FF=30302,HLS_SYN_LUT=53354,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (39 downto 0) := "0000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (39 downto 0) := "0000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (39 downto 0) := "0000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (39 downto 0) := "0000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (39 downto 0) := "0000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (39 downto 0) := "0000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (39 downto 0) := "0000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (39 downto 0) := "0001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (39 downto 0) := "0010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (39 downto 0) := "0100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (39 downto 0) := "1000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv23_1 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000001";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv28_0 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000000";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv27_0 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000000";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv28_1 : STD_LOGIC_VECTOR (27 downto 0) := "0000000000000000000000000001";
    constant ap_const_lv30_3FFFFFFE : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111111111111110";
    constant ap_const_lv30_3FFFFFDF : STD_LOGIC_VECTOR (29 downto 0) := "111111111111111111111111011111";
    constant ap_const_lv30_21 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000100001";
    constant ap_const_lv33_1FFFFFFFF : STD_LOGIC_VECTOR (32 downto 0) := "111111111111111111111111111111111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv6_20 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_lv34_0 : STD_LOGIC_VECTOR (33 downto 0) := "0000000000000000000000000000000000";
    constant ap_const_lv44_0 : STD_LOGIC_VECTOR (43 downto 0) := "00000000000000000000000000000000000000000000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv10_12 : STD_LOGIC_VECTOR (9 downto 0) := "0000010010";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv32_200 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001000000000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_boolean_0 : BOOLEAN := false;

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (39 downto 0) := "0000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal numFilters : STD_LOGIC_VECTOR (31 downto 0);
    signal numKernels : STD_LOGIC_VECTOR (31 downto 0);
    signal inputMapSizeX : STD_LOGIC_VECTOR (31 downto 0);
    signal inputMapSizeY : STD_LOGIC_VECTOR (31 downto 0);
    signal ctrl : STD_LOGIC_VECTOR (31 downto 0);
    signal numKernels_read_reg_2028 : STD_LOGIC_VECTOR (31 downto 0);
    signal numFilters_read_reg_2038 : STD_LOGIC_VECTOR (31 downto 0);
    signal padding_V_fu_924_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal padding_V_reg_2106 : STD_LOGIC_VECTOR (2 downto 0);
    signal stride_V_fu_928_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_V_reg_2113 : STD_LOGIC_VECTOR (1 downto 0);
    signal lhs_V_1_fu_950_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal lhs_V_1_reg_2120 : STD_LOGIC_VECTOR (31 downto 0);
    signal kx_limit_V_fu_956_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal kx_limit_V_reg_2125 : STD_LOGIC_VECTOR (2 downto 0);
    signal inputMapSizeY_1_fu_966_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputMapSizeY_1_reg_2137 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln214_1_reg_2145 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1513_fu_996_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal biasScale_V_reg_2166 : STD_LOGIC_VECTOR (3 downto 0);
    signal scale_V_reg_2171 : STD_LOGIC_VECTOR (2 downto 0);
    signal signedOp_reg_2176 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln350_fu_1060_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln350_reg_2197 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln369_fu_1076_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln369_reg_2202 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_39_reg_2207 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1447_fu_1100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1447_reg_2212 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1450_fu_1116_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1450_reg_2218 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1453_fu_1132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1453_reg_2224 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1456_fu_1148_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp1456_reg_2230 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln303_1_fu_1270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln303_1_reg_2236 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state29 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state29 : signal is "none";
    signal streamsPerInputLine_fu_1274_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal streamsPerInputLine_reg_2241 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln319_fu_1367_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln319_reg_2256 : STD_LOGIC_VECTOR (9 downto 0);
    signal totalBiasStreams_fu_1371_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal totalBiasStreams_reg_2261 : STD_LOGIC_VECTOR (29 downto 0);
    signal weightsOffset_fu_1388_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal weightsOffset_reg_2271 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln214_fu_1396_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln214_reg_2277 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmp_6_fu_1440_p3 : STD_LOGIC_VECTOR (36 downto 0);
    signal tmp_6_reg_2282 : STD_LOGIC_VECTOR (36 downto 0);
    signal grp_fu_2020_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal streamsPerFilter_reg_2287 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state32 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state32 : signal is "none";
    signal totalWeightStreams_fu_1449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal totalWeightStreams_reg_2292 : STD_LOGIC_VECTOR (31 downto 0);
    signal paddingIters_fu_1480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal paddingIters_reg_2312 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal readLimit_fu_1492_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal readLimit_reg_2318 : STD_LOGIC_VECTOR (31 downto 0);
    signal xPadUpperLimit_fu_1498_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal xPadUpperLimit_reg_2323 : STD_LOGIC_VECTOR (31 downto 0);
    signal yPadUpperLimit_fu_1504_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal yPadUpperLimit_reg_2329 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_74_fu_1510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_74_reg_2335 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln329_fu_1545_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln329_reg_2340 : STD_LOGIC_VECTOR (30 downto 0);
    signal filtersPerPE_V_fu_1551_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal filtersPerPE_V_reg_2347 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal f_limit_V_1_fu_1577_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal f_limit_V_1_reg_2352 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln329_1_fu_1591_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln329_1_reg_2358 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln329_2_fu_1605_p2 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln329_2_reg_2364 : STD_LOGIC_VECTOR (43 downto 0);
    signal trunc_ln186_2_fu_1619_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln186_2_reg_2371 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state37 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state37 : signal is "none";
    signal outMapSizeY_V_fu_1623_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outMapSizeY_V_reg_2376 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln186_3_fu_1629_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln186_3_reg_2382 : STD_LOGIC_VECTOR (4 downto 0);
    signal outMapSizeX_V_fu_1633_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal outMapSizeX_V_reg_2387 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_fu_1645_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_reg_2393 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln329_3_fu_1658_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln329_3_reg_2398 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln329_4_fu_1672_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln329_4_reg_2403 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln1027_4_fu_1678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_4_reg_2408 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_fu_1683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_5_reg_2413 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_fu_1688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1027_6_reg_2418 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_limit_V_1_fu_1723_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal y_limit_V_1_reg_2432 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state38 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state38 : signal is "none";
    signal x_limit_V_1_fu_1737_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal x_limit_V_1_reg_2437 : STD_LOGIC_VECTOR (4 downto 0);
    signal ky_limit_V_fu_1751_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ky_limit_V_reg_2442 : STD_LOGIC_VECTOR (1 downto 0);
    signal kn_limit_fu_1759_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal kn_limit_reg_2447 : STD_LOGIC_VECTOR (31 downto 0);
    signal read_OK_fu_1766_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal read_OK_reg_2452 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_i_i195_fu_1772_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_i_i195_reg_2457 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_i_i72_fu_1782_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i_i72_reg_2462 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i_i41_fu_1792_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i_i41_reg_2467 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i_i_fu_1802_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal sub_i_i_reg_2472 : STD_LOGIC_VECTOR (10 downto 0);
    signal rev_fu_1809_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal rev_reg_2477 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i524_mid1954_fu_1815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i524_mid1954_reg_2482 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_mid1960_fu_1822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notrhs_mid1960_reg_2487 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i531_mid1972_fu_1829_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i531_mid1972_reg_2492 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_mid1986_fu_1835_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_mid1986_reg_2497 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_2_mid11006_fu_1841_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_2_mid11006_reg_2502 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_4_mid11030_fu_1847_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_4_mid11030_reg_2507 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_5_mid11042_fu_1853_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_5_mid11042_reg_2512 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_6_mid11054_fu_1859_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_6_mid11054_reg_2517 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_8_mid11078_fu_1865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_8_mid11078_reg_2522 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_9_mid11090_fu_1871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_9_mid11090_reg_2527 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_10_mid11102_fu_1877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_10_mid11102_reg_2532 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_11_mid11114_fu_1883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_11_mid11114_reg_2537 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_12_mid11126_fu_1889_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_12_mid11126_reg_2542 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_13_mid11138_fu_1895_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_13_mid11138_reg_2547 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_14_mid11150_fu_1901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp243_14_mid11150_reg_2552 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_mid11170_fu_1907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal notlhs_mid11170_reg_2557 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_16_fu_1914_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_16_reg_2562 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_17_fu_1920_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_17_reg_2567 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_18_fu_1925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_18_reg_2572 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_19_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_19_reg_2577 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_20_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_20_reg_2582 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_21_fu_1942_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_21_reg_2587 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_22_fu_1948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_22_reg_2592 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_23_fu_1954_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_23_reg_2597 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_24_fu_1959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_24_reg_2602 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_25_fu_1965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_25_reg_2607 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_26_fu_1971_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_26_reg_2612 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_27_fu_1977_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_27_reg_2617 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_28_fu_1983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_28_reg_2622 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_29_fu_1989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_29_reg_2627 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_30_fu_1995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_30_reg_2632 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_31_fu_2001_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln279_31_reg_2637 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i538_mid11214_fu_2006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i538_mid11214_reg_2642 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i172_mid11224_fu_2013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp_i_i172_mid11224_reg_2647 : STD_LOGIC_VECTOR (0 downto 0);
    signal filter_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_ce0 : STD_LOGIC;
    signal filter_V_we0 : STD_LOGIC;
    signal filter_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_1_ce0 : STD_LOGIC;
    signal filter_V_1_we0 : STD_LOGIC;
    signal filter_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_2_ce0 : STD_LOGIC;
    signal filter_V_2_we0 : STD_LOGIC;
    signal filter_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_3_ce0 : STD_LOGIC;
    signal filter_V_3_we0 : STD_LOGIC;
    signal filter_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_4_ce0 : STD_LOGIC;
    signal filter_V_4_we0 : STD_LOGIC;
    signal filter_V_4_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_5_ce0 : STD_LOGIC;
    signal filter_V_5_we0 : STD_LOGIC;
    signal filter_V_5_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_6_ce0 : STD_LOGIC;
    signal filter_V_6_we0 : STD_LOGIC;
    signal filter_V_6_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_7_ce0 : STD_LOGIC;
    signal filter_V_7_we0 : STD_LOGIC;
    signal filter_V_7_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_8_ce0 : STD_LOGIC;
    signal filter_V_8_we0 : STD_LOGIC;
    signal filter_V_8_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_9_ce0 : STD_LOGIC;
    signal filter_V_9_we0 : STD_LOGIC;
    signal filter_V_9_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_10_ce0 : STD_LOGIC;
    signal filter_V_10_we0 : STD_LOGIC;
    signal filter_V_10_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_11_ce0 : STD_LOGIC;
    signal filter_V_11_we0 : STD_LOGIC;
    signal filter_V_11_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_12_ce0 : STD_LOGIC;
    signal filter_V_12_we0 : STD_LOGIC;
    signal filter_V_12_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_13_ce0 : STD_LOGIC;
    signal filter_V_13_we0 : STD_LOGIC;
    signal filter_V_13_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_14_ce0 : STD_LOGIC;
    signal filter_V_14_we0 : STD_LOGIC;
    signal filter_V_14_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_15_ce0 : STD_LOGIC;
    signal filter_V_15_we0 : STD_LOGIC;
    signal filter_V_15_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_16_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_16_ce0 : STD_LOGIC;
    signal filter_V_16_we0 : STD_LOGIC;
    signal filter_V_16_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_17_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_17_ce0 : STD_LOGIC;
    signal filter_V_17_we0 : STD_LOGIC;
    signal filter_V_17_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_18_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_18_ce0 : STD_LOGIC;
    signal filter_V_18_we0 : STD_LOGIC;
    signal filter_V_18_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_19_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_19_ce0 : STD_LOGIC;
    signal filter_V_19_we0 : STD_LOGIC;
    signal filter_V_19_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_20_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_20_ce0 : STD_LOGIC;
    signal filter_V_20_we0 : STD_LOGIC;
    signal filter_V_20_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_21_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_21_ce0 : STD_LOGIC;
    signal filter_V_21_we0 : STD_LOGIC;
    signal filter_V_21_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_22_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_22_ce0 : STD_LOGIC;
    signal filter_V_22_we0 : STD_LOGIC;
    signal filter_V_22_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_23_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_23_ce0 : STD_LOGIC;
    signal filter_V_23_we0 : STD_LOGIC;
    signal filter_V_23_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_24_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_24_ce0 : STD_LOGIC;
    signal filter_V_24_we0 : STD_LOGIC;
    signal filter_V_24_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_25_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_25_ce0 : STD_LOGIC;
    signal filter_V_25_we0 : STD_LOGIC;
    signal filter_V_25_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_26_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_26_ce0 : STD_LOGIC;
    signal filter_V_26_we0 : STD_LOGIC;
    signal filter_V_26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_27_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_27_ce0 : STD_LOGIC;
    signal filter_V_27_we0 : STD_LOGIC;
    signal filter_V_27_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_28_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_28_ce0 : STD_LOGIC;
    signal filter_V_28_we0 : STD_LOGIC;
    signal filter_V_28_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_29_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_29_ce0 : STD_LOGIC;
    signal filter_V_29_we0 : STD_LOGIC;
    signal filter_V_29_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_30_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_30_ce0 : STD_LOGIC;
    signal filter_V_30_we0 : STD_LOGIC;
    signal filter_V_30_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_31_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_31_ce0 : STD_LOGIC;
    signal filter_V_31_we0 : STD_LOGIC;
    signal filter_V_31_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_32_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_32_ce0 : STD_LOGIC;
    signal filter_V_32_we0 : STD_LOGIC;
    signal filter_V_32_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_33_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_33_ce0 : STD_LOGIC;
    signal filter_V_33_we0 : STD_LOGIC;
    signal filter_V_33_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_34_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_34_ce0 : STD_LOGIC;
    signal filter_V_34_we0 : STD_LOGIC;
    signal filter_V_34_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_35_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_35_ce0 : STD_LOGIC;
    signal filter_V_35_we0 : STD_LOGIC;
    signal filter_V_35_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_36_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_36_ce0 : STD_LOGIC;
    signal filter_V_36_we0 : STD_LOGIC;
    signal filter_V_36_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_37_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_37_ce0 : STD_LOGIC;
    signal filter_V_37_we0 : STD_LOGIC;
    signal filter_V_37_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_38_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_38_ce0 : STD_LOGIC;
    signal filter_V_38_we0 : STD_LOGIC;
    signal filter_V_38_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_39_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_39_ce0 : STD_LOGIC;
    signal filter_V_39_we0 : STD_LOGIC;
    signal filter_V_39_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_40_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_40_ce0 : STD_LOGIC;
    signal filter_V_40_we0 : STD_LOGIC;
    signal filter_V_40_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_41_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_41_ce0 : STD_LOGIC;
    signal filter_V_41_we0 : STD_LOGIC;
    signal filter_V_41_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_42_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_42_ce0 : STD_LOGIC;
    signal filter_V_42_we0 : STD_LOGIC;
    signal filter_V_42_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_43_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_43_ce0 : STD_LOGIC;
    signal filter_V_43_we0 : STD_LOGIC;
    signal filter_V_43_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_44_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_44_ce0 : STD_LOGIC;
    signal filter_V_44_we0 : STD_LOGIC;
    signal filter_V_44_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_45_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_45_ce0 : STD_LOGIC;
    signal filter_V_45_we0 : STD_LOGIC;
    signal filter_V_45_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_46_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_46_ce0 : STD_LOGIC;
    signal filter_V_46_we0 : STD_LOGIC;
    signal filter_V_46_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_47_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_47_ce0 : STD_LOGIC;
    signal filter_V_47_we0 : STD_LOGIC;
    signal filter_V_47_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_48_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_48_ce0 : STD_LOGIC;
    signal filter_V_48_we0 : STD_LOGIC;
    signal filter_V_48_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_49_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_49_ce0 : STD_LOGIC;
    signal filter_V_49_we0 : STD_LOGIC;
    signal filter_V_49_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_50_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_50_ce0 : STD_LOGIC;
    signal filter_V_50_we0 : STD_LOGIC;
    signal filter_V_50_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_51_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_51_ce0 : STD_LOGIC;
    signal filter_V_51_we0 : STD_LOGIC;
    signal filter_V_51_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_52_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_52_ce0 : STD_LOGIC;
    signal filter_V_52_we0 : STD_LOGIC;
    signal filter_V_52_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_53_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_53_ce0 : STD_LOGIC;
    signal filter_V_53_we0 : STD_LOGIC;
    signal filter_V_53_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_54_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_54_ce0 : STD_LOGIC;
    signal filter_V_54_we0 : STD_LOGIC;
    signal filter_V_54_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_55_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_55_ce0 : STD_LOGIC;
    signal filter_V_55_we0 : STD_LOGIC;
    signal filter_V_55_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_56_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_56_ce0 : STD_LOGIC;
    signal filter_V_56_we0 : STD_LOGIC;
    signal filter_V_56_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_57_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_57_ce0 : STD_LOGIC;
    signal filter_V_57_we0 : STD_LOGIC;
    signal filter_V_57_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_58_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_58_ce0 : STD_LOGIC;
    signal filter_V_58_we0 : STD_LOGIC;
    signal filter_V_58_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_59_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_59_ce0 : STD_LOGIC;
    signal filter_V_59_we0 : STD_LOGIC;
    signal filter_V_59_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_60_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_60_ce0 : STD_LOGIC;
    signal filter_V_60_we0 : STD_LOGIC;
    signal filter_V_60_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_61_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_61_ce0 : STD_LOGIC;
    signal filter_V_61_we0 : STD_LOGIC;
    signal filter_V_61_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_62_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_62_ce0 : STD_LOGIC;
    signal filter_V_62_we0 : STD_LOGIC;
    signal filter_V_62_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal filter_V_63_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal filter_V_63_ce0 : STD_LOGIC;
    signal filter_V_63_we0 : STD_LOGIC;
    signal filter_V_63_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputMap_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal inputMap_V_ce0 : STD_LOGIC;
    signal inputMap_V_we0 : STD_LOGIC;
    signal inputMap_V_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal inputMap_V_ce1 : STD_LOGIC;
    signal inputMap_V_q1 : STD_LOGIC_VECTOR (127 downto 0);
    signal bias_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_ce0 : STD_LOGIC;
    signal bias_V_we0 : STD_LOGIC;
    signal bias_V_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_1_ce0 : STD_LOGIC;
    signal bias_V_1_we0 : STD_LOGIC;
    signal bias_V_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_2_ce0 : STD_LOGIC;
    signal bias_V_2_we0 : STD_LOGIC;
    signal bias_V_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_3_ce0 : STD_LOGIC;
    signal bias_V_3_we0 : STD_LOGIC;
    signal bias_V_3_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_4_ce0 : STD_LOGIC;
    signal bias_V_4_we0 : STD_LOGIC;
    signal bias_V_4_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_5_ce0 : STD_LOGIC;
    signal bias_V_5_we0 : STD_LOGIC;
    signal bias_V_5_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_6_ce0 : STD_LOGIC;
    signal bias_V_6_we0 : STD_LOGIC;
    signal bias_V_6_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_7_ce0 : STD_LOGIC;
    signal bias_V_7_we0 : STD_LOGIC;
    signal bias_V_7_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_8_ce0 : STD_LOGIC;
    signal bias_V_8_we0 : STD_LOGIC;
    signal bias_V_8_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_9_ce0 : STD_LOGIC;
    signal bias_V_9_we0 : STD_LOGIC;
    signal bias_V_9_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_10_ce0 : STD_LOGIC;
    signal bias_V_10_we0 : STD_LOGIC;
    signal bias_V_10_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_11_ce0 : STD_LOGIC;
    signal bias_V_11_we0 : STD_LOGIC;
    signal bias_V_11_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_12_ce0 : STD_LOGIC;
    signal bias_V_12_we0 : STD_LOGIC;
    signal bias_V_12_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_13_ce0 : STD_LOGIC;
    signal bias_V_13_we0 : STD_LOGIC;
    signal bias_V_13_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_14_ce0 : STD_LOGIC;
    signal bias_V_14_we0 : STD_LOGIC;
    signal bias_V_14_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal bias_V_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal bias_V_15_ce0 : STD_LOGIC;
    signal bias_V_15_we0 : STD_LOGIC;
    signal bias_V_15_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_done : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_idle : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_ready : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_4_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_4_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_3_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_3_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_2_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_2_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_1_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_1_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_done : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_idle : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_ready : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_strm_in_TREADY : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_done : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_idle : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_ready : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_strm_in_TREADY : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_done : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_idle : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_ready : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_strm_in_TREADY : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_readLines_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_readLines_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_id_save_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_id_save_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_idx_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_idx_out_ap_vld : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_done : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_idle : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_ready : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TREADY : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_signedOp : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_we0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_d0 : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce1 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_ce0 : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_in_TREADY : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TDATA : STD_LOGIC_VECTOR (127 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TVALID : STD_LOGIC;
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TKEEP : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TSTRB : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TLAST : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state30 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state30 : signal is "none";
    signal grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state33 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state33 : signal is "none";
    signal grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start_reg : STD_LOGIC := '0';
    signal grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state39 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state39 : signal is "none";
    signal shl_ln_fu_938_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln298_1_fu_946_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln186_2_fu_972_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal zext_ln186_fu_986_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1000_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1000_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln186_3_fu_1006_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1016_p0 : STD_LOGIC_VECTOR (32 downto 0);
    signal grp_fu_1016_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_36_fu_1050_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_38_fu_1066_p4 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_40_fu_1090_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_40_fu_1090_p4 : STD_LOGIC_VECTOR (30 downto 0);
    signal tmp_41_fu_1106_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_1106_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal tmp_42_fu_1122_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_42_fu_1122_p4 : STD_LOGIC_VECTOR (28 downto 0);
    signal tmp_43_fu_1138_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_1138_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln301_fu_1154_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln301_fu_1167_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln301_1_fu_1172_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal zext_ln301_fu_1182_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln301_2_fu_1192_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal tmp_fu_1159_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln301_1_fu_1186_p2 : STD_LOGIC_VECTOR (26 downto 0);
    signal zext_ln301_1_fu_1202_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal select_ln301_fu_1206_p3 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln1_fu_1218_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln303_fu_1228_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln303_1_fu_1238_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal sub_ln303_fu_1232_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln303_1_fu_1248_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal select_ln303_fu_1252_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln303_fu_1260_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal streamsPerAct_fu_1264_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln301_fu_1214_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal streamsPerWeight_fu_1280_p2 : STD_LOGIC_VECTOR (27 downto 0);
    signal add_ln319_fu_1297_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln319_fu_1310_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln319_2_fu_1315_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal zext_ln319_1_fu_1325_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal trunc_ln319_3_fu_1335_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_35_fu_1302_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln319_1_fu_1329_p2 : STD_LOGIC_VECTOR (28 downto 0);
    signal zext_ln319_2_fu_1345_p1 : STD_LOGIC_VECTOR (28 downto 0);
    signal select_ln319_fu_1349_p3 : STD_LOGIC_VECTOR (28 downto 0);
    signal sext_ln186_1_fu_1290_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln186_4_fu_1357_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln302_fu_1378_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln319_fu_1294_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln302_fu_1378_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln302_fu_1378_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln310_fu_1361_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln239_fu_1400_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal empty_fu_1406_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln239_1_fu_1412_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal select_ln239_fu_1418_p3 : STD_LOGIC_VECTOR (29 downto 0);
    signal sext_ln239_fu_1426_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln239_fu_1430_p1 : STD_LOGIC_VECTOR (32 downto 0);
    signal add_ln239_fu_1434_p2 : STD_LOGIC_VECTOR (32 downto 0);
    signal paddingIters_fu_1480_p0 : STD_LOGIC_VECTOR (29 downto 0);
    signal paddingIters_fu_1480_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln298_fu_1454_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1494_fu_1477_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal readLimit_fu_1492_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln376_fu_1515_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_1520_p4 : STD_LOGIC_VECTOR (27 downto 0);
    signal select_ln376_fu_1530_p3 : STD_LOGIC_VECTOR (27 downto 0);
    signal mul_ln329_fu_1545_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln329_fu_1545_p1 : STD_LOGIC_VECTOR (27 downto 0);
    signal tmp_37_fu_1561_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1027_8_fu_1571_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln228_fu_1556_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln329_1_fu_1591_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln329_1_fu_1591_p1 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln329_2_fu_1605_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln329_2_fu_1605_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_1000_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_1016_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln186_fu_1611_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln186_1_fu_1615_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ret_V_fu_1645_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal ret_V_fu_1645_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal mul_ln329_3_fu_1658_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln329_3_fu_1658_p1 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln329_4_fu_1672_p0 : STD_LOGIC_VECTOR (9 downto 0);
    signal mul_ln329_4_fu_1672_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln1027_fu_1718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln278_fu_1696_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1027_1_fu_1732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln214_fu_1701_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1027_3_fu_1746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1496_fu_1693_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal filtersPerPE_V_cast859_fu_1779_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal outMapSizeX_V_cast860_fu_1789_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal outMapSizeY_V_cast861_fu_1799_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_2020_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1000_ap_start : STD_LOGIC;
    signal grp_fu_1000_ap_done : STD_LOGIC;
    signal grp_fu_1000_ce : STD_LOGIC;
    signal ap_block_state30_on_subcall_done : BOOLEAN;
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal grp_fu_1016_ap_start : STD_LOGIC;
    signal grp_fu_1016_ap_done : STD_LOGIC;
    signal grp_fu_1016_ce : STD_LOGIC;
    signal grp_fu_2020_ce : STD_LOGIC;
    signal regslice_both_strm_out_V_data_V_U_apdone_blk : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (39 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal regslice_both_strm_in_V_data_V_U_apdone_blk : STD_LOGIC;
    signal strm_in_TDATA_int_regslice : STD_LOGIC_VECTOR (127 downto 0);
    signal strm_in_TVALID_int_regslice : STD_LOGIC;
    signal strm_in_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_strm_in_V_data_V_U_ack_in : STD_LOGIC;
    signal regslice_both_strm_in_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal strm_in_TKEEP_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal regslice_both_strm_in_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_strm_in_V_keep_V_U_ack_in : STD_LOGIC;
    signal regslice_both_strm_in_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal strm_in_TSTRB_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal regslice_both_strm_in_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_strm_in_V_strb_V_U_ack_in : STD_LOGIC;
    signal regslice_both_strm_in_V_last_V_U_apdone_blk : STD_LOGIC;
    signal strm_in_TLAST_int_regslice : STD_LOGIC_VECTOR (0 downto 0);
    signal regslice_both_strm_in_V_last_V_U_vld_out : STD_LOGIC;
    signal regslice_both_strm_in_V_last_V_U_ack_in : STD_LOGIC;
    signal strm_out_TVALID_int_regslice : STD_LOGIC;
    signal strm_out_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_strm_out_V_data_V_U_vld_out : STD_LOGIC;
    signal regslice_both_strm_out_V_keep_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_strm_out_V_keep_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_strm_out_V_keep_V_U_vld_out : STD_LOGIC;
    signal regslice_both_strm_out_V_strb_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_strm_out_V_strb_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_strm_out_V_strb_V_U_vld_out : STD_LOGIC;
    signal regslice_both_strm_out_V_last_V_U_apdone_blk : STD_LOGIC;
    signal regslice_both_strm_out_V_last_V_U_ack_in_dummy : STD_LOGIC;
    signal regslice_both_strm_out_V_last_V_U_vld_out : STD_LOGIC;
    signal grp_fu_2020_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln329_1_fu_1591_p00 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln329_1_fu_1591_p10 : STD_LOGIC_VECTOR (33 downto 0);
    signal mul_ln329_2_fu_1605_p00 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln329_2_fu_1605_p10 : STD_LOGIC_VECTOR (43 downto 0);
    signal mul_ln329_3_fu_1658_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln329_3_fu_1658_p10 : STD_LOGIC_VECTOR (53 downto 0);
    signal mul_ln329_4_fu_1672_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln329_4_fu_1672_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln329_fu_1545_p00 : STD_LOGIC_VECTOR (30 downto 0);
    signal mul_ln329_fu_1545_p10 : STD_LOGIC_VECTOR (30 downto 0);
    signal ret_V_fu_1645_p00 : STD_LOGIC_VECTOR (33 downto 0);
    signal ret_V_fu_1645_p10 : STD_LOGIC_VECTOR (33 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        streamsPerInputLine : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_4_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_4_out_ap_vld : OUT STD_LOGIC;
        inputMapLineAddr_3_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_3_out_ap_vld : OUT STD_LOGIC;
        inputMapLineAddr_2_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_2_out_ap_vld : OUT STD_LOGIC;
        inputMapLineAddr_1_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_1_out_ap_vld : OUT STD_LOGIC;
        inputMapLineAddr_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_out_ap_vld : OUT STD_LOGIC );
    end component;


    component conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strm_in_TVALID : IN STD_LOGIC;
        zext_ln276 : IN STD_LOGIC_VECTOR (36 downto 0);
        zext_ln239 : IN STD_LOGIC_VECTOR (29 downto 0);
        bias_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_15_ce0 : OUT STD_LOGIC;
        bias_V_15_we0 : OUT STD_LOGIC;
        bias_V_15_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_14_ce0 : OUT STD_LOGIC;
        bias_V_14_we0 : OUT STD_LOGIC;
        bias_V_14_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_13_ce0 : OUT STD_LOGIC;
        bias_V_13_we0 : OUT STD_LOGIC;
        bias_V_13_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_12_ce0 : OUT STD_LOGIC;
        bias_V_12_we0 : OUT STD_LOGIC;
        bias_V_12_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_11_ce0 : OUT STD_LOGIC;
        bias_V_11_we0 : OUT STD_LOGIC;
        bias_V_11_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_10_ce0 : OUT STD_LOGIC;
        bias_V_10_we0 : OUT STD_LOGIC;
        bias_V_10_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_9_ce0 : OUT STD_LOGIC;
        bias_V_9_we0 : OUT STD_LOGIC;
        bias_V_9_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_8_ce0 : OUT STD_LOGIC;
        bias_V_8_we0 : OUT STD_LOGIC;
        bias_V_8_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_7_ce0 : OUT STD_LOGIC;
        bias_V_7_we0 : OUT STD_LOGIC;
        bias_V_7_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_6_ce0 : OUT STD_LOGIC;
        bias_V_6_we0 : OUT STD_LOGIC;
        bias_V_6_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_5_ce0 : OUT STD_LOGIC;
        bias_V_5_we0 : OUT STD_LOGIC;
        bias_V_5_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_4_ce0 : OUT STD_LOGIC;
        bias_V_4_we0 : OUT STD_LOGIC;
        bias_V_4_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_3_ce0 : OUT STD_LOGIC;
        bias_V_3_we0 : OUT STD_LOGIC;
        bias_V_3_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_2_ce0 : OUT STD_LOGIC;
        bias_V_2_we0 : OUT STD_LOGIC;
        bias_V_2_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_1_ce0 : OUT STD_LOGIC;
        bias_V_1_we0 : OUT STD_LOGIC;
        bias_V_1_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        bias_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_ce0 : OUT STD_LOGIC;
        bias_V_we0 : OUT STD_LOGIC;
        bias_V_d0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        strm_in_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        strm_in_TREADY : OUT STD_LOGIC;
        strm_in_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strm_in_TVALID : IN STD_LOGIC;
        sext_ln190 : IN STD_LOGIC_VECTOR (29 downto 0);
        totalWeightStreams : IN STD_LOGIC_VECTOR (31 downto 0);
        streamsPerFilter : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_2_ce0 : OUT STD_LOGIC;
        filter_V_2_we0 : OUT STD_LOGIC;
        filter_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_3_ce0 : OUT STD_LOGIC;
        filter_V_3_we0 : OUT STD_LOGIC;
        filter_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_ce0 : OUT STD_LOGIC;
        filter_V_we0 : OUT STD_LOGIC;
        filter_V_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_63_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_63_ce0 : OUT STD_LOGIC;
        filter_V_63_we0 : OUT STD_LOGIC;
        filter_V_63_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_62_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_62_ce0 : OUT STD_LOGIC;
        filter_V_62_we0 : OUT STD_LOGIC;
        filter_V_62_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_61_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_61_ce0 : OUT STD_LOGIC;
        filter_V_61_we0 : OUT STD_LOGIC;
        filter_V_61_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_60_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_60_ce0 : OUT STD_LOGIC;
        filter_V_60_we0 : OUT STD_LOGIC;
        filter_V_60_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_59_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_59_ce0 : OUT STD_LOGIC;
        filter_V_59_we0 : OUT STD_LOGIC;
        filter_V_59_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_58_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_58_ce0 : OUT STD_LOGIC;
        filter_V_58_we0 : OUT STD_LOGIC;
        filter_V_58_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_57_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_57_ce0 : OUT STD_LOGIC;
        filter_V_57_we0 : OUT STD_LOGIC;
        filter_V_57_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_56_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_56_ce0 : OUT STD_LOGIC;
        filter_V_56_we0 : OUT STD_LOGIC;
        filter_V_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_55_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_55_ce0 : OUT STD_LOGIC;
        filter_V_55_we0 : OUT STD_LOGIC;
        filter_V_55_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_54_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_54_ce0 : OUT STD_LOGIC;
        filter_V_54_we0 : OUT STD_LOGIC;
        filter_V_54_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_53_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_53_ce0 : OUT STD_LOGIC;
        filter_V_53_we0 : OUT STD_LOGIC;
        filter_V_53_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_52_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_52_ce0 : OUT STD_LOGIC;
        filter_V_52_we0 : OUT STD_LOGIC;
        filter_V_52_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_51_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_51_ce0 : OUT STD_LOGIC;
        filter_V_51_we0 : OUT STD_LOGIC;
        filter_V_51_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_50_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_50_ce0 : OUT STD_LOGIC;
        filter_V_50_we0 : OUT STD_LOGIC;
        filter_V_50_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_49_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_49_ce0 : OUT STD_LOGIC;
        filter_V_49_we0 : OUT STD_LOGIC;
        filter_V_49_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_48_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_48_ce0 : OUT STD_LOGIC;
        filter_V_48_we0 : OUT STD_LOGIC;
        filter_V_48_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_47_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_47_ce0 : OUT STD_LOGIC;
        filter_V_47_we0 : OUT STD_LOGIC;
        filter_V_47_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_46_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_46_ce0 : OUT STD_LOGIC;
        filter_V_46_we0 : OUT STD_LOGIC;
        filter_V_46_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_45_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_45_ce0 : OUT STD_LOGIC;
        filter_V_45_we0 : OUT STD_LOGIC;
        filter_V_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_44_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_44_ce0 : OUT STD_LOGIC;
        filter_V_44_we0 : OUT STD_LOGIC;
        filter_V_44_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_43_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_43_ce0 : OUT STD_LOGIC;
        filter_V_43_we0 : OUT STD_LOGIC;
        filter_V_43_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_42_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_42_ce0 : OUT STD_LOGIC;
        filter_V_42_we0 : OUT STD_LOGIC;
        filter_V_42_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_41_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_41_ce0 : OUT STD_LOGIC;
        filter_V_41_we0 : OUT STD_LOGIC;
        filter_V_41_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_40_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_40_ce0 : OUT STD_LOGIC;
        filter_V_40_we0 : OUT STD_LOGIC;
        filter_V_40_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_39_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_39_ce0 : OUT STD_LOGIC;
        filter_V_39_we0 : OUT STD_LOGIC;
        filter_V_39_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_38_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_38_ce0 : OUT STD_LOGIC;
        filter_V_38_we0 : OUT STD_LOGIC;
        filter_V_38_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_37_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_37_ce0 : OUT STD_LOGIC;
        filter_V_37_we0 : OUT STD_LOGIC;
        filter_V_37_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_36_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_36_ce0 : OUT STD_LOGIC;
        filter_V_36_we0 : OUT STD_LOGIC;
        filter_V_36_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_35_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_35_ce0 : OUT STD_LOGIC;
        filter_V_35_we0 : OUT STD_LOGIC;
        filter_V_35_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_34_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_34_ce0 : OUT STD_LOGIC;
        filter_V_34_we0 : OUT STD_LOGIC;
        filter_V_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_33_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_33_ce0 : OUT STD_LOGIC;
        filter_V_33_we0 : OUT STD_LOGIC;
        filter_V_33_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_32_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_32_ce0 : OUT STD_LOGIC;
        filter_V_32_we0 : OUT STD_LOGIC;
        filter_V_32_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_31_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_31_ce0 : OUT STD_LOGIC;
        filter_V_31_we0 : OUT STD_LOGIC;
        filter_V_31_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_30_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_30_ce0 : OUT STD_LOGIC;
        filter_V_30_we0 : OUT STD_LOGIC;
        filter_V_30_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_29_ce0 : OUT STD_LOGIC;
        filter_V_29_we0 : OUT STD_LOGIC;
        filter_V_29_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_28_ce0 : OUT STD_LOGIC;
        filter_V_28_we0 : OUT STD_LOGIC;
        filter_V_28_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_27_ce0 : OUT STD_LOGIC;
        filter_V_27_we0 : OUT STD_LOGIC;
        filter_V_27_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_26_ce0 : OUT STD_LOGIC;
        filter_V_26_we0 : OUT STD_LOGIC;
        filter_V_26_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_25_ce0 : OUT STD_LOGIC;
        filter_V_25_we0 : OUT STD_LOGIC;
        filter_V_25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_24_ce0 : OUT STD_LOGIC;
        filter_V_24_we0 : OUT STD_LOGIC;
        filter_V_24_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_23_ce0 : OUT STD_LOGIC;
        filter_V_23_we0 : OUT STD_LOGIC;
        filter_V_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_22_ce0 : OUT STD_LOGIC;
        filter_V_22_we0 : OUT STD_LOGIC;
        filter_V_22_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_21_ce0 : OUT STD_LOGIC;
        filter_V_21_we0 : OUT STD_LOGIC;
        filter_V_21_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_20_ce0 : OUT STD_LOGIC;
        filter_V_20_we0 : OUT STD_LOGIC;
        filter_V_20_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_19_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_19_ce0 : OUT STD_LOGIC;
        filter_V_19_we0 : OUT STD_LOGIC;
        filter_V_19_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_18_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_18_ce0 : OUT STD_LOGIC;
        filter_V_18_we0 : OUT STD_LOGIC;
        filter_V_18_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_17_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_17_ce0 : OUT STD_LOGIC;
        filter_V_17_we0 : OUT STD_LOGIC;
        filter_V_17_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_16_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_16_ce0 : OUT STD_LOGIC;
        filter_V_16_we0 : OUT STD_LOGIC;
        filter_V_16_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_15_ce0 : OUT STD_LOGIC;
        filter_V_15_we0 : OUT STD_LOGIC;
        filter_V_15_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_14_ce0 : OUT STD_LOGIC;
        filter_V_14_we0 : OUT STD_LOGIC;
        filter_V_14_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_13_ce0 : OUT STD_LOGIC;
        filter_V_13_we0 : OUT STD_LOGIC;
        filter_V_13_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_12_ce0 : OUT STD_LOGIC;
        filter_V_12_we0 : OUT STD_LOGIC;
        filter_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_11_ce0 : OUT STD_LOGIC;
        filter_V_11_we0 : OUT STD_LOGIC;
        filter_V_11_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_10_ce0 : OUT STD_LOGIC;
        filter_V_10_we0 : OUT STD_LOGIC;
        filter_V_10_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_9_ce0 : OUT STD_LOGIC;
        filter_V_9_we0 : OUT STD_LOGIC;
        filter_V_9_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_8_ce0 : OUT STD_LOGIC;
        filter_V_8_we0 : OUT STD_LOGIC;
        filter_V_8_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_7_ce0 : OUT STD_LOGIC;
        filter_V_7_we0 : OUT STD_LOGIC;
        filter_V_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_6_ce0 : OUT STD_LOGIC;
        filter_V_6_we0 : OUT STD_LOGIC;
        filter_V_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_5_ce0 : OUT STD_LOGIC;
        filter_V_5_we0 : OUT STD_LOGIC;
        filter_V_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_4_ce0 : OUT STD_LOGIC;
        filter_V_4_we0 : OUT STD_LOGIC;
        filter_V_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        filter_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_1_ce0 : OUT STD_LOGIC;
        filter_V_1_we0 : OUT STD_LOGIC;
        filter_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        strm_in_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        strm_in_TREADY : OUT STD_LOGIC;
        strm_in_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv_w2_conv_w2_Pipeline_ReadActivationsLOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strm_in_TVALID : IN STD_LOGIC;
        inputMapLineAddr_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        readLimit : IN STD_LOGIC_VECTOR (31 downto 0);
        streamsPerInputLine : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMap_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inputMap_V_ce0 : OUT STD_LOGIC;
        inputMap_V_we0 : OUT STD_LOGIC;
        inputMap_V_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        zext_ln298 : IN STD_LOGIC_VECTOR (2 downto 0);
        paddingIters : IN STD_LOGIC_VECTOR (31 downto 0);
        xPadUpperLimit : IN STD_LOGIC_VECTOR (31 downto 0);
        yPadUpperLimit : IN STD_LOGIC_VECTOR (31 downto 0);
        strm_in_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        strm_in_TREADY : OUT STD_LOGIC;
        strm_in_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        readLines_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        readLines_out_ap_vld : OUT STD_LOGIC;
        id_save_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        id_save_out_ap_vld : OUT STD_LOGIC;
        idx_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        idx_out_ap_vld : OUT STD_LOGIC );
    end component;


    component conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        strm_in_TVALID : IN STD_LOGIC;
        strm_out_TREADY : IN STD_LOGIC;
        read_OK : IN STD_LOGIC_VECTOR (0 downto 0);
        readLines_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        id_save_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        y_limit_V_1_cast : IN STD_LOGIC_VECTOR (4 downto 0);
        stride_V_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        sub_i_i : IN STD_LOGIC_VECTOR (10 downto 0);
        x_limit_V_1_cast : IN STD_LOGIC_VECTOR (4 downto 0);
        sub_i_i41 : IN STD_LOGIC_VECTOR (10 downto 0);
        zext_ln376 : IN STD_LOGIC_VECTOR (5 downto 0);
        zext_ln319_1 : IN STD_LOGIC_VECTOR (2 downto 0);
        numFilters : IN STD_LOGIC_VECTOR (31 downto 0);
        sub_i_i72 : IN STD_LOGIC_VECTOR (10 downto 0);
        signedOp : IN STD_LOGIC;
        ky_limit_V_cast : IN STD_LOGIC_VECTOR (1 downto 0);
        sub_i_i195 : IN STD_LOGIC_VECTOR (3 downto 0);
        zext_ln319 : IN STD_LOGIC_VECTOR (2 downto 0);
        sext_ln190 : IN STD_LOGIC_VECTOR (29 downto 0);
        mul_ln329_4 : IN STD_LOGIC_VECTOR (63 downto 0);
        mul_ln329_3 : IN STD_LOGIC_VECTOR (53 downto 0);
        cmp_i_i524_mid1954 : IN STD_LOGIC_VECTOR (0 downto 0);
        notrhs_mid1960 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i_i531_mid1972 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_mid1986 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_1_mid1994 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_2_mid11006 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_3_mid11018 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_4_mid11030 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_5_mid11042 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_6_mid11054 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_7_mid11066 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_8_mid11078 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_9_mid11090 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_10_mid11102 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_11_mid11114 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_12_mid11126 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_13_mid11138 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_14_mid11150 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp243_15_mid11162 : IN STD_LOGIC_VECTOR (0 downto 0);
        notlhs_mid11170 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_16 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_17 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_18 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_19 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_20 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_21 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_22 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_23 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_24 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_25 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_26 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_27 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_28 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_29 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_30 : IN STD_LOGIC_VECTOR (0 downto 0);
        and_ln279_31 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i_i538_mid11214 : IN STD_LOGIC_VECTOR (0 downto 0);
        cmp_i_i172_mid11224 : IN STD_LOGIC_VECTOR (0 downto 0);
        numKernels : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (0 downto 0);
        mul_ln329 : IN STD_LOGIC_VECTOR (30 downto 0);
        icmp_ln1027_4 : IN STD_LOGIC_VECTOR (0 downto 0);
        mul_ln329_1 : IN STD_LOGIC_VECTOR (33 downto 0);
        icmp_ln1027_5 : IN STD_LOGIC_VECTOR (0 downto 0);
        mul_ln329_2 : IN STD_LOGIC_VECTOR (43 downto 0);
        icmp_ln1027_6 : IN STD_LOGIC_VECTOR (0 downto 0);
        kn_limit : IN STD_LOGIC_VECTOR (31 downto 0);
        bias_V_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_ce0 : OUT STD_LOGIC;
        bias_V_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        biasScale_V_cast : IN STD_LOGIC_VECTOR (3 downto 0);
        bias_V_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_1_ce0 : OUT STD_LOGIC;
        bias_V_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_2_ce0 : OUT STD_LOGIC;
        bias_V_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_3_ce0 : OUT STD_LOGIC;
        bias_V_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_4_ce0 : OUT STD_LOGIC;
        bias_V_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_5_ce0 : OUT STD_LOGIC;
        bias_V_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_6_ce0 : OUT STD_LOGIC;
        bias_V_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_7_ce0 : OUT STD_LOGIC;
        bias_V_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_8_ce0 : OUT STD_LOGIC;
        bias_V_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_9_ce0 : OUT STD_LOGIC;
        bias_V_9_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_10_ce0 : OUT STD_LOGIC;
        bias_V_10_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_11_ce0 : OUT STD_LOGIC;
        bias_V_11_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_12_ce0 : OUT STD_LOGIC;
        bias_V_12_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_13_ce0 : OUT STD_LOGIC;
        bias_V_13_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_14_ce0 : OUT STD_LOGIC;
        bias_V_14_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        bias_V_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_V_15_ce0 : OUT STD_LOGIC;
        bias_V_15_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
        inputMap_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inputMap_V_ce0 : OUT STD_LOGIC;
        inputMap_V_we0 : OUT STD_LOGIC;
        inputMap_V_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
        inputMap_V_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        inputMap_V_ce1 : OUT STD_LOGIC;
        inputMap_V_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        filter_V_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_ce0 : OUT STD_LOGIC;
        filter_V_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_1_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_1_ce0 : OUT STD_LOGIC;
        filter_V_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_2_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_2_ce0 : OUT STD_LOGIC;
        filter_V_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_3_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_3_ce0 : OUT STD_LOGIC;
        filter_V_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_4_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_4_ce0 : OUT STD_LOGIC;
        filter_V_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_5_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_5_ce0 : OUT STD_LOGIC;
        filter_V_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_6_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_6_ce0 : OUT STD_LOGIC;
        filter_V_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_7_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_7_ce0 : OUT STD_LOGIC;
        filter_V_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_8_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_8_ce0 : OUT STD_LOGIC;
        filter_V_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_9_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_9_ce0 : OUT STD_LOGIC;
        filter_V_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_10_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_10_ce0 : OUT STD_LOGIC;
        filter_V_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_11_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_11_ce0 : OUT STD_LOGIC;
        filter_V_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_12_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_12_ce0 : OUT STD_LOGIC;
        filter_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_13_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_13_ce0 : OUT STD_LOGIC;
        filter_V_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_14_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_14_ce0 : OUT STD_LOGIC;
        filter_V_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_15_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_15_ce0 : OUT STD_LOGIC;
        filter_V_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_16_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_16_ce0 : OUT STD_LOGIC;
        filter_V_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_17_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_17_ce0 : OUT STD_LOGIC;
        filter_V_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_18_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_18_ce0 : OUT STD_LOGIC;
        filter_V_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_19_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_19_ce0 : OUT STD_LOGIC;
        filter_V_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_20_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_20_ce0 : OUT STD_LOGIC;
        filter_V_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_21_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_21_ce0 : OUT STD_LOGIC;
        filter_V_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_22_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_22_ce0 : OUT STD_LOGIC;
        filter_V_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_23_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_23_ce0 : OUT STD_LOGIC;
        filter_V_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_24_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_24_ce0 : OUT STD_LOGIC;
        filter_V_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_25_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_25_ce0 : OUT STD_LOGIC;
        filter_V_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_26_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_26_ce0 : OUT STD_LOGIC;
        filter_V_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_27_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_27_ce0 : OUT STD_LOGIC;
        filter_V_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_28_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_28_ce0 : OUT STD_LOGIC;
        filter_V_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_29_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_29_ce0 : OUT STD_LOGIC;
        filter_V_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_30_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_30_ce0 : OUT STD_LOGIC;
        filter_V_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_31_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_31_ce0 : OUT STD_LOGIC;
        filter_V_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_32_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_32_ce0 : OUT STD_LOGIC;
        filter_V_32_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_33_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_33_ce0 : OUT STD_LOGIC;
        filter_V_33_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_34_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_34_ce0 : OUT STD_LOGIC;
        filter_V_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_35_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_35_ce0 : OUT STD_LOGIC;
        filter_V_35_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_36_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_36_ce0 : OUT STD_LOGIC;
        filter_V_36_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_37_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_37_ce0 : OUT STD_LOGIC;
        filter_V_37_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_38_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_38_ce0 : OUT STD_LOGIC;
        filter_V_38_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_39_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_39_ce0 : OUT STD_LOGIC;
        filter_V_39_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_40_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_40_ce0 : OUT STD_LOGIC;
        filter_V_40_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_41_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_41_ce0 : OUT STD_LOGIC;
        filter_V_41_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_42_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_42_ce0 : OUT STD_LOGIC;
        filter_V_42_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_43_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_43_ce0 : OUT STD_LOGIC;
        filter_V_43_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_44_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_44_ce0 : OUT STD_LOGIC;
        filter_V_44_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_45_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_45_ce0 : OUT STD_LOGIC;
        filter_V_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_46_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_46_ce0 : OUT STD_LOGIC;
        filter_V_46_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_47_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_47_ce0 : OUT STD_LOGIC;
        filter_V_47_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_48_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_48_ce0 : OUT STD_LOGIC;
        filter_V_48_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_49_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_49_ce0 : OUT STD_LOGIC;
        filter_V_49_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_50_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_50_ce0 : OUT STD_LOGIC;
        filter_V_50_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_51_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_51_ce0 : OUT STD_LOGIC;
        filter_V_51_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_52_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_52_ce0 : OUT STD_LOGIC;
        filter_V_52_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_53_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_53_ce0 : OUT STD_LOGIC;
        filter_V_53_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_54_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_54_ce0 : OUT STD_LOGIC;
        filter_V_54_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_55_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_55_ce0 : OUT STD_LOGIC;
        filter_V_55_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_56_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_56_ce0 : OUT STD_LOGIC;
        filter_V_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_57_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_57_ce0 : OUT STD_LOGIC;
        filter_V_57_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_58_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_58_ce0 : OUT STD_LOGIC;
        filter_V_58_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_59_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_59_ce0 : OUT STD_LOGIC;
        filter_V_59_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_60_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_60_ce0 : OUT STD_LOGIC;
        filter_V_60_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_61_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_61_ce0 : OUT STD_LOGIC;
        filter_V_61_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_62_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_62_ce0 : OUT STD_LOGIC;
        filter_V_62_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        filter_V_63_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        filter_V_63_ce0 : OUT STD_LOGIC;
        filter_V_63_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapSizeY_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_2_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_3_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        inputMapLineAddr_4_reload : IN STD_LOGIC_VECTOR (31 downto 0);
        zext_ln1494_1 : IN STD_LOGIC_VECTOR (1 downto 0);
        streamsPerInputLine : IN STD_LOGIC_VECTOR (31 downto 0);
        ret_V : IN STD_LOGIC_VECTOR (33 downto 0);
        zext_ln298 : IN STD_LOGIC_VECTOR (2 downto 0);
        paddingIters : IN STD_LOGIC_VECTOR (31 downto 0);
        xPadUpperLimit : IN STD_LOGIC_VECTOR (31 downto 0);
        yPadUpperLimit : IN STD_LOGIC_VECTOR (31 downto 0);
        strm_in_TDATA : IN STD_LOGIC_VECTOR (127 downto 0);
        strm_in_TREADY : OUT STD_LOGIC;
        strm_in_TKEEP : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TSTRB : IN STD_LOGIC_VECTOR (15 downto 0);
        strm_in_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
        tobool10_not : IN STD_LOGIC_VECTOR (0 downto 0);
        conv_i_i125 : IN STD_LOGIC_VECTOR (2 downto 0);
        strm_out_TDATA : OUT STD_LOGIC_VECTOR (127 downto 0);
        strm_out_TVALID : OUT STD_LOGIC;
        strm_out_TKEEP : OUT STD_LOGIC_VECTOR (15 downto 0);
        strm_out_TSTRB : OUT STD_LOGIC_VECTOR (15 downto 0);
        strm_out_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component conv_w2_sdiv_33ns_3ns_10_37_seq_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        start : IN STD_LOGIC;
        done : OUT STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (32 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (9 downto 0) );
    end component;


    component conv_w2_mul_30s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_w2_mul_3ns_3ns_6_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (5 downto 0) );
    end component;


    component conv_w2_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_w2_mul_30s_3ns_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_w2_mul_3ns_28ns_31_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        dout : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component conv_w2_mul_3ns_31ns_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (30 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component conv_w2_mul_10ns_34ns_44_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (33 downto 0);
        dout : OUT STD_LOGIC_VECTOR (43 downto 0) );
    end component;


    component conv_w2_mul_32ns_2ns_34_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (33 downto 0) );
    end component;


    component conv_w2_mul_10ns_44ns_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (43 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component conv_w2_mul_10ns_54ns_64_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (9 downto 0);
        din1 : IN STD_LOGIC_VECTOR (53 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component conv_w2_mul_mul_6ns_28s_32_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (27 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_w2_filter_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component conv_w2_inputMap_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (127 downto 0);
        address1 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (127 downto 0) );
    end component;


    component conv_w2_bias_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component conv_w2_BUS1_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        numFilters : OUT STD_LOGIC_VECTOR (31 downto 0);
        numKernels : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputMapSizeX : OUT STD_LOGIC_VECTOR (31 downto 0);
        inputMapSizeY : OUT STD_LOGIC_VECTOR (31 downto 0);
        ctrl : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component conv_w2_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    filter_V_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_address0,
        ce0 => filter_V_ce0,
        we0 => filter_V_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_d0,
        q0 => filter_V_q0);

    filter_V_1_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_1_address0,
        ce0 => filter_V_1_ce0,
        we0 => filter_V_1_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_d0,
        q0 => filter_V_1_q0);

    filter_V_2_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_2_address0,
        ce0 => filter_V_2_ce0,
        we0 => filter_V_2_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_d0,
        q0 => filter_V_2_q0);

    filter_V_3_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_3_address0,
        ce0 => filter_V_3_ce0,
        we0 => filter_V_3_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_d0,
        q0 => filter_V_3_q0);

    filter_V_4_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_4_address0,
        ce0 => filter_V_4_ce0,
        we0 => filter_V_4_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_d0,
        q0 => filter_V_4_q0);

    filter_V_5_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_5_address0,
        ce0 => filter_V_5_ce0,
        we0 => filter_V_5_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_d0,
        q0 => filter_V_5_q0);

    filter_V_6_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_6_address0,
        ce0 => filter_V_6_ce0,
        we0 => filter_V_6_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_d0,
        q0 => filter_V_6_q0);

    filter_V_7_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_7_address0,
        ce0 => filter_V_7_ce0,
        we0 => filter_V_7_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_d0,
        q0 => filter_V_7_q0);

    filter_V_8_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_8_address0,
        ce0 => filter_V_8_ce0,
        we0 => filter_V_8_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_d0,
        q0 => filter_V_8_q0);

    filter_V_9_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_9_address0,
        ce0 => filter_V_9_ce0,
        we0 => filter_V_9_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_d0,
        q0 => filter_V_9_q0);

    filter_V_10_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_10_address0,
        ce0 => filter_V_10_ce0,
        we0 => filter_V_10_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_d0,
        q0 => filter_V_10_q0);

    filter_V_11_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_11_address0,
        ce0 => filter_V_11_ce0,
        we0 => filter_V_11_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_d0,
        q0 => filter_V_11_q0);

    filter_V_12_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_12_address0,
        ce0 => filter_V_12_ce0,
        we0 => filter_V_12_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_d0,
        q0 => filter_V_12_q0);

    filter_V_13_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_13_address0,
        ce0 => filter_V_13_ce0,
        we0 => filter_V_13_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_d0,
        q0 => filter_V_13_q0);

    filter_V_14_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_14_address0,
        ce0 => filter_V_14_ce0,
        we0 => filter_V_14_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_d0,
        q0 => filter_V_14_q0);

    filter_V_15_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_15_address0,
        ce0 => filter_V_15_ce0,
        we0 => filter_V_15_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_d0,
        q0 => filter_V_15_q0);

    filter_V_16_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_16_address0,
        ce0 => filter_V_16_ce0,
        we0 => filter_V_16_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_d0,
        q0 => filter_V_16_q0);

    filter_V_17_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_17_address0,
        ce0 => filter_V_17_ce0,
        we0 => filter_V_17_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_d0,
        q0 => filter_V_17_q0);

    filter_V_18_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_18_address0,
        ce0 => filter_V_18_ce0,
        we0 => filter_V_18_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_d0,
        q0 => filter_V_18_q0);

    filter_V_19_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_19_address0,
        ce0 => filter_V_19_ce0,
        we0 => filter_V_19_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_d0,
        q0 => filter_V_19_q0);

    filter_V_20_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_20_address0,
        ce0 => filter_V_20_ce0,
        we0 => filter_V_20_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_d0,
        q0 => filter_V_20_q0);

    filter_V_21_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_21_address0,
        ce0 => filter_V_21_ce0,
        we0 => filter_V_21_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_d0,
        q0 => filter_V_21_q0);

    filter_V_22_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_22_address0,
        ce0 => filter_V_22_ce0,
        we0 => filter_V_22_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_d0,
        q0 => filter_V_22_q0);

    filter_V_23_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_23_address0,
        ce0 => filter_V_23_ce0,
        we0 => filter_V_23_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_d0,
        q0 => filter_V_23_q0);

    filter_V_24_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_24_address0,
        ce0 => filter_V_24_ce0,
        we0 => filter_V_24_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_d0,
        q0 => filter_V_24_q0);

    filter_V_25_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_25_address0,
        ce0 => filter_V_25_ce0,
        we0 => filter_V_25_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_d0,
        q0 => filter_V_25_q0);

    filter_V_26_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_26_address0,
        ce0 => filter_V_26_ce0,
        we0 => filter_V_26_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_d0,
        q0 => filter_V_26_q0);

    filter_V_27_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_27_address0,
        ce0 => filter_V_27_ce0,
        we0 => filter_V_27_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_d0,
        q0 => filter_V_27_q0);

    filter_V_28_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_28_address0,
        ce0 => filter_V_28_ce0,
        we0 => filter_V_28_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_d0,
        q0 => filter_V_28_q0);

    filter_V_29_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_29_address0,
        ce0 => filter_V_29_ce0,
        we0 => filter_V_29_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_d0,
        q0 => filter_V_29_q0);

    filter_V_30_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_30_address0,
        ce0 => filter_V_30_ce0,
        we0 => filter_V_30_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_d0,
        q0 => filter_V_30_q0);

    filter_V_31_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_31_address0,
        ce0 => filter_V_31_ce0,
        we0 => filter_V_31_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_d0,
        q0 => filter_V_31_q0);

    filter_V_32_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_32_address0,
        ce0 => filter_V_32_ce0,
        we0 => filter_V_32_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_d0,
        q0 => filter_V_32_q0);

    filter_V_33_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_33_address0,
        ce0 => filter_V_33_ce0,
        we0 => filter_V_33_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_d0,
        q0 => filter_V_33_q0);

    filter_V_34_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_34_address0,
        ce0 => filter_V_34_ce0,
        we0 => filter_V_34_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_d0,
        q0 => filter_V_34_q0);

    filter_V_35_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_35_address0,
        ce0 => filter_V_35_ce0,
        we0 => filter_V_35_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_d0,
        q0 => filter_V_35_q0);

    filter_V_36_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_36_address0,
        ce0 => filter_V_36_ce0,
        we0 => filter_V_36_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_d0,
        q0 => filter_V_36_q0);

    filter_V_37_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_37_address0,
        ce0 => filter_V_37_ce0,
        we0 => filter_V_37_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_d0,
        q0 => filter_V_37_q0);

    filter_V_38_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_38_address0,
        ce0 => filter_V_38_ce0,
        we0 => filter_V_38_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_d0,
        q0 => filter_V_38_q0);

    filter_V_39_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_39_address0,
        ce0 => filter_V_39_ce0,
        we0 => filter_V_39_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_d0,
        q0 => filter_V_39_q0);

    filter_V_40_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_40_address0,
        ce0 => filter_V_40_ce0,
        we0 => filter_V_40_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_d0,
        q0 => filter_V_40_q0);

    filter_V_41_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_41_address0,
        ce0 => filter_V_41_ce0,
        we0 => filter_V_41_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_d0,
        q0 => filter_V_41_q0);

    filter_V_42_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_42_address0,
        ce0 => filter_V_42_ce0,
        we0 => filter_V_42_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_d0,
        q0 => filter_V_42_q0);

    filter_V_43_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_43_address0,
        ce0 => filter_V_43_ce0,
        we0 => filter_V_43_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_d0,
        q0 => filter_V_43_q0);

    filter_V_44_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_44_address0,
        ce0 => filter_V_44_ce0,
        we0 => filter_V_44_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_d0,
        q0 => filter_V_44_q0);

    filter_V_45_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_45_address0,
        ce0 => filter_V_45_ce0,
        we0 => filter_V_45_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_d0,
        q0 => filter_V_45_q0);

    filter_V_46_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_46_address0,
        ce0 => filter_V_46_ce0,
        we0 => filter_V_46_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_d0,
        q0 => filter_V_46_q0);

    filter_V_47_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_47_address0,
        ce0 => filter_V_47_ce0,
        we0 => filter_V_47_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_d0,
        q0 => filter_V_47_q0);

    filter_V_48_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_48_address0,
        ce0 => filter_V_48_ce0,
        we0 => filter_V_48_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_d0,
        q0 => filter_V_48_q0);

    filter_V_49_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_49_address0,
        ce0 => filter_V_49_ce0,
        we0 => filter_V_49_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_d0,
        q0 => filter_V_49_q0);

    filter_V_50_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_50_address0,
        ce0 => filter_V_50_ce0,
        we0 => filter_V_50_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_d0,
        q0 => filter_V_50_q0);

    filter_V_51_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_51_address0,
        ce0 => filter_V_51_ce0,
        we0 => filter_V_51_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_d0,
        q0 => filter_V_51_q0);

    filter_V_52_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_52_address0,
        ce0 => filter_V_52_ce0,
        we0 => filter_V_52_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_d0,
        q0 => filter_V_52_q0);

    filter_V_53_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_53_address0,
        ce0 => filter_V_53_ce0,
        we0 => filter_V_53_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_d0,
        q0 => filter_V_53_q0);

    filter_V_54_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_54_address0,
        ce0 => filter_V_54_ce0,
        we0 => filter_V_54_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_d0,
        q0 => filter_V_54_q0);

    filter_V_55_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_55_address0,
        ce0 => filter_V_55_ce0,
        we0 => filter_V_55_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_d0,
        q0 => filter_V_55_q0);

    filter_V_56_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_56_address0,
        ce0 => filter_V_56_ce0,
        we0 => filter_V_56_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_d0,
        q0 => filter_V_56_q0);

    filter_V_57_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_57_address0,
        ce0 => filter_V_57_ce0,
        we0 => filter_V_57_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_d0,
        q0 => filter_V_57_q0);

    filter_V_58_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_58_address0,
        ce0 => filter_V_58_ce0,
        we0 => filter_V_58_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_d0,
        q0 => filter_V_58_q0);

    filter_V_59_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_59_address0,
        ce0 => filter_V_59_ce0,
        we0 => filter_V_59_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_d0,
        q0 => filter_V_59_q0);

    filter_V_60_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_60_address0,
        ce0 => filter_V_60_ce0,
        we0 => filter_V_60_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_d0,
        q0 => filter_V_60_q0);

    filter_V_61_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_61_address0,
        ce0 => filter_V_61_ce0,
        we0 => filter_V_61_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_d0,
        q0 => filter_V_61_q0);

    filter_V_62_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_62_address0,
        ce0 => filter_V_62_ce0,
        we0 => filter_V_62_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_d0,
        q0 => filter_V_62_q0);

    filter_V_63_U : component conv_w2_filter_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 2304,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => filter_V_63_address0,
        ce0 => filter_V_63_ce0,
        we0 => filter_V_63_we0,
        d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_d0,
        q0 => filter_V_63_q0);

    inputMap_V_U : component conv_w2_inputMap_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 128,
        AddressRange => 2880,
        AddressWidth => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inputMap_V_address0,
        ce0 => inputMap_V_ce0,
        we0 => inputMap_V_we0,
        d0 => inputMap_V_d0,
        address1 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_address1,
        ce1 => inputMap_V_ce1,
        q1 => inputMap_V_q1);

    bias_V_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_address0,
        ce0 => bias_V_ce0,
        we0 => bias_V_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_d0,
        q0 => bias_V_q0);

    bias_V_1_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_1_address0,
        ce0 => bias_V_1_ce0,
        we0 => bias_V_1_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_d0,
        q0 => bias_V_1_q0);

    bias_V_2_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_2_address0,
        ce0 => bias_V_2_ce0,
        we0 => bias_V_2_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_d0,
        q0 => bias_V_2_q0);

    bias_V_3_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_3_address0,
        ce0 => bias_V_3_ce0,
        we0 => bias_V_3_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_d0,
        q0 => bias_V_3_q0);

    bias_V_4_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_4_address0,
        ce0 => bias_V_4_ce0,
        we0 => bias_V_4_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_d0,
        q0 => bias_V_4_q0);

    bias_V_5_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_5_address0,
        ce0 => bias_V_5_ce0,
        we0 => bias_V_5_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_d0,
        q0 => bias_V_5_q0);

    bias_V_6_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_6_address0,
        ce0 => bias_V_6_ce0,
        we0 => bias_V_6_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_d0,
        q0 => bias_V_6_q0);

    bias_V_7_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_7_address0,
        ce0 => bias_V_7_ce0,
        we0 => bias_V_7_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_d0,
        q0 => bias_V_7_q0);

    bias_V_8_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_8_address0,
        ce0 => bias_V_8_ce0,
        we0 => bias_V_8_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_d0,
        q0 => bias_V_8_q0);

    bias_V_9_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_9_address0,
        ce0 => bias_V_9_ce0,
        we0 => bias_V_9_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_d0,
        q0 => bias_V_9_q0);

    bias_V_10_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_10_address0,
        ce0 => bias_V_10_ce0,
        we0 => bias_V_10_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_d0,
        q0 => bias_V_10_q0);

    bias_V_11_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_11_address0,
        ce0 => bias_V_11_ce0,
        we0 => bias_V_11_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_d0,
        q0 => bias_V_11_q0);

    bias_V_12_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_12_address0,
        ce0 => bias_V_12_ce0,
        we0 => bias_V_12_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_d0,
        q0 => bias_V_12_q0);

    bias_V_13_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_13_address0,
        ce0 => bias_V_13_ce0,
        we0 => bias_V_13_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_d0,
        q0 => bias_V_13_q0);

    bias_V_14_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_14_address0,
        ce0 => bias_V_14_ce0,
        we0 => bias_V_14_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_d0,
        q0 => bias_V_14_q0);

    bias_V_15_U : component conv_w2_bias_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 8,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bias_V_15_address0,
        ce0 => bias_V_15_ce0,
        we0 => bias_V_15_we0,
        d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_d0,
        q0 => bias_V_15_q0);

    grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594 : component conv_w2_conv_w2_Pipeline_VITIS_LOOP_330_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start,
        ap_done => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_done,
        ap_idle => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_idle,
        ap_ready => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_ready,
        streamsPerInputLine => streamsPerInputLine_reg_2241,
        inputMapLineAddr_4_out => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_4_out,
        inputMapLineAddr_4_out_ap_vld => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_4_out_ap_vld,
        inputMapLineAddr_3_out => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_3_out,
        inputMapLineAddr_3_out_ap_vld => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_3_out_ap_vld,
        inputMapLineAddr_2_out => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_2_out,
        inputMapLineAddr_2_out_ap_vld => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_2_out_ap_vld,
        inputMapLineAddr_1_out => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_1_out,
        inputMapLineAddr_1_out_ap_vld => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_1_out_ap_vld,
        inputMapLineAddr_out => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_out,
        inputMapLineAddr_out_ap_vld => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_out_ap_vld);

    grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604 : component conv_w2_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start,
        ap_done => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_done,
        ap_idle => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_idle,
        ap_ready => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_ready,
        strm_in_TVALID => strm_in_TVALID_int_regslice,
        zext_ln276 => tmp_6_reg_2282,
        zext_ln239 => totalBiasStreams_reg_2261,
        bias_V_15_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_address0,
        bias_V_15_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_ce0,
        bias_V_15_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_we0,
        bias_V_15_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_d0,
        bias_V_14_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_address0,
        bias_V_14_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_ce0,
        bias_V_14_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_we0,
        bias_V_14_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_d0,
        bias_V_13_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_address0,
        bias_V_13_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_ce0,
        bias_V_13_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_we0,
        bias_V_13_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_d0,
        bias_V_12_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_address0,
        bias_V_12_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_ce0,
        bias_V_12_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_we0,
        bias_V_12_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_d0,
        bias_V_11_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_address0,
        bias_V_11_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_ce0,
        bias_V_11_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_we0,
        bias_V_11_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_d0,
        bias_V_10_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_address0,
        bias_V_10_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_ce0,
        bias_V_10_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_we0,
        bias_V_10_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_d0,
        bias_V_9_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_address0,
        bias_V_9_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_ce0,
        bias_V_9_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_we0,
        bias_V_9_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_d0,
        bias_V_8_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_address0,
        bias_V_8_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_ce0,
        bias_V_8_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_we0,
        bias_V_8_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_d0,
        bias_V_7_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_address0,
        bias_V_7_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_ce0,
        bias_V_7_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_we0,
        bias_V_7_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_d0,
        bias_V_6_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_address0,
        bias_V_6_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_ce0,
        bias_V_6_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_we0,
        bias_V_6_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_d0,
        bias_V_5_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_address0,
        bias_V_5_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_ce0,
        bias_V_5_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_we0,
        bias_V_5_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_d0,
        bias_V_4_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_address0,
        bias_V_4_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_ce0,
        bias_V_4_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_we0,
        bias_V_4_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_d0,
        bias_V_3_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_address0,
        bias_V_3_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_ce0,
        bias_V_3_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_we0,
        bias_V_3_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_d0,
        bias_V_2_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_address0,
        bias_V_2_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_ce0,
        bias_V_2_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_we0,
        bias_V_2_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_d0,
        bias_V_1_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_address0,
        bias_V_1_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_ce0,
        bias_V_1_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_we0,
        bias_V_1_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_d0,
        bias_V_address0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_address0,
        bias_V_ce0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_ce0,
        bias_V_we0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_we0,
        bias_V_d0 => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_d0,
        strm_in_TDATA => strm_in_TDATA_int_regslice,
        strm_in_TREADY => grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_strm_in_TREADY,
        strm_in_TKEEP => strm_in_TKEEP_int_regslice,
        strm_in_TSTRB => strm_in_TSTRB_int_regslice,
        strm_in_TLAST => strm_in_TLAST_int_regslice);

    grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634 : component conv_w2_conv_w2_Pipeline_ReadWeightStreamsLOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start,
        ap_done => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_done,
        ap_idle => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_idle,
        ap_ready => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_ready,
        strm_in_TVALID => strm_in_TVALID_int_regslice,
        sext_ln190 => weightsOffset_reg_2271,
        totalWeightStreams => totalWeightStreams_reg_2292,
        streamsPerFilter => streamsPerFilter_reg_2287,
        filter_V_2_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_address0,
        filter_V_2_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_ce0,
        filter_V_2_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_we0,
        filter_V_2_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_d0,
        filter_V_3_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_address0,
        filter_V_3_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_ce0,
        filter_V_3_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_we0,
        filter_V_3_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_d0,
        filter_V_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_address0,
        filter_V_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_ce0,
        filter_V_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_we0,
        filter_V_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_d0,
        filter_V_63_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_address0,
        filter_V_63_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_ce0,
        filter_V_63_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_we0,
        filter_V_63_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_d0,
        filter_V_62_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_address0,
        filter_V_62_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_ce0,
        filter_V_62_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_we0,
        filter_V_62_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_d0,
        filter_V_61_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_address0,
        filter_V_61_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_ce0,
        filter_V_61_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_we0,
        filter_V_61_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_d0,
        filter_V_60_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_address0,
        filter_V_60_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_ce0,
        filter_V_60_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_we0,
        filter_V_60_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_d0,
        filter_V_59_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_address0,
        filter_V_59_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_ce0,
        filter_V_59_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_we0,
        filter_V_59_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_d0,
        filter_V_58_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_address0,
        filter_V_58_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_ce0,
        filter_V_58_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_we0,
        filter_V_58_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_d0,
        filter_V_57_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_address0,
        filter_V_57_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_ce0,
        filter_V_57_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_we0,
        filter_V_57_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_d0,
        filter_V_56_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_address0,
        filter_V_56_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_ce0,
        filter_V_56_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_we0,
        filter_V_56_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_d0,
        filter_V_55_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_address0,
        filter_V_55_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_ce0,
        filter_V_55_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_we0,
        filter_V_55_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_d0,
        filter_V_54_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_address0,
        filter_V_54_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_ce0,
        filter_V_54_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_we0,
        filter_V_54_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_d0,
        filter_V_53_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_address0,
        filter_V_53_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_ce0,
        filter_V_53_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_we0,
        filter_V_53_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_d0,
        filter_V_52_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_address0,
        filter_V_52_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_ce0,
        filter_V_52_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_we0,
        filter_V_52_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_d0,
        filter_V_51_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_address0,
        filter_V_51_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_ce0,
        filter_V_51_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_we0,
        filter_V_51_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_d0,
        filter_V_50_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_address0,
        filter_V_50_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_ce0,
        filter_V_50_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_we0,
        filter_V_50_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_d0,
        filter_V_49_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_address0,
        filter_V_49_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_ce0,
        filter_V_49_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_we0,
        filter_V_49_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_d0,
        filter_V_48_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_address0,
        filter_V_48_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_ce0,
        filter_V_48_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_we0,
        filter_V_48_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_d0,
        filter_V_47_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_address0,
        filter_V_47_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_ce0,
        filter_V_47_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_we0,
        filter_V_47_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_d0,
        filter_V_46_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_address0,
        filter_V_46_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_ce0,
        filter_V_46_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_we0,
        filter_V_46_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_d0,
        filter_V_45_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_address0,
        filter_V_45_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_ce0,
        filter_V_45_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_we0,
        filter_V_45_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_d0,
        filter_V_44_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_address0,
        filter_V_44_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_ce0,
        filter_V_44_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_we0,
        filter_V_44_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_d0,
        filter_V_43_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_address0,
        filter_V_43_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_ce0,
        filter_V_43_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_we0,
        filter_V_43_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_d0,
        filter_V_42_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_address0,
        filter_V_42_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_ce0,
        filter_V_42_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_we0,
        filter_V_42_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_d0,
        filter_V_41_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_address0,
        filter_V_41_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_ce0,
        filter_V_41_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_we0,
        filter_V_41_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_d0,
        filter_V_40_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_address0,
        filter_V_40_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_ce0,
        filter_V_40_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_we0,
        filter_V_40_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_d0,
        filter_V_39_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_address0,
        filter_V_39_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_ce0,
        filter_V_39_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_we0,
        filter_V_39_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_d0,
        filter_V_38_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_address0,
        filter_V_38_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_ce0,
        filter_V_38_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_we0,
        filter_V_38_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_d0,
        filter_V_37_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_address0,
        filter_V_37_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_ce0,
        filter_V_37_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_we0,
        filter_V_37_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_d0,
        filter_V_36_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_address0,
        filter_V_36_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_ce0,
        filter_V_36_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_we0,
        filter_V_36_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_d0,
        filter_V_35_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_address0,
        filter_V_35_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_ce0,
        filter_V_35_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_we0,
        filter_V_35_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_d0,
        filter_V_34_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_address0,
        filter_V_34_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_ce0,
        filter_V_34_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_we0,
        filter_V_34_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_d0,
        filter_V_33_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_address0,
        filter_V_33_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_ce0,
        filter_V_33_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_we0,
        filter_V_33_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_d0,
        filter_V_32_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_address0,
        filter_V_32_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_ce0,
        filter_V_32_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_we0,
        filter_V_32_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_d0,
        filter_V_31_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_address0,
        filter_V_31_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_ce0,
        filter_V_31_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_we0,
        filter_V_31_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_d0,
        filter_V_30_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_address0,
        filter_V_30_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_ce0,
        filter_V_30_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_we0,
        filter_V_30_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_d0,
        filter_V_29_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_address0,
        filter_V_29_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_ce0,
        filter_V_29_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_we0,
        filter_V_29_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_d0,
        filter_V_28_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_address0,
        filter_V_28_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_ce0,
        filter_V_28_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_we0,
        filter_V_28_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_d0,
        filter_V_27_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_address0,
        filter_V_27_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_ce0,
        filter_V_27_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_we0,
        filter_V_27_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_d0,
        filter_V_26_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_address0,
        filter_V_26_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_ce0,
        filter_V_26_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_we0,
        filter_V_26_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_d0,
        filter_V_25_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_address0,
        filter_V_25_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_ce0,
        filter_V_25_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_we0,
        filter_V_25_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_d0,
        filter_V_24_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_address0,
        filter_V_24_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_ce0,
        filter_V_24_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_we0,
        filter_V_24_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_d0,
        filter_V_23_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_address0,
        filter_V_23_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_ce0,
        filter_V_23_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_we0,
        filter_V_23_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_d0,
        filter_V_22_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_address0,
        filter_V_22_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_ce0,
        filter_V_22_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_we0,
        filter_V_22_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_d0,
        filter_V_21_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_address0,
        filter_V_21_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_ce0,
        filter_V_21_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_we0,
        filter_V_21_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_d0,
        filter_V_20_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_address0,
        filter_V_20_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_ce0,
        filter_V_20_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_we0,
        filter_V_20_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_d0,
        filter_V_19_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_address0,
        filter_V_19_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_ce0,
        filter_V_19_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_we0,
        filter_V_19_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_d0,
        filter_V_18_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_address0,
        filter_V_18_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_ce0,
        filter_V_18_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_we0,
        filter_V_18_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_d0,
        filter_V_17_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_address0,
        filter_V_17_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_ce0,
        filter_V_17_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_we0,
        filter_V_17_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_d0,
        filter_V_16_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_address0,
        filter_V_16_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_ce0,
        filter_V_16_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_we0,
        filter_V_16_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_d0,
        filter_V_15_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_address0,
        filter_V_15_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_ce0,
        filter_V_15_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_we0,
        filter_V_15_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_d0,
        filter_V_14_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_address0,
        filter_V_14_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_ce0,
        filter_V_14_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_we0,
        filter_V_14_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_d0,
        filter_V_13_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_address0,
        filter_V_13_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_ce0,
        filter_V_13_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_we0,
        filter_V_13_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_d0,
        filter_V_12_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_address0,
        filter_V_12_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_ce0,
        filter_V_12_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_we0,
        filter_V_12_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_d0,
        filter_V_11_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_address0,
        filter_V_11_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_ce0,
        filter_V_11_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_we0,
        filter_V_11_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_d0,
        filter_V_10_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_address0,
        filter_V_10_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_ce0,
        filter_V_10_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_we0,
        filter_V_10_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_d0,
        filter_V_9_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_address0,
        filter_V_9_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_ce0,
        filter_V_9_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_we0,
        filter_V_9_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_d0,
        filter_V_8_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_address0,
        filter_V_8_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_ce0,
        filter_V_8_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_we0,
        filter_V_8_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_d0,
        filter_V_7_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_address0,
        filter_V_7_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_ce0,
        filter_V_7_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_we0,
        filter_V_7_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_d0,
        filter_V_6_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_address0,
        filter_V_6_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_ce0,
        filter_V_6_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_we0,
        filter_V_6_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_d0,
        filter_V_5_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_address0,
        filter_V_5_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_ce0,
        filter_V_5_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_we0,
        filter_V_5_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_d0,
        filter_V_4_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_address0,
        filter_V_4_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_ce0,
        filter_V_4_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_we0,
        filter_V_4_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_d0,
        filter_V_1_address0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_address0,
        filter_V_1_ce0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_ce0,
        filter_V_1_we0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_we0,
        filter_V_1_d0 => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_d0,
        strm_in_TDATA => strm_in_TDATA_int_regslice,
        strm_in_TREADY => grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_strm_in_TREADY,
        strm_in_TKEEP => strm_in_TKEEP_int_regslice,
        strm_in_TSTRB => strm_in_TSTRB_int_regslice,
        strm_in_TLAST => strm_in_TLAST_int_regslice);

    grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713 : component conv_w2_conv_w2_Pipeline_ReadActivationsLOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start,
        ap_done => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_done,
        ap_idle => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_idle,
        ap_ready => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_ready,
        strm_in_TVALID => strm_in_TVALID_int_regslice,
        inputMapLineAddr_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_out,
        readLimit => readLimit_reg_2318,
        streamsPerInputLine => streamsPerInputLine_reg_2241,
        inputMapLineAddr_1_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_1_out,
        inputMapLineAddr_2_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_2_out,
        inputMapLineAddr_3_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_3_out,
        inputMapLineAddr_4_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_4_out,
        inputMap_V_address0 => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_address0,
        inputMap_V_ce0 => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_ce0,
        inputMap_V_we0 => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_we0,
        inputMap_V_d0 => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_d0,
        zext_ln298 => padding_V_reg_2106,
        paddingIters => paddingIters_reg_2312,
        xPadUpperLimit => xPadUpperLimit_reg_2323,
        yPadUpperLimit => yPadUpperLimit_reg_2329,
        strm_in_TDATA => strm_in_TDATA_int_regslice,
        strm_in_TREADY => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_strm_in_TREADY,
        strm_in_TKEEP => strm_in_TKEEP_int_regslice,
        strm_in_TSTRB => strm_in_TSTRB_int_regslice,
        strm_in_TLAST => strm_in_TLAST_int_regslice,
        readLines_out => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_readLines_out,
        readLines_out_ap_vld => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_readLines_out_ap_vld,
        id_save_out => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_id_save_out,
        id_save_out_ap_vld => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_id_save_out_ap_vld,
        idx_out => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_idx_out,
        idx_out_ap_vld => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_idx_out_ap_vld);

    grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740 : component conv_w2_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start,
        ap_done => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_done,
        ap_idle => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_idle,
        ap_ready => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_ready,
        strm_in_TVALID => strm_in_TVALID_int_regslice,
        strm_out_TREADY => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TREADY,
        read_OK => read_OK_reg_2452,
        readLines_reload => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_readLines_out,
        id_save_reload => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_id_save_out,
        idx_reload => grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_idx_out,
        y_limit_V_1_cast => y_limit_V_1_reg_2432,
        stride_V_cast => stride_V_reg_2113,
        sub_i_i => sub_i_i_reg_2472,
        x_limit_V_1_cast => x_limit_V_1_reg_2437,
        sub_i_i41 => sub_i_i41_reg_2467,
        zext_ln376 => f_limit_V_1_reg_2352,
        zext_ln319_1 => kx_limit_V_reg_2125,
        numFilters => numFilters_read_reg_2038,
        sub_i_i72 => sub_i_i72_reg_2462,
        signedOp => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_signedOp,
        ky_limit_V_cast => ky_limit_V_reg_2442,
        sub_i_i195 => sub_i_i195_reg_2457,
        zext_ln319 => kx_limit_V_reg_2125,
        sext_ln190 => weightsOffset_reg_2271,
        mul_ln329_4 => mul_ln329_4_reg_2403,
        mul_ln329_3 => mul_ln329_3_reg_2398,
        cmp_i_i524_mid1954 => cmp_i_i524_mid1954_reg_2482,
        notrhs_mid1960 => notrhs_mid1960_reg_2487,
        cmp_i_i531_mid1972 => cmp_i_i531_mid1972_reg_2492,
        cmp243_mid1986 => cmp243_mid1986_reg_2497,
        cmp243_1_mid1994 => icmp1447_reg_2212,
        cmp243_2_mid11006 => cmp243_2_mid11006_reg_2502,
        cmp243_3_mid11018 => icmp1450_reg_2218,
        cmp243_4_mid11030 => cmp243_4_mid11030_reg_2507,
        cmp243_5_mid11042 => cmp243_5_mid11042_reg_2512,
        cmp243_6_mid11054 => cmp243_6_mid11054_reg_2517,
        cmp243_7_mid11066 => icmp1453_reg_2224,
        cmp243_8_mid11078 => cmp243_8_mid11078_reg_2522,
        cmp243_9_mid11090 => cmp243_9_mid11090_reg_2527,
        cmp243_10_mid11102 => cmp243_10_mid11102_reg_2532,
        cmp243_11_mid11114 => cmp243_11_mid11114_reg_2537,
        cmp243_12_mid11126 => cmp243_12_mid11126_reg_2542,
        cmp243_13_mid11138 => cmp243_13_mid11138_reg_2547,
        cmp243_14_mid11150 => cmp243_14_mid11150_reg_2552,
        cmp243_15_mid11162 => icmp1456_reg_2230,
        notlhs_mid11170 => notlhs_mid11170_reg_2557,
        and_ln279_16 => and_ln279_16_reg_2562,
        and_ln279_17 => and_ln279_17_reg_2567,
        and_ln279_18 => and_ln279_18_reg_2572,
        and_ln279_19 => and_ln279_19_reg_2577,
        and_ln279_20 => and_ln279_20_reg_2582,
        and_ln279_21 => and_ln279_21_reg_2587,
        and_ln279_22 => and_ln279_22_reg_2592,
        and_ln279_23 => and_ln279_23_reg_2597,
        and_ln279_24 => and_ln279_24_reg_2602,
        and_ln279_25 => and_ln279_25_reg_2607,
        and_ln279_26 => and_ln279_26_reg_2612,
        and_ln279_27 => and_ln279_27_reg_2617,
        and_ln279_28 => and_ln279_28_reg_2622,
        and_ln279_29 => and_ln279_29_reg_2627,
        and_ln279_30 => and_ln279_30_reg_2632,
        and_ln279_31 => and_ln279_31_reg_2637,
        cmp_i_i538_mid11214 => cmp_i_i538_mid11214_reg_2642,
        cmp_i_i172_mid11224 => cmp_i_i172_mid11224_reg_2647,
        numKernels => numKernels_read_reg_2028,
        empty => empty_74_reg_2335,
        mul_ln329 => mul_ln329_reg_2340,
        icmp_ln1027_4 => icmp_ln1027_4_reg_2408,
        mul_ln329_1 => mul_ln329_1_reg_2358,
        icmp_ln1027_5 => icmp_ln1027_5_reg_2413,
        mul_ln329_2 => mul_ln329_2_reg_2364,
        icmp_ln1027_6 => icmp_ln1027_6_reg_2418,
        kn_limit => kn_limit_reg_2447,
        bias_V_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_address0,
        bias_V_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_ce0,
        bias_V_q0 => bias_V_q0,
        biasScale_V_cast => biasScale_V_reg_2166,
        bias_V_1_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_address0,
        bias_V_1_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_ce0,
        bias_V_1_q0 => bias_V_1_q0,
        bias_V_2_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_address0,
        bias_V_2_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_ce0,
        bias_V_2_q0 => bias_V_2_q0,
        bias_V_3_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_address0,
        bias_V_3_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_ce0,
        bias_V_3_q0 => bias_V_3_q0,
        bias_V_4_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_address0,
        bias_V_4_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_ce0,
        bias_V_4_q0 => bias_V_4_q0,
        bias_V_5_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_address0,
        bias_V_5_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_ce0,
        bias_V_5_q0 => bias_V_5_q0,
        bias_V_6_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_address0,
        bias_V_6_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_ce0,
        bias_V_6_q0 => bias_V_6_q0,
        bias_V_7_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_address0,
        bias_V_7_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_ce0,
        bias_V_7_q0 => bias_V_7_q0,
        bias_V_8_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_address0,
        bias_V_8_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_ce0,
        bias_V_8_q0 => bias_V_8_q0,
        bias_V_9_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_address0,
        bias_V_9_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_ce0,
        bias_V_9_q0 => bias_V_9_q0,
        bias_V_10_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_address0,
        bias_V_10_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_ce0,
        bias_V_10_q0 => bias_V_10_q0,
        bias_V_11_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_address0,
        bias_V_11_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_ce0,
        bias_V_11_q0 => bias_V_11_q0,
        bias_V_12_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_address0,
        bias_V_12_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_ce0,
        bias_V_12_q0 => bias_V_12_q0,
        bias_V_13_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_address0,
        bias_V_13_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_ce0,
        bias_V_13_q0 => bias_V_13_q0,
        bias_V_14_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_address0,
        bias_V_14_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_ce0,
        bias_V_14_q0 => bias_V_14_q0,
        bias_V_15_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_address0,
        bias_V_15_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_ce0,
        bias_V_15_q0 => bias_V_15_q0,
        inputMap_V_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_address0,
        inputMap_V_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce0,
        inputMap_V_we0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_we0,
        inputMap_V_d0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_d0,
        inputMap_V_address1 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_address1,
        inputMap_V_ce1 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce1,
        inputMap_V_q1 => inputMap_V_q1,
        filter_V_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_address0,
        filter_V_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_ce0,
        filter_V_q0 => filter_V_q0,
        filter_V_1_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_address0,
        filter_V_1_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_ce0,
        filter_V_1_q0 => filter_V_1_q0,
        filter_V_2_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_address0,
        filter_V_2_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_ce0,
        filter_V_2_q0 => filter_V_2_q0,
        filter_V_3_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_address0,
        filter_V_3_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_ce0,
        filter_V_3_q0 => filter_V_3_q0,
        filter_V_4_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_address0,
        filter_V_4_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_ce0,
        filter_V_4_q0 => filter_V_4_q0,
        filter_V_5_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_address0,
        filter_V_5_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_ce0,
        filter_V_5_q0 => filter_V_5_q0,
        filter_V_6_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_address0,
        filter_V_6_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_ce0,
        filter_V_6_q0 => filter_V_6_q0,
        filter_V_7_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_address0,
        filter_V_7_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_ce0,
        filter_V_7_q0 => filter_V_7_q0,
        filter_V_8_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_address0,
        filter_V_8_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_ce0,
        filter_V_8_q0 => filter_V_8_q0,
        filter_V_9_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_address0,
        filter_V_9_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_ce0,
        filter_V_9_q0 => filter_V_9_q0,
        filter_V_10_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_address0,
        filter_V_10_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_ce0,
        filter_V_10_q0 => filter_V_10_q0,
        filter_V_11_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_address0,
        filter_V_11_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_ce0,
        filter_V_11_q0 => filter_V_11_q0,
        filter_V_12_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_address0,
        filter_V_12_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_ce0,
        filter_V_12_q0 => filter_V_12_q0,
        filter_V_13_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_address0,
        filter_V_13_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_ce0,
        filter_V_13_q0 => filter_V_13_q0,
        filter_V_14_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_address0,
        filter_V_14_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_ce0,
        filter_V_14_q0 => filter_V_14_q0,
        filter_V_15_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_address0,
        filter_V_15_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_ce0,
        filter_V_15_q0 => filter_V_15_q0,
        filter_V_16_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_address0,
        filter_V_16_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_ce0,
        filter_V_16_q0 => filter_V_16_q0,
        filter_V_17_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_address0,
        filter_V_17_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_ce0,
        filter_V_17_q0 => filter_V_17_q0,
        filter_V_18_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_address0,
        filter_V_18_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_ce0,
        filter_V_18_q0 => filter_V_18_q0,
        filter_V_19_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_address0,
        filter_V_19_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_ce0,
        filter_V_19_q0 => filter_V_19_q0,
        filter_V_20_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_address0,
        filter_V_20_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_ce0,
        filter_V_20_q0 => filter_V_20_q0,
        filter_V_21_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_address0,
        filter_V_21_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_ce0,
        filter_V_21_q0 => filter_V_21_q0,
        filter_V_22_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_address0,
        filter_V_22_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_ce0,
        filter_V_22_q0 => filter_V_22_q0,
        filter_V_23_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_address0,
        filter_V_23_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_ce0,
        filter_V_23_q0 => filter_V_23_q0,
        filter_V_24_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_address0,
        filter_V_24_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_ce0,
        filter_V_24_q0 => filter_V_24_q0,
        filter_V_25_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_address0,
        filter_V_25_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_ce0,
        filter_V_25_q0 => filter_V_25_q0,
        filter_V_26_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_address0,
        filter_V_26_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_ce0,
        filter_V_26_q0 => filter_V_26_q0,
        filter_V_27_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_address0,
        filter_V_27_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_ce0,
        filter_V_27_q0 => filter_V_27_q0,
        filter_V_28_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_address0,
        filter_V_28_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_ce0,
        filter_V_28_q0 => filter_V_28_q0,
        filter_V_29_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_address0,
        filter_V_29_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_ce0,
        filter_V_29_q0 => filter_V_29_q0,
        filter_V_30_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_address0,
        filter_V_30_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_ce0,
        filter_V_30_q0 => filter_V_30_q0,
        filter_V_31_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_address0,
        filter_V_31_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_ce0,
        filter_V_31_q0 => filter_V_31_q0,
        filter_V_32_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_address0,
        filter_V_32_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_ce0,
        filter_V_32_q0 => filter_V_32_q0,
        filter_V_33_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_address0,
        filter_V_33_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_ce0,
        filter_V_33_q0 => filter_V_33_q0,
        filter_V_34_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_address0,
        filter_V_34_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_ce0,
        filter_V_34_q0 => filter_V_34_q0,
        filter_V_35_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_address0,
        filter_V_35_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_ce0,
        filter_V_35_q0 => filter_V_35_q0,
        filter_V_36_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_address0,
        filter_V_36_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_ce0,
        filter_V_36_q0 => filter_V_36_q0,
        filter_V_37_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_address0,
        filter_V_37_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_ce0,
        filter_V_37_q0 => filter_V_37_q0,
        filter_V_38_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_address0,
        filter_V_38_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_ce0,
        filter_V_38_q0 => filter_V_38_q0,
        filter_V_39_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_address0,
        filter_V_39_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_ce0,
        filter_V_39_q0 => filter_V_39_q0,
        filter_V_40_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_address0,
        filter_V_40_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_ce0,
        filter_V_40_q0 => filter_V_40_q0,
        filter_V_41_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_address0,
        filter_V_41_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_ce0,
        filter_V_41_q0 => filter_V_41_q0,
        filter_V_42_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_address0,
        filter_V_42_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_ce0,
        filter_V_42_q0 => filter_V_42_q0,
        filter_V_43_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_address0,
        filter_V_43_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_ce0,
        filter_V_43_q0 => filter_V_43_q0,
        filter_V_44_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_address0,
        filter_V_44_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_ce0,
        filter_V_44_q0 => filter_V_44_q0,
        filter_V_45_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_address0,
        filter_V_45_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_ce0,
        filter_V_45_q0 => filter_V_45_q0,
        filter_V_46_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_address0,
        filter_V_46_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_ce0,
        filter_V_46_q0 => filter_V_46_q0,
        filter_V_47_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_address0,
        filter_V_47_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_ce0,
        filter_V_47_q0 => filter_V_47_q0,
        filter_V_48_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_address0,
        filter_V_48_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_ce0,
        filter_V_48_q0 => filter_V_48_q0,
        filter_V_49_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_address0,
        filter_V_49_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_ce0,
        filter_V_49_q0 => filter_V_49_q0,
        filter_V_50_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_address0,
        filter_V_50_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_ce0,
        filter_V_50_q0 => filter_V_50_q0,
        filter_V_51_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_address0,
        filter_V_51_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_ce0,
        filter_V_51_q0 => filter_V_51_q0,
        filter_V_52_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_address0,
        filter_V_52_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_ce0,
        filter_V_52_q0 => filter_V_52_q0,
        filter_V_53_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_address0,
        filter_V_53_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_ce0,
        filter_V_53_q0 => filter_V_53_q0,
        filter_V_54_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_address0,
        filter_V_54_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_ce0,
        filter_V_54_q0 => filter_V_54_q0,
        filter_V_55_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_address0,
        filter_V_55_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_ce0,
        filter_V_55_q0 => filter_V_55_q0,
        filter_V_56_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_address0,
        filter_V_56_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_ce0,
        filter_V_56_q0 => filter_V_56_q0,
        filter_V_57_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_address0,
        filter_V_57_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_ce0,
        filter_V_57_q0 => filter_V_57_q0,
        filter_V_58_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_address0,
        filter_V_58_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_ce0,
        filter_V_58_q0 => filter_V_58_q0,
        filter_V_59_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_address0,
        filter_V_59_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_ce0,
        filter_V_59_q0 => filter_V_59_q0,
        filter_V_60_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_address0,
        filter_V_60_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_ce0,
        filter_V_60_q0 => filter_V_60_q0,
        filter_V_61_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_address0,
        filter_V_61_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_ce0,
        filter_V_61_q0 => filter_V_61_q0,
        filter_V_62_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_address0,
        filter_V_62_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_ce0,
        filter_V_62_q0 => filter_V_62_q0,
        filter_V_63_address0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0,
        filter_V_63_ce0 => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_ce0,
        filter_V_63_q0 => filter_V_63_q0,
        inputMapSizeY_1 => inputMapSizeY_1_reg_2137,
        inputMapLineAddr_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_out,
        inputMapLineAddr_1_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_1_out,
        inputMapLineAddr_2_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_2_out,
        inputMapLineAddr_3_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_3_out,
        inputMapLineAddr_4_reload => grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_inputMapLineAddr_4_out,
        zext_ln1494_1 => stride_V_reg_2113,
        streamsPerInputLine => streamsPerInputLine_reg_2241,
        ret_V => ret_V_reg_2393,
        zext_ln298 => padding_V_reg_2106,
        paddingIters => paddingIters_reg_2312,
        xPadUpperLimit => xPadUpperLimit_reg_2323,
        yPadUpperLimit => yPadUpperLimit_reg_2329,
        strm_in_TDATA => strm_in_TDATA_int_regslice,
        strm_in_TREADY => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_in_TREADY,
        strm_in_TKEEP => strm_in_TKEEP_int_regslice,
        strm_in_TSTRB => strm_in_TSTRB_int_regslice,
        strm_in_TLAST => strm_in_TLAST_int_regslice,
        tobool10_not => rev_reg_2477,
        conv_i_i125 => scale_V_reg_2171,
        strm_out_TDATA => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TDATA,
        strm_out_TVALID => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TVALID,
        strm_out_TKEEP => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TKEEP,
        strm_out_TSTRB => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TSTRB,
        strm_out_TLAST => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TLAST);

    BUS1_s_axi_U : component conv_w2_BUS1_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_BUS1_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_BUS1_DATA_WIDTH)
    port map (
        AWVALID => s_axi_BUS1_AWVALID,
        AWREADY => s_axi_BUS1_AWREADY,
        AWADDR => s_axi_BUS1_AWADDR,
        WVALID => s_axi_BUS1_WVALID,
        WREADY => s_axi_BUS1_WREADY,
        WDATA => s_axi_BUS1_WDATA,
        WSTRB => s_axi_BUS1_WSTRB,
        ARVALID => s_axi_BUS1_ARVALID,
        ARREADY => s_axi_BUS1_ARREADY,
        ARADDR => s_axi_BUS1_ARADDR,
        RVALID => s_axi_BUS1_RVALID,
        RREADY => s_axi_BUS1_RREADY,
        RDATA => s_axi_BUS1_RDATA,
        RRESP => s_axi_BUS1_RRESP,
        BVALID => s_axi_BUS1_BVALID,
        BREADY => s_axi_BUS1_BREADY,
        BRESP => s_axi_BUS1_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        numFilters => numFilters,
        numKernels => numKernels,
        inputMapSizeX => inputMapSizeX,
        inputMapSizeY => inputMapSizeY,
        ctrl => ctrl,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    sdiv_33ns_3ns_10_37_seq_1_U855 : component conv_w2_sdiv_33ns_3ns_10_37_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 37,
        din0_WIDTH => 33,
        din1_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1000_ap_start,
        done => grp_fu_1000_ap_done,
        din0 => grp_fu_1000_p0,
        din1 => grp_fu_1000_p1,
        ce => grp_fu_1000_ce,
        dout => grp_fu_1000_p2);

    sdiv_33ns_3ns_10_37_seq_1_U856 : component conv_w2_sdiv_33ns_3ns_10_37_seq_1
    generic map (
        ID => 1,
        NUM_STAGE => 37,
        din0_WIDTH => 33,
        din1_WIDTH => 3,
        dout_WIDTH => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        start => grp_fu_1016_ap_start,
        done => grp_fu_1016_ap_done,
        din0 => grp_fu_1016_p0,
        din1 => grp_fu_1016_p1,
        ce => grp_fu_1016_ce,
        dout => grp_fu_1016_p2);

    mul_30s_32s_32_1_1_U857 : component conv_w2_mul_30s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => streamsPerAct_fu_1264_p2,
        din1 => lhs_V_1_reg_2120,
        dout => streamsPerInputLine_fu_1274_p2);

    mul_3ns_3ns_6_1_1_U858 : component conv_w2_mul_3ns_3ns_6_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 3,
        dout_WIDTH => 6)
    port map (
        din0 => mul_ln302_fu_1378_p0,
        din1 => mul_ln302_fu_1378_p1,
        dout => mul_ln302_fu_1378_p2);

    mul_32s_32s_32_1_1_U859 : component conv_w2_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => grp_fu_2020_p2,
        din1 => numFilters_read_reg_2038,
        dout => totalWeightStreams_fu_1449_p2);

    mul_30s_3ns_32_1_1_U860 : component conv_w2_mul_30s_3ns_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => paddingIters_fu_1480_p0,
        din1 => paddingIters_fu_1480_p1,
        dout => paddingIters_fu_1480_p2);

    mul_32s_32s_32_1_1_U861 : component conv_w2_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => streamsPerInputLine_reg_2241,
        din1 => readLimit_fu_1492_p1,
        dout => readLimit_fu_1492_p2);

    mul_3ns_28ns_31_1_1_U862 : component conv_w2_mul_3ns_28ns_31_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 28,
        dout_WIDTH => 31)
    port map (
        din0 => mul_ln329_fu_1545_p0,
        din1 => mul_ln329_fu_1545_p1,
        dout => mul_ln329_fu_1545_p2);

    mul_3ns_31ns_34_1_1_U863 : component conv_w2_mul_3ns_31ns_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 31,
        dout_WIDTH => 34)
    port map (
        din0 => mul_ln329_1_fu_1591_p0,
        din1 => mul_ln329_1_fu_1591_p1,
        dout => mul_ln329_1_fu_1591_p2);

    mul_10ns_34ns_44_1_1_U864 : component conv_w2_mul_10ns_34ns_44_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 34,
        dout_WIDTH => 44)
    port map (
        din0 => mul_ln329_2_fu_1605_p0,
        din1 => mul_ln329_2_fu_1605_p1,
        dout => mul_ln329_2_fu_1605_p2);

    mul_32ns_2ns_34_1_1_U865 : component conv_w2_mul_32ns_2ns_34_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 2,
        dout_WIDTH => 34)
    port map (
        din0 => ret_V_fu_1645_p0,
        din1 => ret_V_fu_1645_p1,
        dout => ret_V_fu_1645_p2);

    mul_10ns_44ns_54_1_1_U866 : component conv_w2_mul_10ns_44ns_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 44,
        dout_WIDTH => 54)
    port map (
        din0 => mul_ln329_3_fu_1658_p0,
        din1 => mul_ln329_3_fu_1658_p1,
        dout => mul_ln329_3_fu_1658_p2);

    mul_10ns_54ns_64_1_1_U867 : component conv_w2_mul_10ns_54ns_64_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 10,
        din1_WIDTH => 54,
        dout_WIDTH => 64)
    port map (
        din0 => mul_ln329_4_fu_1672_p0,
        din1 => mul_ln329_4_fu_1672_p1,
        dout => mul_ln329_4_fu_1672_p2);

    mul_mul_6ns_28s_32_4_1_U868 : component conv_w2_mul_mul_6ns_28s_32_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 28,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_2020_p0,
        din1 => streamsPerWeight_fu_1280_p2,
        ce => grp_fu_2020_ce,
        dout => grp_fu_2020_p2);

    regslice_both_strm_in_V_data_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => strm_in_TDATA,
        vld_in => strm_in_TVALID,
        ack_in => regslice_both_strm_in_V_data_V_U_ack_in,
        data_out => strm_in_TDATA_int_regslice,
        vld_out => strm_in_TVALID_int_regslice,
        ack_out => strm_in_TREADY_int_regslice,
        apdone_blk => regslice_both_strm_in_V_data_V_U_apdone_blk);

    regslice_both_strm_in_V_keep_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => strm_in_TKEEP,
        vld_in => strm_in_TVALID,
        ack_in => regslice_both_strm_in_V_keep_V_U_ack_in,
        data_out => strm_in_TKEEP_int_regslice,
        vld_out => regslice_both_strm_in_V_keep_V_U_vld_out,
        ack_out => strm_in_TREADY_int_regslice,
        apdone_blk => regslice_both_strm_in_V_keep_V_U_apdone_blk);

    regslice_both_strm_in_V_strb_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => strm_in_TSTRB,
        vld_in => strm_in_TVALID,
        ack_in => regslice_both_strm_in_V_strb_V_U_ack_in,
        data_out => strm_in_TSTRB_int_regslice,
        vld_out => regslice_both_strm_in_V_strb_V_U_vld_out,
        ack_out => strm_in_TREADY_int_regslice,
        apdone_blk => regslice_both_strm_in_V_strb_V_U_apdone_blk);

    regslice_both_strm_in_V_last_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => strm_in_TLAST,
        vld_in => strm_in_TVALID,
        ack_in => regslice_both_strm_in_V_last_V_U_ack_in,
        data_out => strm_in_TLAST_int_regslice,
        vld_out => regslice_both_strm_in_V_last_V_U_vld_out,
        ack_out => strm_in_TREADY_int_regslice,
        apdone_blk => regslice_both_strm_in_V_last_V_U_apdone_blk);

    regslice_both_strm_out_V_data_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 128)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TDATA,
        vld_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TVALID,
        ack_in => strm_out_TREADY_int_regslice,
        data_out => strm_out_TDATA,
        vld_out => regslice_both_strm_out_V_data_V_U_vld_out,
        ack_out => strm_out_TREADY,
        apdone_blk => regslice_both_strm_out_V_data_V_U_apdone_blk);

    regslice_both_strm_out_V_keep_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TKEEP,
        vld_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TVALID,
        ack_in => regslice_both_strm_out_V_keep_V_U_ack_in_dummy,
        data_out => strm_out_TKEEP,
        vld_out => regslice_both_strm_out_V_keep_V_U_vld_out,
        ack_out => strm_out_TREADY,
        apdone_blk => regslice_both_strm_out_V_keep_V_U_apdone_blk);

    regslice_both_strm_out_V_strb_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TSTRB,
        vld_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TVALID,
        ack_in => regslice_both_strm_out_V_strb_V_U_ack_in_dummy,
        data_out => strm_out_TSTRB,
        vld_out => regslice_both_strm_out_V_strb_V_U_vld_out,
        ack_out => strm_out_TREADY,
        apdone_blk => regslice_both_strm_out_V_strb_V_U_apdone_blk);

    regslice_both_strm_out_V_last_V_U : component conv_w2_regslice_both
    generic map (
        DataWidth => 1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TLAST,
        vld_in => grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TVALID,
        ack_in => regslice_both_strm_out_V_last_V_U_ack_in_dummy,
        data_out => strm_out_TLAST,
        vld_out => regslice_both_strm_out_V_last_V_U_vld_out,
        ack_out => strm_out_TREADY,
        apdone_blk => regslice_both_strm_out_V_last_V_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state38)) then 
                    grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_ready = ap_const_logic_1)) then 
                    grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state35)) then 
                    grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_ready = ap_const_logic_1)) then 
                    grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_ready = ap_const_logic_1)) then 
                    grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state32)) then 
                    grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_ready = ap_const_logic_1)) then 
                    grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state29)) then 
                    grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_ready = ap_const_logic_1)) then 
                    grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state38)) then
                and_ln279_16_reg_2562 <= and_ln279_16_fu_1914_p2;
                and_ln279_17_reg_2567 <= and_ln279_17_fu_1920_p2;
                and_ln279_18_reg_2572 <= and_ln279_18_fu_1925_p2;
                and_ln279_19_reg_2577 <= and_ln279_19_fu_1931_p2;
                and_ln279_20_reg_2582 <= and_ln279_20_fu_1936_p2;
                and_ln279_21_reg_2587 <= and_ln279_21_fu_1942_p2;
                and_ln279_22_reg_2592 <= and_ln279_22_fu_1948_p2;
                and_ln279_23_reg_2597 <= and_ln279_23_fu_1954_p2;
                and_ln279_24_reg_2602 <= and_ln279_24_fu_1959_p2;
                and_ln279_25_reg_2607 <= and_ln279_25_fu_1965_p2;
                and_ln279_26_reg_2612 <= and_ln279_26_fu_1971_p2;
                and_ln279_27_reg_2617 <= and_ln279_27_fu_1977_p2;
                and_ln279_28_reg_2622 <= and_ln279_28_fu_1983_p2;
                and_ln279_29_reg_2627 <= and_ln279_29_fu_1989_p2;
                and_ln279_30_reg_2632 <= and_ln279_30_fu_1995_p2;
                and_ln279_31_reg_2637 <= and_ln279_31_fu_2001_p2;
                cmp243_10_mid11102_reg_2532 <= cmp243_10_mid11102_fu_1877_p2;
                cmp243_11_mid11114_reg_2537 <= cmp243_11_mid11114_fu_1883_p2;
                cmp243_12_mid11126_reg_2542 <= cmp243_12_mid11126_fu_1889_p2;
                cmp243_13_mid11138_reg_2547 <= cmp243_13_mid11138_fu_1895_p2;
                cmp243_14_mid11150_reg_2552 <= cmp243_14_mid11150_fu_1901_p2;
                cmp243_2_mid11006_reg_2502 <= cmp243_2_mid11006_fu_1841_p2;
                cmp243_4_mid11030_reg_2507 <= cmp243_4_mid11030_fu_1847_p2;
                cmp243_5_mid11042_reg_2512 <= cmp243_5_mid11042_fu_1853_p2;
                cmp243_6_mid11054_reg_2517 <= cmp243_6_mid11054_fu_1859_p2;
                cmp243_8_mid11078_reg_2522 <= cmp243_8_mid11078_fu_1865_p2;
                cmp243_9_mid11090_reg_2527 <= cmp243_9_mid11090_fu_1871_p2;
                cmp243_mid1986_reg_2497 <= cmp243_mid1986_fu_1835_p2;
                cmp_i_i172_mid11224_reg_2647 <= cmp_i_i172_mid11224_fu_2013_p2;
                cmp_i_i524_mid1954_reg_2482 <= cmp_i_i524_mid1954_fu_1815_p2;
                cmp_i_i531_mid1972_reg_2492 <= cmp_i_i531_mid1972_fu_1829_p2;
                cmp_i_i538_mid11214_reg_2642 <= cmp_i_i538_mid11214_fu_2006_p2;
                kn_limit_reg_2447 <= kn_limit_fu_1759_p3;
                ky_limit_V_reg_2442 <= ky_limit_V_fu_1751_p3;
                notlhs_mid11170_reg_2557 <= notlhs_mid11170_fu_1907_p2;
                notrhs_mid1960_reg_2487 <= notrhs_mid1960_fu_1822_p2;
                read_OK_reg_2452 <= read_OK_fu_1766_p2;
                rev_reg_2477 <= rev_fu_1809_p2;
                sub_i_i195_reg_2457 <= sub_i_i195_fu_1772_p2;
                sub_i_i41_reg_2467 <= sub_i_i41_fu_1792_p2;
                sub_i_i72_reg_2462 <= sub_i_i72_fu_1782_p2;
                sub_i_i_reg_2472 <= sub_i_i_fu_1802_p2;
                x_limit_V_1_reg_2437 <= x_limit_V_1_fu_1737_p3;
                y_limit_V_1_reg_2432 <= y_limit_V_1_fu_1723_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                biasScale_V_reg_2166 <= ctrl(11 downto 8);
                icmp1447_reg_2212 <= icmp1447_fu_1100_p2;
                icmp1450_reg_2218 <= icmp1450_fu_1116_p2;
                icmp1453_reg_2224 <= icmp1453_fu_1132_p2;
                icmp1456_reg_2230 <= icmp1456_fu_1148_p2;
                icmp_ln350_reg_2197 <= icmp_ln350_fu_1060_p2;
                icmp_ln369_reg_2202 <= icmp_ln369_fu_1076_p2;
                inputMapSizeY_1_reg_2137 <= inputMapSizeY_1_fu_966_p2;
                kx_limit_V_reg_2125 <= ctrl(5 downto 3);
                lhs_V_1_reg_2120 <= lhs_V_1_fu_950_p2;
                numFilters_read_reg_2038 <= numFilters;
                numKernels_read_reg_2028 <= numKernels;
                padding_V_reg_2106 <= padding_V_fu_924_p1;
                scale_V_reg_2171 <= ctrl(16 downto 14);
                signedOp_reg_2176 <= ctrl(12 downto 12);
                stride_V_reg_2113 <= ctrl(7 downto 6);
                tmp_39_reg_2207 <= ctrl(13 downto 13);
                trunc_ln214_1_reg_2145 <= ctrl(4 downto 3);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                empty_74_reg_2335 <= empty_74_fu_1510_p2;
                mul_ln329_reg_2340 <= mul_ln329_fu_1545_p2;
                paddingIters_reg_2312 <= paddingIters_fu_1480_p2;
                readLimit_reg_2318 <= readLimit_fu_1492_p2;
                xPadUpperLimit_reg_2323 <= xPadUpperLimit_fu_1498_p2;
                yPadUpperLimit_reg_2329 <= yPadUpperLimit_fu_1504_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state36)) then
                f_limit_V_1_reg_2352 <= f_limit_V_1_fu_1577_p3;
                filtersPerPE_V_reg_2347 <= filtersPerPE_V_fu_1551_p2;
                mul_ln329_1_reg_2358 <= mul_ln329_1_fu_1591_p2;
                mul_ln329_2_reg_2364 <= mul_ln329_2_fu_1605_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state37)) then
                icmp_ln1027_4_reg_2408 <= icmp_ln1027_4_fu_1678_p2;
                icmp_ln1027_5_reg_2413 <= icmp_ln1027_5_fu_1683_p2;
                icmp_ln1027_6_reg_2418 <= icmp_ln1027_6_fu_1688_p2;
                mul_ln329_3_reg_2398 <= mul_ln329_3_fu_1658_p2;
                mul_ln329_4_reg_2403 <= mul_ln329_4_fu_1672_p2;
                outMapSizeX_V_reg_2387 <= outMapSizeX_V_fu_1633_p2;
                outMapSizeY_V_reg_2376 <= outMapSizeY_V_fu_1623_p2;
                ret_V_reg_2393 <= ret_V_fu_1645_p2;
                trunc_ln186_2_reg_2371 <= trunc_ln186_2_fu_1619_p1;
                trunc_ln186_3_reg_2382 <= trunc_ln186_3_fu_1629_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state29)) then
                sext_ln303_1_reg_2236 <= sext_ln303_1_fu_1270_p1;
                streamsPerInputLine_reg_2241 <= streamsPerInputLine_fu_1274_p2;
                    tmp_6_reg_2282(36 downto 4) <= tmp_6_fu_1440_p3(36 downto 4);
                totalBiasStreams_reg_2261 <= totalBiasStreams_fu_1371_p2;
                trunc_ln214_reg_2277 <= trunc_ln214_fu_1396_p1;
                trunc_ln319_reg_2256 <= trunc_ln319_fu_1367_p1;
                weightsOffset_reg_2271 <= weightsOffset_fu_1388_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state32)) then
                streamsPerFilter_reg_2287 <= grp_fu_2020_p2;
                totalWeightStreams_reg_2292 <= totalWeightStreams_fu_1449_p2;
            end if;
        end if;
    end process;
    tmp_6_reg_2282(3 downto 0) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state36, grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_done, grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_done, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_done, ap_CS_fsm_state30, ap_CS_fsm_state33, ap_CS_fsm_state39, ap_block_state30_on_subcall_done, ap_CS_fsm_state40, regslice_both_strm_out_V_data_V_U_apdone_blk)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                if (((ap_const_boolean_0 = ap_block_state30_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state30))) then
                    ap_NS_fsm <= ap_ST_fsm_state31;
                else
                    ap_NS_fsm <= ap_ST_fsm_state30;
                end if;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state33) and (grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state34;
                else
                    ap_NS_fsm <= ap_ST_fsm_state33;
                end if;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state36) and (grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state37;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state39) and (grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_state39;
                end if;
            when ap_ST_fsm_state40 => 
                if (((regslice_both_strm_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state40;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln214_fu_1701_p2 <= std_logic_vector(unsigned(trunc_ln186_3_reg_2382) + unsigned(ap_const_lv5_1));
    add_ln228_fu_1556_p2 <= std_logic_vector(unsigned(trunc_ln214_reg_2277) + unsigned(ap_const_lv6_1));
    add_ln239_fu_1434_p2 <= std_logic_vector(unsigned(zext_ln239_fu_1430_p1) + unsigned(ap_const_lv33_1FFFFFFFF));
    add_ln278_fu_1696_p2 <= std_logic_vector(unsigned(trunc_ln186_2_reg_2371) + unsigned(ap_const_lv5_1));
    add_ln301_fu_1154_p2 <= std_logic_vector(unsigned(numKernels_read_reg_2028) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln319_fu_1297_p2 <= std_logic_vector(unsigned(numFilters_read_reg_2038) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln376_fu_1515_p2 <= std_logic_vector(unsigned(numKernels_read_reg_2028) + unsigned(ap_const_lv32_F));
    and_ln279_16_fu_1914_p2 <= (signedOp_reg_2176 and cmp243_mid1986_fu_1835_p2);
    and_ln279_17_fu_1920_p2 <= (signedOp_reg_2176 and icmp1447_reg_2212);
    and_ln279_18_fu_1925_p2 <= (signedOp_reg_2176 and cmp243_2_mid11006_fu_1841_p2);
    and_ln279_19_fu_1931_p2 <= (signedOp_reg_2176 and icmp1450_reg_2218);
    and_ln279_20_fu_1936_p2 <= (signedOp_reg_2176 and cmp243_4_mid11030_fu_1847_p2);
    and_ln279_21_fu_1942_p2 <= (signedOp_reg_2176 and cmp243_5_mid11042_fu_1853_p2);
    and_ln279_22_fu_1948_p2 <= (signedOp_reg_2176 and cmp243_6_mid11054_fu_1859_p2);
    and_ln279_23_fu_1954_p2 <= (signedOp_reg_2176 and icmp1453_reg_2224);
    and_ln279_24_fu_1959_p2 <= (signedOp_reg_2176 and cmp243_8_mid11078_fu_1865_p2);
    and_ln279_25_fu_1965_p2 <= (signedOp_reg_2176 and cmp243_9_mid11090_fu_1871_p2);
    and_ln279_26_fu_1971_p2 <= (signedOp_reg_2176 and cmp243_10_mid11102_fu_1877_p2);
    and_ln279_27_fu_1977_p2 <= (signedOp_reg_2176 and cmp243_11_mid11114_fu_1883_p2);
    and_ln279_28_fu_1983_p2 <= (signedOp_reg_2176 and cmp243_12_mid11126_fu_1889_p2);
    and_ln279_29_fu_1989_p2 <= (signedOp_reg_2176 and cmp243_13_mid11138_fu_1895_p2);
    and_ln279_30_fu_1995_p2 <= (signedOp_reg_2176 and cmp243_14_mid11150_fu_1901_p2);
    and_ln279_31_fu_2001_p2 <= (signedOp_reg_2176 and icmp1456_reg_2230);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state29 <= ap_CS_fsm(28);
    ap_CS_fsm_state30 <= ap_CS_fsm(29);
    ap_CS_fsm_state31 <= ap_CS_fsm(30);
    ap_CS_fsm_state32 <= ap_CS_fsm(31);
    ap_CS_fsm_state33 <= ap_CS_fsm(32);
    ap_CS_fsm_state35 <= ap_CS_fsm(34);
    ap_CS_fsm_state36 <= ap_CS_fsm(35);
    ap_CS_fsm_state37 <= ap_CS_fsm(36);
    ap_CS_fsm_state38 <= ap_CS_fsm(37);
    ap_CS_fsm_state39 <= ap_CS_fsm(38);
    ap_CS_fsm_state40 <= ap_CS_fsm(39);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;
    ap_ST_fsm_state13_blk <= ap_const_logic_0;
    ap_ST_fsm_state14_blk <= ap_const_logic_0;
    ap_ST_fsm_state15_blk <= ap_const_logic_0;
    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;
    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state30_blk_assign_proc : process(ap_block_state30_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state30_on_subcall_done)) then 
            ap_ST_fsm_state30_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state30_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;

    ap_ST_fsm_state33_blk_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_done)
    begin
        if ((grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state33_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state33_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;

    ap_ST_fsm_state36_blk_assign_proc : process(grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_done)
    begin
        if ((grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state36_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state36_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;

    ap_ST_fsm_state39_blk_assign_proc : process(grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_done)
    begin
        if ((grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state39_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state39_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state40_blk_assign_proc : process(regslice_both_strm_out_V_data_V_U_apdone_blk)
    begin
        if ((regslice_both_strm_out_V_data_V_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state40_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state40_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state30_on_subcall_done_assign_proc : process(grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_done, grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_done)
    begin
                ap_block_state30_on_subcall_done <= ((grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_done = ap_const_logic_0) or (grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state40, regslice_both_strm_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_strm_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state40, regslice_both_strm_out_V_data_V_U_apdone_blk)
    begin
        if (((regslice_both_strm_out_V_data_V_U_apdone_blk = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state40))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;


    bias_V_10_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_10_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_10_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_address0;
        else 
            bias_V_10_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_10_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_10_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_10_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_ce0;
        else 
            bias_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_10_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_10_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_10_we0;
        else 
            bias_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_11_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_11_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_11_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_address0;
        else 
            bias_V_11_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_11_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_11_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_11_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_ce0;
        else 
            bias_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_11_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_11_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_11_we0;
        else 
            bias_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_12_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_12_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_12_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_address0;
        else 
            bias_V_12_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_12_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_12_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_12_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_ce0;
        else 
            bias_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_12_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_12_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_12_we0;
        else 
            bias_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_13_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_13_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_13_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_address0;
        else 
            bias_V_13_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_13_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_13_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_13_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_ce0;
        else 
            bias_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_13_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_13_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_13_we0;
        else 
            bias_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_14_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_14_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_14_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_address0;
        else 
            bias_V_14_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_14_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_14_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_14_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_ce0;
        else 
            bias_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_14_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_14_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_14_we0;
        else 
            bias_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_15_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_15_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_15_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_address0;
        else 
            bias_V_15_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_15_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_15_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_15_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_ce0;
        else 
            bias_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_15_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_15_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_15_we0;
        else 
            bias_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_1_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_1_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_1_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_address0;
        else 
            bias_V_1_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_1_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_1_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_1_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_ce0;
        else 
            bias_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_1_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_1_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_1_we0;
        else 
            bias_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_2_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_2_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_2_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_address0;
        else 
            bias_V_2_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_2_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_2_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_2_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_ce0;
        else 
            bias_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_2_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_2_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_2_we0;
        else 
            bias_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_3_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_3_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_3_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_address0;
        else 
            bias_V_3_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_3_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_3_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_3_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_ce0;
        else 
            bias_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_3_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_3_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_3_we0;
        else 
            bias_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_4_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_4_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_4_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_address0;
        else 
            bias_V_4_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_4_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_4_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_4_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_ce0;
        else 
            bias_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_4_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_4_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_4_we0;
        else 
            bias_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_5_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_5_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_5_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_address0;
        else 
            bias_V_5_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_5_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_5_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_5_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_ce0;
        else 
            bias_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_5_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_5_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_5_we0;
        else 
            bias_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_6_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_6_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_6_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_address0;
        else 
            bias_V_6_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_6_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_6_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_6_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_ce0;
        else 
            bias_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_6_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_6_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_6_we0;
        else 
            bias_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_7_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_7_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_7_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_address0;
        else 
            bias_V_7_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_7_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_7_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_7_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_ce0;
        else 
            bias_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_7_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_7_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_7_we0;
        else 
            bias_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_8_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_8_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_8_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_address0;
        else 
            bias_V_8_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_8_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_8_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_8_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_ce0;
        else 
            bias_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_8_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_8_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_8_we0;
        else 
            bias_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_9_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_9_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_9_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_address0;
        else 
            bias_V_9_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_9_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_9_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_9_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_ce0;
        else 
            bias_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_9_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_9_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_9_we0;
        else 
            bias_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_address0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_address0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_address0;
        else 
            bias_V_address0 <= "XXXXX";
        end if; 
    end process;


    bias_V_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_ce0, ap_CS_fsm_state30, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            bias_V_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_bias_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_ce0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_ce0;
        else 
            bias_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bias_V_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_we0, ap_CS_fsm_state30)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            bias_V_we0 <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_bias_V_we0;
        else 
            bias_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    cmp243_10_mid11102_fu_1877_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_A)) else "0";
    cmp243_11_mid11114_fu_1883_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_B)) else "0";
    cmp243_12_mid11126_fu_1889_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_C)) else "0";
    cmp243_13_mid11138_fu_1895_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_D)) else "0";
    cmp243_14_mid11150_fu_1901_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_E)) else "0";
    cmp243_2_mid11006_fu_1841_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_2)) else "0";
    cmp243_4_mid11030_fu_1847_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_4)) else "0";
    cmp243_5_mid11042_fu_1853_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_5)) else "0";
    cmp243_6_mid11054_fu_1859_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_6)) else "0";
    cmp243_8_mid11078_fu_1865_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_8)) else "0";
    cmp243_9_mid11090_fu_1871_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_9)) else "0";
    cmp243_mid1986_fu_1835_p2 <= "1" when (signed(numFilters_read_reg_2038) > signed(ap_const_lv32_0)) else "0";
    cmp_i_i172_mid11224_fu_2013_p2 <= "1" when (sub_i_i195_fu_1772_p2 = ap_const_lv4_0) else "0";
    cmp_i_i524_mid1954_fu_1815_p2 <= "0" when (x_limit_V_1_fu_1737_p3 = ap_const_lv5_0) else "1";
    cmp_i_i531_mid1972_fu_1829_p2 <= "0" when (f_limit_V_1_reg_2352 = ap_const_lv6_0) else "1";
    cmp_i_i538_mid11214_fu_2006_p2 <= "0" when (ky_limit_V_fu_1751_p3 = ap_const_lv2_0) else "1";
    empty_74_fu_1510_p2 <= "1" when (signed(numKernels_read_reg_2028) > signed(ap_const_lv32_0)) else "0";
    empty_fu_1406_p2 <= "1" when (unsigned(sub_ln239_fu_1400_p2) > unsigned(ap_const_lv30_3FFFFFDF)) else "0";
    f_limit_V_1_fu_1577_p3 <= 
        add_ln228_fu_1556_p2 when (icmp_ln1027_8_fu_1571_p2(0) = '1') else 
        ap_const_lv6_20;

    filter_V_10_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_10_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_10_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_address0;
        else 
            filter_V_10_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_10_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_10_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_10_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_ce0;
        else 
            filter_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_10_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_10_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_10_we0;
        else 
            filter_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_11_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_11_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_11_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_address0;
        else 
            filter_V_11_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_11_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_11_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_11_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_ce0;
        else 
            filter_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_11_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_11_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_11_we0;
        else 
            filter_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_12_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_12_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_12_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_address0;
        else 
            filter_V_12_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_12_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_12_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_12_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_12_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_ce0;
        else 
            filter_V_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_12_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_12_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_12_we0;
        else 
            filter_V_12_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_13_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_13_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_13_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_address0;
        else 
            filter_V_13_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_13_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_13_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_13_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_13_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_ce0;
        else 
            filter_V_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_13_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_13_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_13_we0;
        else 
            filter_V_13_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_14_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_14_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_14_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_address0;
        else 
            filter_V_14_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_14_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_14_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_14_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_14_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_ce0;
        else 
            filter_V_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_14_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_14_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_14_we0;
        else 
            filter_V_14_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_15_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_15_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_15_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_address0;
        else 
            filter_V_15_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_15_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_15_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_15_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_15_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_ce0;
        else 
            filter_V_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_15_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_15_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_15_we0;
        else 
            filter_V_15_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_16_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_16_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_16_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_address0;
        else 
            filter_V_16_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_16_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_16_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_16_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_16_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_ce0;
        else 
            filter_V_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_16_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_16_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_16_we0;
        else 
            filter_V_16_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_17_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_17_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_17_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_address0;
        else 
            filter_V_17_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_17_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_17_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_17_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_17_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_ce0;
        else 
            filter_V_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_17_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_17_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_17_we0;
        else 
            filter_V_17_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_18_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_18_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_18_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_address0;
        else 
            filter_V_18_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_18_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_18_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_18_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_18_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_ce0;
        else 
            filter_V_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_18_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_18_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_18_we0;
        else 
            filter_V_18_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_19_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_19_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_19_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_address0;
        else 
            filter_V_19_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_19_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_19_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_19_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_19_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_ce0;
        else 
            filter_V_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_19_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_19_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_19_we0;
        else 
            filter_V_19_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_1_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_1_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_1_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_address0;
        else 
            filter_V_1_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_1_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_1_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_1_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_ce0;
        else 
            filter_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_1_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_1_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_1_we0;
        else 
            filter_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_20_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_20_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_20_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_address0;
        else 
            filter_V_20_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_20_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_20_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_20_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_20_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_ce0;
        else 
            filter_V_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_20_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_20_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_20_we0;
        else 
            filter_V_20_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_21_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_21_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_21_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_address0;
        else 
            filter_V_21_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_21_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_21_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_21_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_21_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_ce0;
        else 
            filter_V_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_21_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_21_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_21_we0;
        else 
            filter_V_21_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_22_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_22_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_22_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_address0;
        else 
            filter_V_22_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_22_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_22_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_22_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_22_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_ce0;
        else 
            filter_V_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_22_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_22_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_22_we0;
        else 
            filter_V_22_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_23_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_23_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_23_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_address0;
        else 
            filter_V_23_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_23_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_23_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_23_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_ce0;
        else 
            filter_V_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_23_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_23_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_23_we0;
        else 
            filter_V_23_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_24_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_24_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_24_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_address0;
        else 
            filter_V_24_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_24_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_24_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_24_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_ce0;
        else 
            filter_V_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_24_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_24_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_24_we0;
        else 
            filter_V_24_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_25_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_25_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_25_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_address0;
        else 
            filter_V_25_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_25_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_25_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_25_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_25_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_ce0;
        else 
            filter_V_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_25_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_25_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_25_we0;
        else 
            filter_V_25_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_26_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_26_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_26_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_address0;
        else 
            filter_V_26_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_26_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_26_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_26_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_26_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_ce0;
        else 
            filter_V_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_26_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_26_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_26_we0;
        else 
            filter_V_26_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_27_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_27_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_27_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_address0;
        else 
            filter_V_27_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_27_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_27_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_27_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_27_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_ce0;
        else 
            filter_V_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_27_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_27_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_27_we0;
        else 
            filter_V_27_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_28_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_28_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_28_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_address0;
        else 
            filter_V_28_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_28_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_28_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_28_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_28_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_ce0;
        else 
            filter_V_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_28_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_28_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_28_we0;
        else 
            filter_V_28_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_29_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_29_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_29_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_address0;
        else 
            filter_V_29_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_29_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_29_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_29_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_29_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_ce0;
        else 
            filter_V_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_29_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_29_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_29_we0;
        else 
            filter_V_29_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_2_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_2_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_2_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_address0;
        else 
            filter_V_2_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_2_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_2_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_2_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_ce0;
        else 
            filter_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_2_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_2_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_2_we0;
        else 
            filter_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_30_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_30_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_30_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_address0;
        else 
            filter_V_30_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_30_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_30_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_30_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_30_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_ce0;
        else 
            filter_V_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_30_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_30_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_30_we0;
        else 
            filter_V_30_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_31_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_31_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_31_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_address0;
        else 
            filter_V_31_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_31_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_31_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_31_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_31_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_ce0;
        else 
            filter_V_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_31_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_31_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_31_we0;
        else 
            filter_V_31_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_32_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_32_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_32_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_address0;
        else 
            filter_V_32_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_32_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_32_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_32_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_32_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_ce0;
        else 
            filter_V_32_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_32_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_32_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_32_we0;
        else 
            filter_V_32_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_33_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_33_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_33_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_address0;
        else 
            filter_V_33_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_33_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_33_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_33_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_33_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_ce0;
        else 
            filter_V_33_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_33_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_33_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_33_we0;
        else 
            filter_V_33_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_34_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_34_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_34_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_address0;
        else 
            filter_V_34_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_34_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_34_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_34_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_34_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_ce0;
        else 
            filter_V_34_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_34_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_34_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_34_we0;
        else 
            filter_V_34_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_35_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_35_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_35_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_address0;
        else 
            filter_V_35_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_35_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_35_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_35_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_35_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_ce0;
        else 
            filter_V_35_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_35_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_35_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_35_we0;
        else 
            filter_V_35_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_36_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_36_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_36_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_address0;
        else 
            filter_V_36_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_36_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_36_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_36_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_36_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_ce0;
        else 
            filter_V_36_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_36_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_36_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_36_we0;
        else 
            filter_V_36_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_37_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_37_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_37_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_address0;
        else 
            filter_V_37_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_37_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_37_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_37_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_37_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_ce0;
        else 
            filter_V_37_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_37_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_37_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_37_we0;
        else 
            filter_V_37_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_38_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_38_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_38_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_address0;
        else 
            filter_V_38_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_38_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_38_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_38_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_38_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_ce0;
        else 
            filter_V_38_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_38_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_38_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_38_we0;
        else 
            filter_V_38_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_39_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_39_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_39_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_address0;
        else 
            filter_V_39_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_39_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_39_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_39_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_39_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_ce0;
        else 
            filter_V_39_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_39_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_39_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_39_we0;
        else 
            filter_V_39_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_3_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_3_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_3_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_address0;
        else 
            filter_V_3_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_3_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_3_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_3_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_ce0;
        else 
            filter_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_3_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_3_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_3_we0;
        else 
            filter_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_40_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_40_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_40_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_address0;
        else 
            filter_V_40_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_40_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_40_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_40_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_40_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_ce0;
        else 
            filter_V_40_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_40_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_40_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_40_we0;
        else 
            filter_V_40_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_41_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_41_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_41_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_address0;
        else 
            filter_V_41_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_41_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_41_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_41_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_41_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_ce0;
        else 
            filter_V_41_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_41_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_41_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_41_we0;
        else 
            filter_V_41_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_42_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_42_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_42_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_address0;
        else 
            filter_V_42_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_42_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_42_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_42_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_42_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_ce0;
        else 
            filter_V_42_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_42_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_42_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_42_we0;
        else 
            filter_V_42_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_43_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_43_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_43_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_address0;
        else 
            filter_V_43_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_43_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_43_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_43_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_43_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_ce0;
        else 
            filter_V_43_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_43_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_43_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_43_we0;
        else 
            filter_V_43_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_44_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_44_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_44_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_address0;
        else 
            filter_V_44_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_44_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_44_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_44_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_44_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_ce0;
        else 
            filter_V_44_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_44_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_44_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_44_we0;
        else 
            filter_V_44_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_45_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_45_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_45_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_address0;
        else 
            filter_V_45_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_45_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_45_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_45_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_45_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_ce0;
        else 
            filter_V_45_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_45_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_45_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_45_we0;
        else 
            filter_V_45_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_46_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_46_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_46_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_address0;
        else 
            filter_V_46_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_46_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_46_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_46_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_46_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_ce0;
        else 
            filter_V_46_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_46_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_46_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_46_we0;
        else 
            filter_V_46_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_47_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_47_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_47_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_address0;
        else 
            filter_V_47_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_47_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_47_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_47_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_47_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_ce0;
        else 
            filter_V_47_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_47_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_47_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_47_we0;
        else 
            filter_V_47_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_48_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_48_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_48_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_address0;
        else 
            filter_V_48_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_48_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_48_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_48_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_48_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_ce0;
        else 
            filter_V_48_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_48_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_48_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_48_we0;
        else 
            filter_V_48_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_49_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_49_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_49_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_address0;
        else 
            filter_V_49_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_49_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_49_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_49_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_49_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_ce0;
        else 
            filter_V_49_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_49_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_49_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_49_we0;
        else 
            filter_V_49_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_4_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_4_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_4_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_address0;
        else 
            filter_V_4_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_4_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_4_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_4_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_ce0;
        else 
            filter_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_4_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_4_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_4_we0;
        else 
            filter_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_50_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_50_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_50_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_address0;
        else 
            filter_V_50_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_50_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_50_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_50_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_50_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_ce0;
        else 
            filter_V_50_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_50_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_50_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_50_we0;
        else 
            filter_V_50_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_51_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_51_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_51_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_address0;
        else 
            filter_V_51_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_51_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_51_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_51_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_51_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_ce0;
        else 
            filter_V_51_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_51_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_51_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_51_we0;
        else 
            filter_V_51_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_52_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_52_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_52_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_address0;
        else 
            filter_V_52_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_52_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_52_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_52_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_52_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_ce0;
        else 
            filter_V_52_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_52_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_52_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_52_we0;
        else 
            filter_V_52_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_53_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_53_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_53_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_address0;
        else 
            filter_V_53_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_53_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_53_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_53_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_53_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_ce0;
        else 
            filter_V_53_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_53_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_53_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_53_we0;
        else 
            filter_V_53_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_54_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_54_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_54_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_address0;
        else 
            filter_V_54_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_54_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_54_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_54_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_54_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_ce0;
        else 
            filter_V_54_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_54_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_54_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_54_we0;
        else 
            filter_V_54_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_55_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_55_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_55_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_address0;
        else 
            filter_V_55_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_55_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_55_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_55_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_55_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_ce0;
        else 
            filter_V_55_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_55_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_55_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_55_we0;
        else 
            filter_V_55_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_56_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_56_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_56_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_address0;
        else 
            filter_V_56_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_56_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_56_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_56_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_56_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_ce0;
        else 
            filter_V_56_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_56_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_56_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_56_we0;
        else 
            filter_V_56_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_57_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_57_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_57_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_address0;
        else 
            filter_V_57_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_57_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_57_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_57_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_57_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_ce0;
        else 
            filter_V_57_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_57_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_57_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_57_we0;
        else 
            filter_V_57_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_58_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_58_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_58_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_address0;
        else 
            filter_V_58_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_58_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_58_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_58_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_58_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_ce0;
        else 
            filter_V_58_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_58_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_58_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_58_we0;
        else 
            filter_V_58_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_59_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_59_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_59_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_address0;
        else 
            filter_V_59_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_59_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_59_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_59_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_59_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_ce0;
        else 
            filter_V_59_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_59_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_59_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_59_we0;
        else 
            filter_V_59_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_5_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_5_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_5_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_address0;
        else 
            filter_V_5_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_5_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_5_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_5_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_ce0;
        else 
            filter_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_5_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_5_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_5_we0;
        else 
            filter_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_60_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_60_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_60_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_address0;
        else 
            filter_V_60_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_60_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_60_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_60_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_60_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_ce0;
        else 
            filter_V_60_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_60_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_60_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_60_we0;
        else 
            filter_V_60_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_61_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_61_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_61_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_address0;
        else 
            filter_V_61_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_61_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_61_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_61_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_61_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_ce0;
        else 
            filter_V_61_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_61_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_61_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_61_we0;
        else 
            filter_V_61_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_62_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_62_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_62_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_address0;
        else 
            filter_V_62_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_62_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_62_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_62_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_62_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_ce0;
        else 
            filter_V_62_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_62_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_62_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_62_we0;
        else 
            filter_V_62_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_63_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_63_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_63_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_address0;
        else 
            filter_V_63_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_63_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_63_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_63_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_63_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_ce0;
        else 
            filter_V_63_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_63_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_63_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_63_we0;
        else 
            filter_V_63_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_6_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_6_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_6_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_address0;
        else 
            filter_V_6_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_6_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_6_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_6_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_ce0;
        else 
            filter_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_6_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_6_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_6_we0;
        else 
            filter_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_7_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_7_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_7_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_address0;
        else 
            filter_V_7_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_7_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_7_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_7_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_ce0;
        else 
            filter_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_7_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_7_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_7_we0;
        else 
            filter_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_8_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_8_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_8_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_address0;
        else 
            filter_V_8_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_8_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_8_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_8_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_ce0;
        else 
            filter_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_8_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_8_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_8_we0;
        else 
            filter_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_9_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_9_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_9_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_address0;
        else 
            filter_V_9_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_9_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_9_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_9_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_ce0;
        else 
            filter_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_9_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_9_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_9_we0;
        else 
            filter_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_address0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_address0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_address0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_address0;
        else 
            filter_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    filter_V_ce0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_ce0, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            filter_V_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_filter_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_ce0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_ce0;
        else 
            filter_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    filter_V_we0_assign_proc : process(grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_we0, ap_CS_fsm_state33)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            filter_V_we0 <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_filter_V_we0;
        else 
            filter_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    filtersPerPE_V_cast859_fu_1779_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(filtersPerPE_V_reg_2347),11));
    filtersPerPE_V_fu_1551_p2 <= std_logic_vector(unsigned(trunc_ln319_reg_2256) + unsigned(ap_const_lv10_1));
    grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_ap_start_reg;
    grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_signedOp <= signedOp_reg_2176(0);
    grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TREADY <= (strm_out_TREADY_int_regslice and ap_CS_fsm_state39);
    grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start <= grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_ap_start_reg;
    grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_ap_start_reg;
    grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_ap_start_reg;
    grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start <= grp_conv_w2_Pipeline_VITIS_LOOP_330_1_fu_594_ap_start_reg;

    grp_fu_1000_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_1000_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1000_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1000_ce_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_fu_1000_ce <= ap_const_logic_0;
        else 
            grp_fu_1000_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1000_p0 <= std_logic_vector(signed(sext_ln186_2_fu_972_p1) - signed(zext_ln186_fu_986_p1));
    grp_fu_1000_p1 <= zext_ln1513_fu_996_p1(3 - 1 downto 0);

    grp_fu_1016_ap_start_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            grp_fu_1016_ap_start <= ap_const_logic_1;
        else 
            grp_fu_1016_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_1016_ce_assign_proc : process(ap_CS_fsm_state38, ap_CS_fsm_state39, ap_CS_fsm_state40)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state40) or (ap_const_logic_1 = ap_CS_fsm_state38) or (ap_const_logic_1 = ap_CS_fsm_state39))) then 
            grp_fu_1016_ce <= ap_const_logic_0;
        else 
            grp_fu_1016_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_1016_p0 <= std_logic_vector(signed(sext_ln186_3_fu_1006_p1) - signed(zext_ln186_fu_986_p1));
    grp_fu_1016_p1 <= zext_ln1513_fu_996_p1(3 - 1 downto 0);

    grp_fu_2020_ce_assign_proc : process(ap_CS_fsm_state29, ap_CS_fsm_state32, ap_CS_fsm_state30, ap_block_state30_on_subcall_done, ap_CS_fsm_state31)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state31) or (ap_const_logic_1 = ap_CS_fsm_state32) or (ap_const_logic_1 = ap_CS_fsm_state29) or ((ap_const_boolean_0 = ap_block_state30_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state30)))) then 
            grp_fu_2020_ce <= ap_const_logic_1;
        else 
            grp_fu_2020_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_2020_p0 <= grp_fu_2020_p00(6 - 1 downto 0);
    grp_fu_2020_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln302_fu_1378_p2),32));
    icmp1447_fu_1100_p2 <= "1" when (signed(tmp_40_fu_1090_p4) > signed(ap_const_lv31_0)) else "0";
    icmp1450_fu_1116_p2 <= "1" when (signed(tmp_41_fu_1106_p4) > signed(ap_const_lv30_0)) else "0";
    icmp1453_fu_1132_p2 <= "1" when (signed(tmp_42_fu_1122_p4) > signed(ap_const_lv29_0)) else "0";
    icmp1456_fu_1148_p2 <= "1" when (signed(tmp_43_fu_1138_p4) > signed(ap_const_lv28_0)) else "0";
    icmp_ln1027_1_fu_1732_p2 <= "1" when (unsigned(outMapSizeX_V_reg_2387) < unsigned(ap_const_lv10_12)) else "0";
    icmp_ln1027_3_fu_1746_p2 <= "1" when (unsigned(kx_limit_V_reg_2125) < unsigned(ap_const_lv3_3)) else "0";
    icmp_ln1027_4_fu_1678_p2 <= "1" when (mul_ln329_reg_2340 = ap_const_lv31_0) else "0";
    icmp_ln1027_5_fu_1683_p2 <= "1" when (mul_ln329_1_reg_2358 = ap_const_lv34_0) else "0";
    icmp_ln1027_6_fu_1688_p2 <= "1" when (mul_ln329_2_reg_2364 = ap_const_lv44_0) else "0";
    icmp_ln1027_8_fu_1571_p2 <= "1" when (tmp_37_fu_1561_p4 = ap_const_lv5_0) else "0";
    icmp_ln1027_fu_1718_p2 <= "1" when (unsigned(outMapSizeY_V_reg_2376) < unsigned(ap_const_lv10_12)) else "0";
    icmp_ln310_fu_1361_p2 <= "1" when (unsigned(sext_ln186_1_fu_1290_p1) < unsigned(streamsPerAct_fu_1264_p2)) else "0";
    icmp_ln350_fu_1060_p2 <= "1" when (signed(tmp_36_fu_1050_p4) > signed(ap_const_lv30_0)) else "0";
    icmp_ln369_fu_1076_p2 <= "1" when (signed(tmp_38_fu_1066_p4) < signed(ap_const_lv23_1)) else "0";
    inputMapSizeY_1_fu_966_p2 <= std_logic_vector(unsigned(zext_ln298_1_fu_946_p1) + unsigned(inputMapSizeY));

    inputMap_V_address0_assign_proc : process(ap_CS_fsm_state36, grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_address0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_address0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            inputMap_V_address0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            inputMap_V_address0 <= grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_address0;
        else 
            inputMap_V_address0 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    inputMap_V_ce0_assign_proc : process(ap_CS_fsm_state36, grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_ce0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            inputMap_V_ce0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            inputMap_V_ce0 <= grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_ce0;
        else 
            inputMap_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputMap_V_ce1_assign_proc : process(grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce1, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            inputMap_V_ce1 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_ce1;
        else 
            inputMap_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inputMap_V_d0_assign_proc : process(ap_CS_fsm_state36, grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_d0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_d0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            inputMap_V_d0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            inputMap_V_d0 <= grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_d0;
        else 
            inputMap_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inputMap_V_we0_assign_proc : process(ap_CS_fsm_state36, grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_we0, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_we0, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            inputMap_V_we0 <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_inputMap_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            inputMap_V_we0 <= grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_inputMap_V_we0;
        else 
            inputMap_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    kn_limit_fu_1759_p3 <= 
        numKernels_read_reg_2028 when (icmp_ln369_reg_2202(0) = '1') else 
        ap_const_lv32_200;
    kx_limit_V_fu_956_p4 <= ctrl(5 downto 3);
    ky_limit_V_fu_1751_p3 <= 
        trunc_ln214_1_reg_2145 when (icmp_ln1027_3_fu_1746_p2(0) = '1') else 
        ap_const_lv2_3;
    lhs_V_1_fu_950_p2 <= std_logic_vector(unsigned(zext_ln298_1_fu_946_p1) + unsigned(inputMapSizeX));
    mul_ln302_fu_1378_p0 <= zext_ln319_fu_1294_p1(3 - 1 downto 0);
    mul_ln302_fu_1378_p1 <= zext_ln319_fu_1294_p1(3 - 1 downto 0);
    mul_ln329_1_fu_1591_p0 <= mul_ln329_1_fu_1591_p00(3 - 1 downto 0);
    mul_ln329_1_fu_1591_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kx_limit_V_reg_2125),34));
    mul_ln329_1_fu_1591_p1 <= mul_ln329_1_fu_1591_p10(31 - 1 downto 0);
    mul_ln329_1_fu_1591_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln329_reg_2340),34));
    mul_ln329_2_fu_1605_p0 <= mul_ln329_2_fu_1605_p00(10 - 1 downto 0);
    mul_ln329_2_fu_1605_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(filtersPerPE_V_fu_1551_p2),44));
    mul_ln329_2_fu_1605_p1 <= mul_ln329_2_fu_1605_p10(34 - 1 downto 0);
    mul_ln329_2_fu_1605_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln329_1_fu_1591_p2),44));
    mul_ln329_3_fu_1658_p0 <= mul_ln329_3_fu_1658_p00(10 - 1 downto 0);
    mul_ln329_3_fu_1658_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outMapSizeX_V_fu_1633_p2),54));
    mul_ln329_3_fu_1658_p1 <= mul_ln329_3_fu_1658_p10(44 - 1 downto 0);
    mul_ln329_3_fu_1658_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln329_2_reg_2364),54));
    mul_ln329_4_fu_1672_p0 <= mul_ln329_4_fu_1672_p00(10 - 1 downto 0);
    mul_ln329_4_fu_1672_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outMapSizeY_V_fu_1623_p2),64));
    mul_ln329_4_fu_1672_p1 <= mul_ln329_4_fu_1672_p10(54 - 1 downto 0);
    mul_ln329_4_fu_1672_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln329_3_fu_1658_p2),64));
    mul_ln329_fu_1545_p0 <= mul_ln329_fu_1545_p00(3 - 1 downto 0);
    mul_ln329_fu_1545_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kx_limit_V_reg_2125),31));
    mul_ln329_fu_1545_p1 <= mul_ln329_fu_1545_p10(28 - 1 downto 0);
    mul_ln329_fu_1545_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln376_fu_1530_p3),31));
    notlhs_mid11170_fu_1907_p2 <= "1" when (signed(sub_i_i72_fu_1782_p2) < signed(ap_const_lv11_1)) else "0";
    notrhs_mid1960_fu_1822_p2 <= "1" when (signed(sub_i_i41_fu_1792_p2) < signed(ap_const_lv11_1)) else "0";
    outMapSizeX_V_cast860_fu_1789_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outMapSizeX_V_reg_2387),11));
    outMapSizeX_V_fu_1633_p2 <= std_logic_vector(unsigned(trunc_ln186_1_fu_1615_p1) + unsigned(ap_const_lv10_1));
    outMapSizeY_V_cast861_fu_1799_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(outMapSizeY_V_reg_2376),11));
    outMapSizeY_V_fu_1623_p2 <= std_logic_vector(unsigned(trunc_ln186_fu_1611_p1) + unsigned(ap_const_lv10_1));
    paddingIters_fu_1480_p0 <= sext_ln303_1_reg_2236(30 - 1 downto 0);
    paddingIters_fu_1480_p1 <= zext_ln298_fu_1454_p1(3 - 1 downto 0);
    padding_V_fu_924_p1 <= ctrl(3 - 1 downto 0);
    readLimit_fu_1492_p1 <= 
        zext_ln1494_fu_1477_p1 when (icmp_ln350_reg_2197(0) = '1') else 
        inputMapSizeY_1_reg_2137;
    read_OK_fu_1766_p2 <= "1" when (unsigned(grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_readLines_out) < unsigned(inputMapSizeY_1_reg_2137)) else "0";
    ret_V_fu_1645_p0 <= ret_V_fu_1645_p00(32 - 1 downto 0);
    ret_V_fu_1645_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(streamsPerInputLine_reg_2241),34));
    ret_V_fu_1645_p1 <= ret_V_fu_1645_p10(2 - 1 downto 0);
    ret_V_fu_1645_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(stride_V_reg_2113),34));
    rev_fu_1809_p2 <= (tmp_39_reg_2207 xor ap_const_lv1_1);
    select_ln239_fu_1418_p3 <= 
        sub_ln239_1_fu_1412_p2 when (empty_fu_1406_p2(0) = '1') else 
        ap_const_lv30_21;
    select_ln301_fu_1206_p3 <= 
        sub_ln301_1_fu_1186_p2 when (tmp_fu_1159_p3(0) = '1') else 
        zext_ln301_1_fu_1202_p1;
    select_ln303_fu_1252_p3 <= 
        sub_ln303_fu_1232_p2 when (tmp_fu_1159_p3(0) = '1') else 
        zext_ln303_1_fu_1248_p1;
    select_ln319_fu_1349_p3 <= 
        sub_ln319_1_fu_1329_p2 when (tmp_35_fu_1302_p3(0) = '1') else 
        zext_ln319_2_fu_1345_p1;
    select_ln376_fu_1530_p3 <= 
        tmp_s_fu_1520_p4 when (empty_74_fu_1510_p2(0) = '1') else 
        ap_const_lv28_0;
        sext_ln186_1_fu_1290_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(streamsPerWeight_fu_1280_p2),30));

        sext_ln186_2_fu_972_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(inputMapSizeY_1_fu_966_p2),33));

        sext_ln186_3_fu_1006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(lhs_V_1_fu_950_p2),33));

        sext_ln186_4_fu_1357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln319_fu_1349_p3),30));

        sext_ln239_fu_1426_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln239_fu_1418_p3),32));

        sext_ln301_fu_1214_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln301_fu_1206_p3),28));

        sext_ln303_1_fu_1270_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(streamsPerAct_fu_1264_p2),32));

        sext_ln303_fu_1260_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(select_ln303_fu_1252_p3),30));

    shl_ln_fu_938_p3 <= (padding_V_fu_924_p1 & ap_const_lv1_0);
    streamsPerAct_fu_1264_p2 <= std_logic_vector(signed(sext_ln303_fu_1260_p1) + signed(ap_const_lv30_1));
    streamsPerWeight_fu_1280_p2 <= std_logic_vector(signed(sext_ln301_fu_1214_p1) + signed(ap_const_lv28_1));
    stride_V_fu_928_p4 <= ctrl(7 downto 6);
    strm_in_TREADY <= regslice_both_strm_in_V_data_V_U_ack_in;

    strm_in_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state36, grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_strm_in_TREADY, grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_strm_in_TREADY, grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_strm_in_TREADY, grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_in_TREADY, ap_CS_fsm_state30, ap_CS_fsm_state33, ap_CS_fsm_state39)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state39)) then 
            strm_in_TREADY_int_regslice <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state36)) then 
            strm_in_TREADY_int_regslice <= grp_conv_w2_Pipeline_ReadActivationsLOOP_fu_713_strm_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state33)) then 
            strm_in_TREADY_int_regslice <= grp_conv_w2_Pipeline_ReadWeightStreamsLOOP_fu_634_strm_in_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state30)) then 
            strm_in_TREADY_int_regslice <= grp_conv_w2_Pipeline_ReadBiasStreamsLOOP_VITIS_LOOP_240_1_fu_604_strm_in_TREADY;
        else 
            strm_in_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    strm_out_TVALID <= regslice_both_strm_out_V_data_V_U_vld_out;
    strm_out_TVALID_int_regslice <= grp_conv_w2_Pipeline_OutYLOOP_FilterLOOP_KernelXLOOP_ChannelLOOP_fu_740_strm_out_TVALID;
    sub_i_i195_fu_1772_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_1693_p1) + unsigned(ap_const_lv4_F));
    sub_i_i41_fu_1792_p2 <= std_logic_vector(unsigned(outMapSizeX_V_cast860_fu_1789_p1) + unsigned(ap_const_lv11_7FF));
    sub_i_i72_fu_1782_p2 <= std_logic_vector(unsigned(filtersPerPE_V_cast859_fu_1779_p1) + unsigned(ap_const_lv11_7FF));
    sub_i_i_fu_1802_p2 <= std_logic_vector(unsigned(outMapSizeY_V_cast861_fu_1799_p1) + unsigned(ap_const_lv11_7FF));
    sub_ln239_1_fu_1412_p2 <= std_logic_vector(unsigned(ap_const_lv30_0) - unsigned(sub_ln239_fu_1400_p2));
    sub_ln239_fu_1400_p2 <= std_logic_vector(signed(ap_const_lv30_3FFFFFFE) - signed(sext_ln186_4_fu_1357_p1));
    sub_ln301_1_fu_1186_p2 <= std_logic_vector(unsigned(ap_const_lv27_0) - unsigned(zext_ln301_fu_1182_p1));
    sub_ln301_fu_1167_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(numKernels_read_reg_2028));
    sub_ln303_fu_1232_p2 <= std_logic_vector(unsigned(ap_const_lv29_0) - unsigned(zext_ln303_fu_1228_p1));
    sub_ln319_1_fu_1329_p2 <= std_logic_vector(unsigned(ap_const_lv29_0) - unsigned(zext_ln319_1_fu_1325_p1));
    sub_ln319_fu_1310_p2 <= std_logic_vector(unsigned(ap_const_lv32_1) - unsigned(numFilters_read_reg_2038));
    tmp_35_fu_1302_p3 <= add_ln319_fu_1297_p2(31 downto 31);
    tmp_36_fu_1050_p4 <= inputMapSizeY_1_fu_966_p2(31 downto 2);
    tmp_37_fu_1561_p4 <= filtersPerPE_V_fu_1551_p2(9 downto 5);
    tmp_38_fu_1066_p4 <= numKernels(31 downto 9);
    tmp_40_fu_1090_p1 <= numFilters;
    tmp_40_fu_1090_p4 <= tmp_40_fu_1090_p1(31 downto 1);
    tmp_41_fu_1106_p1 <= numFilters;
    tmp_41_fu_1106_p4 <= tmp_41_fu_1106_p1(31 downto 2);
    tmp_42_fu_1122_p1 <= numFilters;
    tmp_42_fu_1122_p4 <= tmp_42_fu_1122_p1(31 downto 3);
    tmp_43_fu_1138_p1 <= numFilters;
    tmp_43_fu_1138_p4 <= tmp_43_fu_1138_p1(31 downto 4);
    tmp_6_fu_1440_p3 <= (add_ln239_fu_1434_p2 & ap_const_lv4_0);
    tmp_fu_1159_p3 <= add_ln301_fu_1154_p2(31 downto 31);
    tmp_s_fu_1520_p4 <= add_ln376_fu_1515_p2(31 downto 4);
    totalBiasStreams_fu_1371_p2 <= std_logic_vector(signed(sext_ln186_4_fu_1357_p1) + signed(ap_const_lv30_1));
    trunc_ln186_1_fu_1615_p1 <= grp_fu_1016_p2(10 - 1 downto 0);
    trunc_ln186_2_fu_1619_p1 <= grp_fu_1000_p2(5 - 1 downto 0);
    trunc_ln186_3_fu_1629_p1 <= grp_fu_1016_p2(5 - 1 downto 0);
    trunc_ln186_fu_1611_p1 <= grp_fu_1000_p2(10 - 1 downto 0);
    trunc_ln1_fu_1218_p4 <= sub_ln301_fu_1167_p2(31 downto 4);
    trunc_ln214_fu_1396_p1 <= select_ln319_fu_1349_p3(6 - 1 downto 0);
    trunc_ln301_1_fu_1172_p4 <= sub_ln301_fu_1167_p2(31 downto 6);
    trunc_ln301_2_fu_1192_p4 <= add_ln301_fu_1154_p2(31 downto 6);
    trunc_ln303_1_fu_1238_p4 <= add_ln301_fu_1154_p2(31 downto 4);
    trunc_ln319_2_fu_1315_p4 <= sub_ln319_fu_1310_p2(31 downto 4);
    trunc_ln319_3_fu_1335_p4 <= add_ln319_fu_1297_p2(31 downto 4);
    trunc_ln319_fu_1367_p1 <= select_ln319_fu_1349_p3(10 - 1 downto 0);
    weightsOffset_fu_1388_p3 <= 
        streamsPerAct_fu_1264_p2 when (icmp_ln310_fu_1361_p2(0) = '1') else 
        sext_ln186_1_fu_1290_p1;
    xPadUpperLimit_fu_1498_p2 <= std_logic_vector(unsigned(streamsPerInputLine_reg_2241) - unsigned(paddingIters_fu_1480_p2));
    x_limit_V_1_fu_1737_p3 <= 
        add_ln214_fu_1701_p2 when (icmp_ln1027_1_fu_1732_p2(0) = '1') else 
        ap_const_lv5_12;
    yPadUpperLimit_fu_1504_p2 <= std_logic_vector(unsigned(inputMapSizeY_1_reg_2137) - unsigned(zext_ln298_fu_1454_p1));
    y_limit_V_1_fu_1723_p3 <= 
        add_ln278_fu_1696_p2 when (icmp_ln1027_fu_1718_p2(0) = '1') else 
        ap_const_lv5_12;
    zext_ln1494_fu_1477_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kx_limit_V_reg_2125),32));
    zext_ln1496_fu_1693_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kx_limit_V_reg_2125),4));
    zext_ln1513_fu_996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(stride_V_fu_928_p4),33));
    zext_ln186_fu_986_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kx_limit_V_fu_956_p4),33));
    zext_ln239_fu_1430_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln239_fu_1426_p1),33));
    zext_ln298_1_fu_946_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_938_p3),32));
    zext_ln298_fu_1454_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(padding_V_reg_2106),32));
    zext_ln301_1_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln301_2_fu_1192_p4),27));
    zext_ln301_fu_1182_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln301_1_fu_1172_p4),27));
    zext_ln303_1_fu_1248_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln303_1_fu_1238_p4),29));
    zext_ln303_fu_1228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln1_fu_1218_p4),29));
    zext_ln319_1_fu_1325_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln319_2_fu_1315_p4),29));
    zext_ln319_2_fu_1345_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln319_3_fu_1335_p4),29));
    zext_ln319_fu_1294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(kx_limit_V_reg_2125),6));
end behav;
