DRM_DEV_ERROR,FUNC_0
MDP4_LCDC_LVDS_INTF_CTL_CH1_CLK_LANE_EN,VAR_0
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE0_EN,VAR_1
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE1_EN,VAR_2
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE2_EN,VAR_3
MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE3_EN,VAR_4
MDP4_LCDC_LVDS_INTF_CTL_CH2_CLK_LANE_EN,VAR_5
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE0_EN,VAR_6
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE1_EN,VAR_7
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE2_EN,VAR_8
MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE3_EN,VAR_9
MDP4_LCDC_LVDS_INTF_CTL_CH_SWAP,VAR_10
MDP4_LCDC_LVDS_INTF_CTL_ENABLE,VAR_11
MDP4_LCDC_LVDS_INTF_CTL_MODE_SEL,VAR_12
MDP4_LCDC_LVDS_INTF_CTL_RGB_OUT,VAR_13
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT0,FUNC_1
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT1,FUNC_2
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT2,FUNC_3
MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT3,FUNC_4
MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT4,FUNC_5
MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT5,FUNC_6
MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT6,FUNC_7
MDP4_LVDS_PHY_CFG0_CHANNEL0,VAR_14
MDP4_LVDS_PHY_CFG0_CHANNEL1,VAR_15
MDP4_LVDS_PHY_CFG0_SERIALIZATION_ENBLE,VAR_16
REG_MDP4_LCDC_LVDS_INTF_CTL,VAR_17
REG_MDP4_LCDC_LVDS_MUX_CTL_3_TO_0,FUNC_8
REG_MDP4_LCDC_LVDS_MUX_CTL_6_TO_4,FUNC_9
REG_MDP4_LVDS_PHY_CFG0,VAR_18
REG_MDP4_LVDS_PHY_CFG2,VAR_19
get_connector,FUNC_10
get_kms,FUNC_11
mb,FUNC_12
mdp4_write,FUNC_13
udelay,FUNC_14
setup_phy,FUNC_15
encoder,VAR_20
dev,VAR_21
connector,VAR_22
mdp4_kms,VAR_23
lvds_intf,VAR_24
lvds_phy_cfg0,VAR_25
bpp,VAR_26
nchan,VAR_27
swap,VAR_28
