<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p980" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_980{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_980{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_980{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_980{left:121px;bottom:1086px;}
#t5_980{left:147px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t6_980{left:146px;bottom:1071px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t7_980{left:121px;bottom:1044px;}
#t8_980{left:147px;bottom:1046px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t9_980{left:146px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ta_980{left:146px;bottom:1013px;letter-spacing:-0.1px;word-spacing:-0.53px;}
#tb_980{left:121px;bottom:986px;}
#tc_980{left:147px;bottom:988px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#td_980{left:146px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_980{left:147px;bottom:947px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_980{left:147px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.85px;}
#tg_980{left:147px;bottom:914px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_980{left:147px;bottom:897px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#ti_980{left:147px;bottom:872px;letter-spacing:-0.15px;word-spacing:-1.16px;}
#tj_980{left:147px;bottom:855px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tk_980{left:147px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.38px;}
#tl_980{left:147px;bottom:814px;letter-spacing:-0.15px;word-spacing:-1.09px;}
#tm_980{left:147px;bottom:797px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_980{left:95px;bottom:773px;}
#to_980{left:121px;bottom:773px;letter-spacing:-0.19px;word-spacing:-0.11px;}
#tp_980{left:121px;bottom:746px;}
#tq_980{left:147px;bottom:749px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_980{left:121px;bottom:722px;}
#ts_980{left:147px;bottom:724px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tt_980{left:121px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tu_980{left:69px;bottom:673px;}
#tv_980{left:95px;bottom:677px;letter-spacing:-0.19px;}
#tw_980{left:175px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tx_980{left:95px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_980{left:95px;bottom:635px;}
#tz_980{left:121px;bottom:635px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t10_980{left:121px;bottom:619px;letter-spacing:-0.14px;}
#t11_980{left:95px;bottom:594px;}
#t12_980{left:121px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t13_980{left:95px;bottom:571px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_980{left:95px;bottom:554px;letter-spacing:-0.2px;word-spacing:-0.36px;}
#t15_980{left:69px;bottom:528px;}
#t16_980{left:95px;bottom:532px;letter-spacing:-0.17px;}
#t17_980{left:160px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t18_980{left:95px;bottom:507px;}
#t19_980{left:121px;bottom:507px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t1a_980{left:95px;bottom:483px;}
#t1b_980{left:121px;bottom:483px;letter-spacing:-0.16px;word-spacing:-0.35px;}
#t1c_980{left:95px;bottom:458px;}
#t1d_980{left:121px;bottom:458px;letter-spacing:-0.16px;word-spacing:-1.16px;}
#t1e_980{left:423px;bottom:458px;}
#t1f_980{left:436px;bottom:458px;letter-spacing:-0.15px;word-spacing:-1.25px;}
#t1g_980{left:569px;bottom:458px;}
#t1h_980{left:582px;bottom:458px;letter-spacing:-0.14px;word-spacing:-1.17px;}
#t1i_980{left:121px;bottom:441px;}
#t1j_980{left:134px;bottom:441px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#t1k_980{left:95px;bottom:417px;}
#t1l_980{left:121px;bottom:417px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#t1m_980{left:578px;bottom:417px;}
#t1n_980{left:591px;bottom:417px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1o_980{left:121px;bottom:400px;letter-spacing:-0.16px;}
#t1p_980{left:167px;bottom:400px;}
#t1q_980{left:180px;bottom:400px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t1r_980{left:95px;bottom:377px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_980{left:69px;bottom:351px;}
#t1t_980{left:95px;bottom:354px;letter-spacing:-0.19px;}
#t1u_980{left:159px;bottom:354px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1v_980{left:69px;bottom:328px;}
#t1w_980{left:95px;bottom:331px;letter-spacing:-0.2px;}
#t1x_980{left:171px;bottom:331px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1y_980{left:69px;bottom:305px;}
#t1z_980{left:95px;bottom:309px;letter-spacing:-0.19px;}
#t20_980{left:166px;bottom:309px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t21_980{left:69px;bottom:282px;}
#t22_980{left:95px;bottom:286px;letter-spacing:-0.17px;}
#t23_980{left:155px;bottom:286px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t24_980{left:69px;bottom:259px;}
#t25_980{left:95px;bottom:263px;letter-spacing:-0.19px;}
#t26_980{left:165px;bottom:263px;letter-spacing:-0.16px;word-spacing:-0.63px;}
#t27_980{left:95px;bottom:246px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t28_980{left:69px;bottom:220px;}
#t29_980{left:95px;bottom:223px;letter-spacing:-0.18px;}
#t2a_980{left:138px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t2b_980{left:739px;bottom:230px;}
#t2c_980{left:69px;bottom:197px;}
#t2d_980{left:95px;bottom:200px;letter-spacing:-0.18px;}
#t2e_980{left:165px;bottom:200px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t2f_980{left:95px;bottom:183px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t2g_980{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t2h_980{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t2i_980{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_980{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_980{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_980{font-size:18px;font-family:TimesNewRoman_3ec;color:#000;}
.s4_980{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_980{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_980{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_980{font-size:14px;font-family:Verdana-Italic_3eb;color:#000;}
.s8_980{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s9_980{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts980" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_3eb;
	src: url("fonts/Verdana-Italic_3eb.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg980Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg980" style="-webkit-user-select: none;"><object width="935" height="1210" data="980/980.svg" type="image/svg+xml" id="pdf980" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_980" class="t s1_980">26-4 </span><span id="t2_980" class="t s1_980">Vol. 3C </span>
<span id="t3_980" class="t s2_980">VMX NON-ROOT OPERATION </span>
<span id="t4_980" class="t s3_980">• </span><span id="t5_980" class="t s4_980">If the “PAUSE exiting” and “PAUSE-loop exiting” VM-execution controls are both 0, the PAUSE </span>
<span id="t6_980" class="t s4_980">instruction executes normally. </span>
<span id="t7_980" class="t s3_980">• </span><span id="t8_980" class="t s4_980">If the “PAUSE exiting” VM-execution control is 1, the PAUSE instruction causes a VM exit (the “PAUSE- </span>
<span id="t9_980" class="t s4_980">loop exiting” VM-execution control is ignored if CPL = 0 and the “PAUSE exiting” VM-execution control </span>
<span id="ta_980" class="t s4_980">is 1). </span>
<span id="tb_980" class="t s3_980">• </span><span id="tc_980" class="t s4_980">If the “PAUSE exiting” VM-execution control is 0 and the “PAUSE-loop exiting” VM-execution control is </span>
<span id="td_980" class="t s4_980">1, the following treatment applies. </span>
<span id="te_980" class="t s4_980">The processor determines the amount of time between this execution of PAUSE and the previous </span>
<span id="tf_980" class="t s4_980">execution of PAUSE at CPL 0. If this amount of time exceeds the value of the VM-execution control field </span>
<span id="tg_980" class="t s4_980">PLE_Gap, the processor considers this execution to be the first execution of PAUSE in a loop. (It also </span>
<span id="th_980" class="t s4_980">does so for the first execution of PAUSE at CPL 0 after VM entry.) </span>
<span id="ti_980" class="t s4_980">Otherwise, the processor determines the amount of time since the most recent execution of PAUSE that </span>
<span id="tj_980" class="t s4_980">was considered to be the first in a loop. If this amount of time exceeds the value of the VM-execution </span>
<span id="tk_980" class="t s4_980">control field PLE_Window, a VM exit occurs. </span>
<span id="tl_980" class="t s4_980">For purposes of these computations, time is measured based on a counter that runs at the same rate as </span>
<span id="tm_980" class="t s4_980">the timestamp counter (TSC). </span>
<span id="tn_980" class="t s4_980">— </span><span id="to_980" class="t s4_980">CPL &gt; 0. </span>
<span id="tp_980" class="t s3_980">• </span><span id="tq_980" class="t s4_980">If the “PAUSE exiting” VM-execution control is 0, the PAUSE instruction executes normally. </span>
<span id="tr_980" class="t s3_980">• </span><span id="ts_980" class="t s4_980">If the “PAUSE exiting” VM-execution control is 1, the PAUSE instruction causes a VM exit. </span>
<span id="tt_980" class="t s4_980">The “PAUSE-loop exiting” VM-execution control is ignored if CPL &gt; 0. </span>
<span id="tu_980" class="t s5_980">• </span><span id="tv_980" class="t s6_980">PCONFIG. </span><span id="tw_980" class="t s4_980">The PCONFIG instruction causes a VM exit if the “enable PCONFIG” VM-execution control is 1 and </span>
<span id="tx_980" class="t s4_980">one of the following is true: </span>
<span id="ty_980" class="t s4_980">— </span><span id="tz_980" class="t s4_980">The value of EAX is less than 63 and the corresponding bit in the PCONFIG-exiting bitmap is 1 (see Section </span>
<span id="t10_980" class="t s4_980">25.6.18). </span>
<span id="t11_980" class="t s4_980">— </span><span id="t12_980" class="t s4_980">The value of EAX is greater than or equal to 63 and bit 63 in the PCONFIG-exiting bitmap is 1. </span>
<span id="t13_980" class="t s4_980">If the “enable PCONFIG” VM-execution control is 1 and neither of the previous items hold, the PCONFIG </span>
<span id="t14_980" class="t s4_980">instruction executes normally. </span>
<span id="t15_980" class="t s5_980">• </span><span id="t16_980" class="t s6_980">RDMSR. </span><span id="t17_980" class="t s4_980">The RDMSR instruction causes a VM exit if any of the following are true: </span>
<span id="t18_980" class="t s4_980">— </span><span id="t19_980" class="t s4_980">The “use MSR bitmaps” VM-execution control is 0. </span>
<span id="t1a_980" class="t s4_980">— </span><span id="t1b_980" class="t s4_980">The value of ECX is not in the ranges 00000000H – 00001FFFH and C0000000H – C0001FFFH. </span>
<span id="t1c_980" class="t s4_980">— </span><span id="t1d_980" class="t s4_980">The value of ECX is in the range 00000000H </span><span id="t1e_980" class="t s4_980">– </span><span id="t1f_980" class="t s4_980">00001FFFH and bit </span><span id="t1g_980" class="t s7_980">n </span><span id="t1h_980" class="t s4_980">in read bitmap for low MSRs is 1, where </span>
<span id="t1i_980" class="t s7_980">n </span><span id="t1j_980" class="t s4_980">is the value of ECX. </span>
<span id="t1k_980" class="t s4_980">— </span><span id="t1l_980" class="t s4_980">The value of ECX is in the range C0000000H – C0001FFFH and bit </span><span id="t1m_980" class="t s7_980">n </span><span id="t1n_980" class="t s4_980">in read bitmap for high MSRs is 1, </span>
<span id="t1o_980" class="t s4_980">where </span><span id="t1p_980" class="t s7_980">n </span><span id="t1q_980" class="t s4_980">is the value of ECX &amp; 00001FFFH. </span>
<span id="t1r_980" class="t s4_980">See Section 25.6.9 for details regarding how these bitmaps are identified. </span>
<span id="t1s_980" class="t s5_980">• </span><span id="t1t_980" class="t s6_980">RDPMC. </span><span id="t1u_980" class="t s4_980">The RDPMC instruction causes a VM exit if the “RDPMC exiting” VM-execution control is 1. </span>
<span id="t1v_980" class="t s5_980">• </span><span id="t1w_980" class="t s6_980">RDRAND. </span><span id="t1x_980" class="t s4_980">The RDRAND instruction causes a VM exit if the “RDRAND exiting” VM-execution control is 1. </span>
<span id="t1y_980" class="t s5_980">• </span><span id="t1z_980" class="t s6_980">RDSEED. </span><span id="t20_980" class="t s4_980">The RDSEED instruction causes a VM exit if the “RDSEED exiting” VM-execution control is 1. </span>
<span id="t21_980" class="t s5_980">• </span><span id="t22_980" class="t s6_980">RDTSC. </span><span id="t23_980" class="t s4_980">The RDTSC instruction causes a VM exit if the “RDTSC exiting” VM-execution control is 1. </span>
<span id="t24_980" class="t s5_980">• </span><span id="t25_980" class="t s6_980">RDTSCP. </span><span id="t26_980" class="t s4_980">The RDTSCP instruction causes a VM exit if the “RDTSC exiting” and “enable RDTSCP” VM-execution </span>
<span id="t27_980" class="t s4_980">controls are both 1. </span>
<span id="t28_980" class="t s5_980">• </span><span id="t29_980" class="t s6_980">RSM. </span><span id="t2a_980" class="t s4_980">The RSM instruction causes a VM exit if executed in system-management mode (SMM). </span>
<span id="t2b_980" class="t s8_980">1 </span>
<span id="t2c_980" class="t s5_980">• </span><span id="t2d_980" class="t s6_980">TPAUSE. </span><span id="t2e_980" class="t s4_980">The TPAUSE instruction causes a VM exit if the “RDTSC exiting” and “enable user wait and pause” </span>
<span id="t2f_980" class="t s4_980">VM-execution controls are both 1. </span>
<span id="t2g_980" class="t s9_980">1. </span><span id="t2h_980" class="t s9_980">Execution of the RSM instruction outside SMM causes an invalid-opcode exception regardless of whether the processor is in VMX </span>
<span id="t2i_980" class="t s9_980">operation. It also does so in VMX root operation in SMM; see Section 32.15.3. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
