<!DOCTYPE html>
<!-- RISC-V SoC Project Showcase Page -->
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>RISC-V SoC Project - Louis Antoine Portfolio</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.0.0/css/all.min.css">
    <style>
        * {
            margin: 0;
            padding: 0;
            box-sizing: border-box;
        }

        body {
            font-family: 'Inter', -apple-system, BlinkMacSystemFont, sans-serif;
            background: linear-gradient(135deg, #0a0a0a 0%, #1a1a2e 100%);
            color: #e0e0e0;
            min-height: 100vh;
            overflow-x: hidden;
        }

        /* Navigation */
        nav {
            position: fixed;
            top: 0;
            width: 100%;
            padding: 1rem 2rem;
            background: rgba(10, 10, 10, 0.95);
            backdrop-filter: blur(10px);
            z-index: 1000;
            border-bottom: 1px solid rgba(255, 255, 255, 0.1);
        }

        .nav-content {
            max-width: 1400px;
            margin: 0 auto;
            display: flex;
            justify-content: space-between;
            align-items: center;
        }

        .nav-brand {
            font-size: 1.5rem;
            font-weight: 700;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
        }

        .nav-links {
            display: flex;
            gap: 2rem;
        }

        .nav-links a {
            color: #e0e0e0;
            text-decoration: none;
            transition: color 0.3s;
        }

        .nav-links a:hover {
            color: #667eea;
        }

        /* Hero Section */
        .hero {
            margin-top: 80px;
            padding: 4rem 2rem;
            text-align: center;
            background: linear-gradient(135deg, rgba(102, 126, 234, 0.1) 0%, rgba(118, 75, 162, 0.1) 100%);
        }

        .hero h1 {
            font-size: 3rem;
            margin-bottom: 1rem;
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            -webkit-background-clip: text;
            -webkit-text-fill-color: transparent;
        }

        .hero .subtitle {
            font-size: 1.2rem;
            color: #a0a0a0;
            margin-bottom: 2rem;
        }

        .tech-badges {
            display: flex;
            justify-content: center;
            gap: 1rem;
            flex-wrap: wrap;
            margin-bottom: 2rem;
        }

        .tech-badge {
            padding: 0.5rem 1rem;
            background: rgba(102, 126, 234, 0.2);
            border: 1px solid rgba(102, 126, 234, 0.5);
            border-radius: 20px;
            font-size: 0.9rem;
        }

        /* Content Sections */
        .container {
            max-width: 1200px;
            margin: 0 auto;
            padding: 2rem;
        }

        .section {
            margin-bottom: 4rem;
        }

        .section h2 {
            font-size: 2rem;
            margin-bottom: 1.5rem;
            color: #667eea;
            display: flex;
            align-items: center;
            gap: 1rem;
        }

        .section h2 i {
            font-size: 1.5rem;
        }

        .feature-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(300px, 1fr));
            gap: 2rem;
            margin-top: 2rem;
        }

        .feature-card {
            background: rgba(255, 255, 255, 0.05);
            border: 1px solid rgba(255, 255, 255, 0.1);
            border-radius: 15px;
            padding: 2rem;
            transition: transform 0.3s, box-shadow 0.3s;
        }

        .feature-card:hover {
            transform: translateY(-5px);
            box-shadow: 0 10px 30px rgba(102, 126, 234, 0.3);
        }

        .feature-card h3 {
            color: #764ba2;
            margin-bottom: 1rem;
            display: flex;
            align-items: center;
            gap: 0.5rem;
        }

        .feature-card ul {
            list-style: none;
            padding-left: 0;
        }

        .feature-card li {
            padding: 0.5rem 0;
            border-bottom: 1px solid rgba(255, 255, 255, 0.05);
        }

        .feature-card li:last-child {
            border-bottom: none;
        }

        /* Code Block */
        .code-block {
            background: #1a1a1a;
            border: 1px solid rgba(255, 255, 255, 0.1);
            border-radius: 10px;
            padding: 1.5rem;
            overflow-x: auto;
            margin: 1rem 0;
        }

        .code-block pre {
            color: #e0e0e0;
            font-family: 'Fira Code', monospace;
            font-size: 0.9rem;
            line-height: 1.6;
        }

        /* Performance Metrics */
        .metrics-grid {
            display: grid;
            grid-template-columns: repeat(auto-fit, minmax(200px, 1fr));
            gap: 1.5rem;
            margin-top: 2rem;
        }

        .metric-card {
            background: linear-gradient(135deg, rgba(102, 126, 234, 0.1) 0%, rgba(118, 75, 162, 0.1) 100%);
            border: 1px solid rgba(102, 126, 234, 0.3);
            border-radius: 10px;
            padding: 1.5rem;
            text-align: center;
        }

        .metric-value {
            font-size: 2rem;
            font-weight: 700;
            color: #667eea;
        }

        .metric-label {
            color: #a0a0a0;
            margin-top: 0.5rem;
        }

        /* Action Buttons */
        .action-buttons {
            display: flex;
            gap: 1rem;
            justify-content: center;
            margin-top: 2rem;
        }

        .btn {
            padding: 1rem 2rem;
            border-radius: 10px;
            text-decoration: none;
            font-weight: 600;
            transition: transform 0.3s, box-shadow 0.3s;
            display: inline-flex;
            align-items: center;
            gap: 0.5rem;
        }

        .btn-primary {
            background: linear-gradient(135deg, #667eea 0%, #764ba2 100%);
            color: white;
        }

        .btn-secondary {
            background: transparent;
            color: #667eea;
            border: 2px solid #667eea;
        }

        .btn:hover {
            transform: translateY(-3px);
            box-shadow: 0 10px 20px rgba(102, 126, 234, 0.3);
        }

        /* Architecture Diagram */
        .architecture-diagram {
            background: #1a1a1a;
            border: 1px solid rgba(255, 255, 255, 0.1);
            border-radius: 15px;
            padding: 2rem;
            margin: 2rem 0;
            text-align: center;
        }

        .pipeline-stages {
            display: flex;
            justify-content: space-between;
            align-items: center;
            margin: 2rem 0;
        }

        .stage {
            flex: 1;
            padding: 1rem;
            background: rgba(102, 126, 234, 0.2);
            border: 1px solid rgba(102, 126, 234, 0.5);
            border-radius: 10px;
            margin: 0 0.5rem;
        }

        .stage h4 {
            color: #667eea;
            margin-bottom: 0.5rem;
        }

        /* Footer */
        footer {
            text-align: center;
            padding: 2rem;
            border-top: 1px solid rgba(255, 255, 255, 0.1);
            margin-top: 4rem;
        }
    </style>
</head>
<body>
    <!-- Navigation -->
    <nav>
        <div class="nav-content">
            <div class="nav-brand">RISC-V SoC Project</div>
            <div class="nav-links">
                <a href="index.html">Main Portfolio</a>
                <a href="additional-projects.html">All Projects</a>
                <a href="#architecture">Architecture</a>
                <a href="#features">Features</a>
                <a href="#performance">Performance</a>
            </div>
        </div>
    </nav>

    <!-- Hero Section -->
    <section class="hero">
        <h1>RISC-V Based Custom SoC</h1>
        <p class="subtitle">Complete System-on-Chip Implementation with Peripheral Integration</p>
        <div class="tech-badges">
            <span class="tech-badge">SystemVerilog</span>
            <span class="tech-badge">RISC-V ISA</span>
            <span class="tech-badge">AXI-Lite</span>
            <span class="tech-badge">FPGA</span>
            <span class="tech-badge">Vivado/Quartus</span>
        </div>
        <div class="action-buttons">
            <a href="https://github.com/yourusername/riscv-soc" class="btn btn-primary">
                <i class="fab fa-github"></i> View on GitHub
            </a>
            <a href="#documentation" class="btn btn-secondary">
                <i class="fas fa-book"></i> Documentation
            </a>
        </div>
    </section>

    <!-- Architecture Section -->
    <div class="container">
        <section class="section" id="architecture">
            <h2><i class="fas fa-microchip"></i> System Architecture</h2>
            
            <div class="architecture-diagram">
                <h3>5-Stage Pipeline Architecture</h3>
                <div class="pipeline-stages">
                    <div class="stage">
                        <h4>IF</h4>
                        <p>Instruction Fetch</p>
                    </div>
                    <div class="stage">
                        <h4>ID</h4>
                        <p>Instruction Decode</p>
                    </div>
                    <div class="stage">
                        <h4>EX</h4>
                        <p>Execute</p>
                    </div>
                    <div class="stage">
                        <h4>MEM</h4>
                        <p>Memory Access</p>
                    </div>
                    <div class="stage">
                        <h4>WB</h4>
                        <p>Write Back</p>
                    </div>
                </div>
            </div>

            <div class="feature-grid">
                <div class="feature-card">
                    <h3><i class="fas fa-brain"></i> CPU Core</h3>
                    <ul>
                        <li>RV32IM ISA Support</li>
                        <li>5-stage pipeline with hazard detection</li>
                        <li>Hardware multiply/divide unit</li>
                        <li>Branch prediction</li>
                        <li>Data forwarding</li>
                        <li>CSR support for interrupts</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-network-wired"></i> Bus Architecture</h3>
                    <ul>
                        <li>AXI4-Lite interconnect</li>
                        <li>1×8 crossbar topology</li>
                        <li>Memory-mapped peripherals</li>
                        <li>32-bit address/data width</li>
                        <li>Single outstanding transaction</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-memory"></i> Memory System</h3>
                    <ul>
                        <li>128KB on-chip SRAM</li>
                        <li>16KB boot ROM</li>
                        <li>Dual-port BRAM</li>
                        <li>Single-cycle access</li>
                        <li>Harvard architecture option</li>
                    </ul>
                </div>
            </div>
        </section>

        <!-- Features Section -->
        <section class="section" id="features">
            <h2><i class="fas fa-cogs"></i> Peripheral Suite</h2>
            
            <div class="feature-grid">
                <div class="feature-card">
                    <h3><i class="fas fa-terminal"></i> UART</h3>
                    <ul>
                        <li>16550-compatible</li>
                        <li>Programmable baud rate</li>
                        <li>TX/RX FIFOs</li>
                        <li>Interrupt support</li>
                        <li>115200 bps default</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-exchange-alt"></i> SPI Master</h3>
                    <ul>
                        <li>Modes 0-3 support</li>
                        <li>Up to 25 MHz clock</li>
                        <li>4 chip select lines</li>
                        <li>8-bit data width</li>
                        <li>Interrupt capability</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-plug"></i> GPIO</h3>
                    <ul>
                        <li>16 configurable I/O pins</li>
                        <li>Individual direction control</li>
                        <li>Edge/level interrupts</li>
                        <li>Pull-up/down config</li>
                        <li>Atomic set/clear/toggle</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-clock"></i> Timer/PWM</h3>
                    <ul>
                        <li>32-bit counter</li>
                        <li>Programmable prescaler</li>
                        <li>Auto-reload mode</li>
                        <li>4 PWM channels</li>
                        <li>Compare interrupts</li>
                    </ul>
                </div>
            </div>
        </section>

        <!-- Performance Section -->
        <section class="section" id="performance">
            <h2><i class="fas fa-tachometer-alt"></i> Performance Metrics</h2>
            
            <div class="metrics-grid">
                <div class="metric-card">
                    <div class="metric-value">50-100</div>
                    <div class="metric-label">MHz on Artix-7</div>
                </div>
                <div class="metric-card">
                    <div class="metric-value">~1.4</div>
                    <div class="metric-label">CPI (typical)</div>
                </div>
                <div class="metric-card">
                    <div class="metric-value">≥0.7</div>
                    <div class="metric-label">DMIPS/MHz</div>
                </div>
                <div class="metric-card">
                    <div class="metric-value">≥1.5</div>
                    <div class="metric-label">CoreMark/MHz</div>
                </div>
                <div class="metric-card">
                    <div class="metric-value">~3500</div>
                    <div class="metric-label">LUTs (Artix-7)</div>
                </div>
                <div class="metric-card">
                    <div class="metric-value">32</div>
                    <div class="metric-label">BRAM Blocks</div>
                </div>
            </div>
        </section>

        <!-- Implementation Details -->
        <section class="section">
            <h2><i class="fas fa-code"></i> Implementation Highlights</h2>
            
            <div class="code-block">
                <pre>// Example: 5-Stage Pipeline CPU Top Level
module riscv_cpu #(
    parameter XLEN = 32,
    parameter RESET_ADDR = 32'h0000_0000
)(
    input  logic             clk,
    input  logic             rst,
    
    // Instruction memory interface
    output logic [XLEN-1:0]  imem_addr,
    output logic             imem_req,
    input  logic [XLEN-1:0]  imem_rdata,
    
    // Data memory interface
    output logic [XLEN-1:0]  dmem_addr,
    output logic [XLEN-1:0]  dmem_wdata,
    output logic [3:0]       dmem_we,
    
    // Interrupt interface
    input  logic             timer_irq,
    input  logic             external_irq
);</pre>
            </div>

            <div class="feature-grid">
                <div class="feature-card">
                    <h3><i class="fas fa-microchip"></i> Advanced Features</h3>
                    <ul>
                        <li>AXI-Lite micro-sequencer</li>
                        <li>Hardware state machine for UART</li>
                        <li>Boot ROM in RISC-V assembly</li>
                        <li>Memory initialization from hex</li>
                        <li>Autonomous message printing</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-check-circle"></i> Verification</h3>
                    <ul>
                        <li>RISC-V ISA compliance tests</li>
                        <li>SystemVerilog testbenches</li>
                        <li>Cocotb Python tests</li>
                        <li>Functional coverage tracking</li>
                        <li>Dhrystone/CoreMark benchmarks</li>
                    </ul>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-microchip"></i> FPGA Support</h3>
                    <ul>
                        <li>Xilinx Artix-7 (Basys3/Arty)</li>
                        <li>Intel Cyclone V (DE10-Nano)</li>
                        <li>Timing-closed at 50+ MHz</li>
                        <li>Full constraints provided</li>
                        <li>Resource-optimized design</li>
                    </ul>
                </div>
            </div>
        </section>

        <!-- Documentation Section -->
        <section class="section" id="documentation">
            <h2><i class="fas fa-book"></i> Documentation & Resources</h2>
            
            <div class="feature-grid">
                <div class="feature-card">
                    <h3><i class="fas fa-rocket"></i> Live Implementation</h3>
                    <p>Interactive code viewer with syntax highlighting and documentation</p>
                    <a href="riscv-soc-implementation.html" class="btn btn-secondary" style="margin-top: 1rem;">
                        <i class="fas fa-arrow-right"></i> View Live Code
                    </a>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-chart-line"></i> Performance Analysis</h3>
                    <p>Comprehensive performance modeling, simulations, and timing analysis</p>
                    <a href="riscv-soc-performance.html" class="btn btn-secondary" style="margin-top: 1rem;">
                        <i class="fas fa-tachometer-alt"></i> View Performance
                    </a>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-file-alt"></i> Architecture Docs</h3>
                    <p>Detailed architecture documentation, memory map, peripheral registers, timing diagrams</p>
                    <a href="#" class="btn btn-secondary" style="margin-top: 1rem;">
                        <i class="fas fa-arrow-right"></i> Read Docs
                    </a>
                </div>
                
                <div class="feature-card">
                    <h3><i class="fas fa-code-branch"></i> Source Code</h3>
                    <p>Complete RTL sources, firmware, testbenches, build scripts, and examples</p>
                    <a href="https://github.com/alovladi007/louis-antoine-portfolio/tree/main/riscv-soc-files" class="btn btn-secondary" style="margin-top: 1rem;">
                        <i class="fab fa-github"></i> View Source Code
                    </a>
                </div>
            </div>
        </section>
    </div>

    <!-- Footer -->
    <footer>
        <p>&copy; 2025 Louis Antoine. All rights reserved.</p>
        <p>RISC-V SoC Project - Advanced Digital Design</p>
    </footer>
</body>
</html>