Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 0ed22bfe748f4002bb78f48d7cbf2cac --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_delay_logic_behav xil_defaultlib.tb_delay_logic -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
