module TopModule (
  input in1,
  input in2,
  output logic out
);

// Create an AND gate with a bubble on the in2 input
assign out = (in1 & ~in2);

endmodule