// Copyright 2024-2026 Jonathan Shook
// SPDX-License-Identifier: Apache-2.0

//! Per-statement compilation for the Polydat DSL compiler.
//!
//! `compile_binding` maps each AST statement to assembler operations:
//! function calls become nodes, literals become constant nodes, and
//! identifiers become identity (alias) nodes.
//!
//! Literal promotion: when a literal constant (integer, float, string)
//! appears in a position where the function's signature expects a wire
//! input, the compiler automatically inserts an anonymous `ConstU64`,
//! `ConstF64`, or `ConstStr` node and wires from it.  This lets you
//! write `pow(x, 3.0)` or `f64_mul(x, 0.1)` directly without first
//! binding the constant to a name.

use crate::compile::assembly::{PolydatAssembler, WireRef};
use crate::dsl::ast::*;
use crate::dsl::factory::{build_node, ConstArg};
use crate::dsl::registry;
use crate::ast::{PortType, SlotType};
use crate::library::fixed::*;
use crate::library::identity::*;
use crate::library::format::*;

use super::compile::Compiler;
use crate::dsl::lexer::Span;

/// Wrap an expression in a `to_f64(expr)` call. Used by the
/// `if(cond, a, b)` desugar to widen a u64 branch when the other
/// branch is f64.
/// Does the string literal contain at least one `{...}` placeholder
/// whose body is *not* literal content (a quoted JSON / CQL map
/// fragment)? Used by the binding compiler to decide whether to
/// desugar a string literal as a printf interpolation node or
/// emit it as a plain `ConstStr`.
///
/// Mirrors the host's literal-content rule so the
/// compile-time and parse-time disambiguation rules stay aligned:
/// a `{...}` whose trimmed body starts with `'` or `"` is literal
/// content (e.g. `{'class': 'SimpleStrategy'}`,
/// `{"a": 1, "b": 2}`), never a bind point.
fn string_lit_has_real_placeholder(s: &str) -> bool {
    let chars: Vec<char> = s.chars().collect();
    let mut i = 0;
    while i < chars.len() {
        if chars[i] == '{' {
            let body_start = i + 1;
            let mut body_end = body_start;
            while body_end < chars.len() && chars[body_end] != '}' {
                body_end += 1;
            }
            let body: String = chars[body_start..body_end].iter().collect();
            let trimmed = body.trim();
            if !trimmed.is_empty()
                && !trimmed.starts_with('\'')
                && !trimmed.starts_with('"')
            {
                return true;
            }
            i = body_end + 1;
        } else {
            i += 1;
        }
    }
    false
}

/// The source span of an expression, for diagnostics. `BinOp`
/// carries no span of its own (it's a desugaring node), so it
/// reports `0:0` — callers that need a real location should
/// reach into an operand.
fn expr_span(expr: &Expr) -> Span {
    match expr {
        Expr::IntLit(_, s) | Expr::FloatLit(_, s) | Expr::StringLit(_, s)
            | Expr::Ident(_, s) | Expr::UnaryNeg(_, s) | Expr::UnaryBitNot(_, s)
            | Expr::ArrayLit(_, s) | Expr::Cast(_, _, s) => *s,
        Expr::Call(c) => c.span,
        Expr::FieldAccess { span, .. } => *span,
        Expr::BinOp(..) => Span { line: 0, col: 0 },
    }
}

/// Render a list-literal binding value to the comma-joined string a
/// sweep-axis param carries (e.g. `[25, 50]` → `25, 50`). polydat has
/// no const-vector node, and a list-valued param is a sweep axis
/// consumed by a comprehension `WorkloadParamList` source, which
/// **splits the param's string value on `, ; ws`** and parses each
/// token to its natural type. So the binding must produce the SAME
/// bracket-free, unquoted form a string-valued sweep param uses
/// (`limit_values: "25, 50"`) — wrapping it in `[...]` or quoting
/// elements would leave un-splittable tokens and mistype the iter var.
/// Elements are literals in every real case; a non-literal element
/// (rare) renders as a `?` placeholder rather than failing the bind.
fn render_list_literal(elems: &[Expr]) -> String {
    fn elem(e: &Expr) -> String {
        match e {
            Expr::IntLit(v, _) => v.to_string(),
            Expr::FloatLit(v, _) => {
                if v.fract() == 0.0 { format!("{v:.1}") } else { format!("{v}") }
            }
            // Unquoted — matches the `"OTHER, ADA002"` string-list
            // convention so the comprehension source splits cleanly.
            Expr::StringLit(s, _) => s.clone(),
            Expr::Ident(s, _) => s.clone(),
            Expr::UnaryNeg(inner, _) => format!("-{}", elem(inner)),
            _ => "?".to_string(),
        }
    }
    elems.iter().map(elem).collect::<Vec<_>>().join(", ")
}

fn wrap_to_f64(inner: Expr) -> Expr {
    let span = expr_span(&inner);
    Expr::Call(crate::dsl::ast::CallExpr {
        func: "to_f64".into(),
        args: vec![Arg::Positional(inner)],
        span,
    })
}

/// Flatten an `+`-tree of Str operands into a single sequence.
///
/// `"a" + b + "c"` parses as `BinOp(BinOp("a", +, b), +, "c")`; this
/// walks the left/right spines and emits each leaf so the str_concat
/// desugar can produce a single variadic node instead of a chain of
/// 2-arg concats.
fn flatten_str_add(expr: &Expr, out: &mut Vec<Expr>) {
    match expr {
        Expr::BinOp(l, BinOpKind::Add, r) => {
            flatten_str_add(l, out);
            flatten_str_add(r, out);
        }
        _ => out.push(expr.clone()),
    }
}

/// Infer the output `PortType` of an expression without compiling it.
///
/// Uses heuristics to determine whether an expression produces a u64 or f64
/// value. This drives type-aware operator dispatch: when both operands of
/// an arithmetic operator are u64, the compiler selects the u64 variant
/// (e.g. `u64_mul`) instead of the f64 variant (`f64_mul`).
///
/// For unknown cases, defaults to `PortType::U64`.
fn infer_expr_type(
    expr: &Expr,
    asm: &PolydatAssembler,
    input_names: &[String],
) -> PortType {
    match expr {
        Expr::IntLit(_, _) => PortType::U64,
        Expr::FloatLit(_, _) => PortType::F64,
        Expr::StringLit(_, _) => PortType::Str,
        // SRD-84 Part 1b — a cast's type is its target.
        Expr::Cast(_, ty, _) => *ty,
        Expr::Ident(name, _) => {
            // An input's declared type. Coordinate inputs are u64, but
            // an `f64` / `str` extern carries its declared type — must
            // NOT be U64-defaulted, or an `f64` extern in a comparison
            // (e.g. `error_rate > 0.1`) gets spuriously ToF64-widened
            // (SRD-84 Part 1). Fall back to u64 for inputs with no
            // recorded type (e.g. coordinate inputs).
            if input_names.contains(name) {
                return asm.input_type(name).unwrap_or(PortType::U64);
            }
            // Check if it's a known binding — look up output type from assembler.
            asm.output_type(name).unwrap_or(PortType::U64)
        }
        Expr::Call(call) => {
            // The registry is the source of truth: macro-registered
            // functions carry their return port statically
            // (FuncSig::output_port). The name heuristic below is
            // only the fallback for hand registrations without one
            // — it rotted silently as f64-returning functions were
            // added (vec_dot et al. inferred as U64, lowering
            // `vec_dot(..) * x` to u64_mul and failing resolve).
            let f = call.func.as_str();
            if let Some(port) = crate::dsl::registry::lookup(f)
                .and_then(|sig| sig.output_port)
            {
                return port;
            }
            // Heuristic based on function name prefix/membership.
            if f.starts_with("f64_") || f.starts_with("to_f64")
                || ["sin", "cos", "tan", "asin", "acos", "atan", "atan2",
                    "sqrt", "abs_f64", "ln", "exp", "pow", "lerp",
                    "scale_range", "unit_interval", "clamp_f64",
                    "quantize", "discretize", "f64_mod",
                    "icd_normal", "icd_uniform",
                ].contains(&f) {
                PortType::F64
            } else {
                PortType::U64
            }
        }
        Expr::BinOp(lhs, op, rhs) => {
            match op {
                BinOpKind::BitAnd | BinOpKind::BitOr | BinOpKind::BitXor |
                BinOpKind::Shl | BinOpKind::Shr => PortType::U64,
                BinOpKind::Pow => PortType::F64,
                // Comparison operators always produce a u64 truth
                // value (0 or 1) regardless of operand types — the
                // type-aware desugar in compile_binding picks the
                // right input variant.
                BinOpKind::Eq | BinOpKind::Ne |
                BinOpKind::Lt | BinOpKind::Gt |
                BinOpKind::Le | BinOpKind::Ge => PortType::U64,
                // SRD-84 Part 1 — logical `&&` / `||` produce a u64
                // truthiness (0/1), like comparisons.
                BinOpKind::And | BinOpKind::Or => PortType::U64,
                _ => {
                    let lt = infer_expr_type(lhs, asm, input_names);
                    let rt = infer_expr_type(rhs, asm, input_names);
                    if matches!(op, BinOpKind::Add)
                        && (lt == PortType::Str || rt == PortType::Str)
                    {
                        PortType::Str
                    } else if lt == PortType::F64 || rt == PortType::F64 {
                        PortType::F64
                    } else {
                        PortType::U64
                    }
                }
            }
        }
        Expr::UnaryNeg(_, _) => PortType::F64,
        Expr::UnaryBitNot(_, _) => PortType::U64,
        Expr::ArrayLit(_, _) => PortType::U64,
        Expr::FieldAccess { source, field, .. } => {
            // Treat as an identifier reference — check assembler for output type.
            let wire_name = format!("{source}__{field}");
            asm.output_type(&wire_name).unwrap_or(PortType::U64)
        }
    }
}

impl Compiler {
    /// Compile one binding statement into the assembler.
    ///
    /// `targets` are the LHS names, `value` is the RHS expression.
    /// Single-target bindings produce a single node.  Multi-target
    /// bindings (destructuring) produce an internal node plus one
    /// `Identity` node per target that fans out each output port.
    pub(super) fn compile_binding(
        &mut self,
        asm: &mut PolydatAssembler,
        targets: &[String],
        value: &Expr,
    ) -> Result<(), String> {
        // Track the LHS as the "current binding" so anon_name() prefixes
        // intermediate node names with it. Saved/restored so nested
        // recursive calls (e.g. the `if` desugar that re-enters
        // compile_binding) keep the outer binding visible.
        let prior_binding = self.current_binding.take();
        self.current_binding = targets.first().cloned().or(prior_binding.clone());
        let result = self.compile_binding_inner(asm, targets, value);
        self.current_binding = prior_binding;
        result
    }

    fn compile_binding_inner(
        &mut self,
        asm: &mut PolydatAssembler,
        targets: &[String],
        value: &Expr,
    ) -> Result<(), String> {
        match value {
            Expr::Call(call) => {
                // `if(cond, a, b)` is a compiler intrinsic — desugar
                // to `select_u64(cond, a, b)` or `select_f64(cond, a, b)`
                // based on the inferred types of the two branches.
                // Mismatched branch types are widened: any u64 branch
                // is wrapped in `to_f64(...)` when the other branch is
                // f64. Both branches always evaluate (no short-circuit);
                // see SRD 10 §"Conditional selection" for the rationale.
                if call.func == "if" {
                    if call.args.len() != 3 {
                        return Err(format!(
                            "if({}): expected 3 arguments (cond, a, b), got {}",
                            targets[0], call.args.len()
                        ));
                    }
                    let cond_arg = call.args[0].clone();
                    let a_expr = match &call.args[1] {
                        Arg::Positional(e) => e.clone(),
                        Arg::Named(_, e) => e.clone(),
                    };
                    let b_expr = match &call.args[2] {
                        Arg::Positional(e) => e.clone(),
                        Arg::Named(_, e) => e.clone(),
                    };
                    let a_type = infer_expr_type(&a_expr, asm, &self.input_names);
                    let b_type = infer_expr_type(&b_expr, asm, &self.input_names);
                    // Branch-type priority: Str > F64 > U64. When
                    // either branch is Str, route through select_str
                    // (the other branch auto-converts to Str at wire
                    // resolution per PortType's "any → Str" rule).
                    // Otherwise the existing F64/U64 widening path
                    // applies.
                    let str_path = a_type == PortType::Str || b_type == PortType::Str;
                    let f64_path = !str_path
                        && (a_type == PortType::F64 || b_type == PortType::F64);
                    let widened_a = if f64_path && a_type == PortType::U64 {
                        wrap_to_f64(a_expr.clone())
                    } else { a_expr };
                    let widened_b = if f64_path && b_type == PortType::U64 {
                        wrap_to_f64(b_expr.clone())
                    } else { b_expr };
                    let func_name = if str_path { "select_str" }
                                    else if f64_path { "select_f64" }
                                    else { "select_u64" };
                    let new_call = crate::dsl::ast::CallExpr {
                        func: func_name.into(),
                        args: vec![
                            cond_arg,
                            Arg::Positional(widened_a),
                            Arg::Positional(widened_b),
                        ],
                        span: call.span,
                    };
                    return self.compile_binding(asm, targets, &Expr::Call(new_call));
                }

                let node_name = if targets.len() == 1 {
                    targets[0].clone()
                } else {
                    // For destructuring, the node gets the first target's name
                    // as a base, and we wire the output ports separately.
                    targets[0].clone()
                };

                // Resolve arguments to wire refs
                let mut wire_refs = Vec::new();
                let mut const_args = Vec::new();

                // Look up the function signature so we can determine which
                // arg positions are wire slots vs const slots.  When a
                // literal appears in a wire slot we promote it to an
                // anonymous const node and wire from it instead of
                // treating it as a build-time constant.
                let sig = registry::lookup(&call.func);

                // Build an iterator over the param slot-types.  We step
                // through it once per argument, wire-position by wire-position
                // or const-position by const-position, depending on what each
                // arg is.  For functions without a registry entry (or variadic
                // ones) we fall back to the original literal-as-const behaviour.
                let param_slot_types: Vec<SlotType> = sig
                    .map(|s| s.params.iter().map(|p| p.slot_type).collect())
                    .unwrap_or_default();

                // For functions whose arity declares variadic wires
                // (e.g. `pick(b0, b1, …, bN-1, v0, v1, …, vN-1)`),
                // the params spec typically lists only one entry —
                // signature is "all positions are wires." Honour
                // that so trailing literal arguments are promoted
                // to anonymous const-wire nodes instead of being
                // collected as build-time const_args (which the
                // variadic ctor would silently drop, producing a
                // truncated node with the wrong shape).
                let variadic_wires = sig
                    .map(|s| matches!(s.arity, super::registry::Arity::VariadicWires { .. }))
                    .unwrap_or(false);

                // `param_cursor` indexes the param list in lockstep
                // with the call args.
                for (param_cursor, arg) in call.args.iter().enumerate() {
                    let (expr, _name) = match arg {
                        Arg::Positional(e) => (e, None),
                        Arg::Named(n, e) => (e, Some(n.as_str())),
                    };

                    // Determine the expected slot type for this argument
                    // position, if known from the signature. For
                    // variadic-wires functions, positions past the
                    // explicit params list are still wires.
                    let expected_slot = param_slot_types.get(param_cursor).copied();

                    // Helper: is this arg position expected to be a wire input?
                    let wants_wire = expected_slot
                        .map(|s| s.is_wire())
                        .unwrap_or(variadic_wires);

                    match expr {
                        Expr::Ident(id, _) => {
                            // Is it a coordinate?
                            if self.input_names.contains(id) {
                                wire_refs.push(WireRef::input(id));
                            } else {
                                wire_refs.push(WireRef::node(id));
                            }
                        }
                        Expr::IntLit(v, _) => {
                            if wants_wire {
                                // Promote to an anonymous ConstU64 wire node.
                                let anon = self.anon_name();
                                asm.add_node(&anon, Box::new(ConstU64::new(*v)), vec![]);
                                wire_refs.push(WireRef::node(anon));
                            } else {
                                const_args.push(ConstArg::Int(*v));
                            }
                        }
                        Expr::FloatLit(v, _) => {
                            if wants_wire {
                                // Promote to an anonymous ConstF64 wire node.
                                let anon = self.anon_name();
                                asm.add_node(&anon, Box::new(ConstF64::new(*v)), vec![]);
                                wire_refs.push(WireRef::node(anon));
                            } else {
                                const_args.push(ConstArg::Float(*v));
                            }
                        }
                        Expr::StringLit(s, _) => {
                            if wants_wire {
                                // Promote to an anonymous ConstStr wire node.
                                let anon = self.anon_name();
                                asm.add_node(&anon, Box::new(ConstStr::new(s.clone())), vec![]);
                                wire_refs.push(WireRef::node(anon));
                            } else {
                                const_args.push(ConstArg::Str(s.clone()));
                            }
                        }
                        Expr::Call(inner) => {
                            // Inline nesting: desugar to an anonymous node
                            let anon = self.anon_name();
                            self.compile_binding(asm, std::slice::from_ref(&anon), &Expr::Call(inner.clone()))?;
                            wire_refs.push(WireRef::node(anon));
                        }
                        Expr::ArrayLit(elems, _) => {
                            let floats: Vec<f64> = elems.iter().map(|e| match e {
                                Expr::FloatLit(v, _) => *v,
                                Expr::IntLit(v, _) => *v as f64,
                                _ => 0.0,
                            }).collect();
                            const_args.push(ConstArg::FloatArray(floats));
                        }
                        Expr::UnaryNeg(inner, _) => {
                            // Special case: `-literal` as a constant or wire argument.
                            // e.g. lerp(u, -10.0, 10.0) treats -10.0 as const.
                            // e.g. pow(x, -2.0) promotes to a ConstF64 wire node.
                            match inner.as_ref() {
                                Expr::FloatLit(v, _) => {
                                    if wants_wire {
                                        let anon = self.anon_name();
                                        asm.add_node(&anon, Box::new(ConstF64::new(-v)), vec![]);
                                        wire_refs.push(WireRef::node(anon));
                                    } else {
                                        const_args.push(ConstArg::Float(-v));
                                    }
                                }
                                Expr::IntLit(v, _) => {
                                    if wants_wire {
                                        // Negative integer: promote as ConstF64
                                        let anon = self.anon_name();
                                        asm.add_node(&anon, Box::new(ConstF64::new(-(*v as f64))), vec![]);
                                        wire_refs.push(WireRef::node(anon));
                                    } else {
                                        // Wrapping negate for u64 (effectively i64 reinterpret)
                                        const_args.push(ConstArg::Float(-(*v as f64)));
                                    }
                                }
                                _ => {
                                    // General case: wire input via anonymous node
                                    let anon = self.anon_name();
                                    self.compile_binding(asm, std::slice::from_ref(&anon), expr)?;
                                    wire_refs.push(WireRef::node(anon));
                                }
                            }
                        }
                        Expr::BinOp(..) | Expr::UnaryBitNot(..) | Expr::Cast(..) => {
                            // Inline arithmetic / cast: desugar to an anonymous node
                            let anon = self.anon_name();
                            self.compile_binding(asm, std::slice::from_ref(&anon), expr)?;
                            wire_refs.push(WireRef::node(anon));
                        }
                        Expr::FieldAccess { source, field, .. } => {
                            let wire_name = format!("{source}__{field}");
                            wire_refs.push(WireRef::node(&wire_name));
                        }
                    }
                }

                // SRD 23 §"Mutation entry points → GK": install
                // the enclosing binding's name as attribution for
                // any node that records it (e.g. `control_set`).
                // The scope guard clears on Drop so nested
                // compilation never leaks an outer attribution.
                let _binding_scope = targets.first().map(|n|
                    crate::dsl::factory::compile_ctx::scoped_binding(n));
                let wire_types: Vec<PortType> = wire_refs.iter()
                    .map(|w| asm.wire_type(w).unwrap_or(PortType::U64))
                    .collect();
                let node = match build_node(&call.func, &wire_refs, &wire_types, &const_args) {
                    Ok(n) => n,
                    Err(e) if e.contains("unknown function") => {
                        // Try module resolution before giving up
                        if self.try_inline_module(asm, &call.func, &call.args, targets)? {
                            return Ok(());
                        }
                        return Err(e);
                    }
                    Err(e) => return Err(e),
                };

                // SRD 53 §"Source-string call-site sugar": for each
                // Handle-typed input port whose wire produces a Str
                // value, splice in the resolver named by the
                // function's `default_resolver` hint. Performs the
                // auto-promotion defined as "string-conversion node
                // insertion" — works the same as the assembler's
                // type-adapter pass, but is parameterized by the
                // consumer's resolver hint (which the type-adapter
                // pass can't see at the wire-type-only granularity).
                self.auto_promote_handle_inputs(
                    asm, &call.func, &*node, &mut wire_refs,
                )?;

                if targets.len() == 1 {
                    asm.add_node(&node_name, node, wire_refs);
                    self.all_names.push(node_name);
                } else {
                    // Multi-output: add the node under an internal name,
                    // then add identity nodes for each destructured target
                    // that reference specific output ports.
                    //
                    // Each target's alias must carry that output port's own
                    // type — a heterogeneous tuple (e.g. `is_stable`'s
                    // `(f64, u64)`) otherwise fails wire-type resolution.
                    // Capture the port types before the node is moved.
                    let out_types: Vec<PortType> = node
                        .meta()
                        .outs
                        .iter()
                        .map(|p| p.typ)
                        .collect();
                    let internal_name = format!("__destruct_{}", self.anon_counter);
                    self.anon_counter += 1;
                    asm.add_node(&internal_name, node, wire_refs);

                    for (i, target) in targets.iter().enumerate() {
                        let ty = out_types.get(i).copied().unwrap_or(PortType::U64);
                        asm.add_node(
                            target,
                            Box::new(Identity::new(ty)),
                            vec![WireRef::node_port(&internal_name, i)],
                        );
                        self.all_names.push(target.clone());
                    }
                }
            }
            Expr::StringLit(s, _) => {
                // String interpolation: "{code}-{seq}" desugars to a
                // string template node. Same disambiguation rule as
                // `nbrs_workload::bindpoints::is_literal_content` —
                // a `{...}` whose body starts with a quote (`'` or
                // `"`) is literal content (e.g. CQL map literal
                // `{'class': 'SimpleStrategy'}`, JSON object
                // `{"a": 1}`), not a bind point. When ALL `{...}`
                // placeholders in the string are literal-content,
                // emit the whole string as a `ConstStr` — no
                // interpolation, no wire wiring.
                let has_braces = s.contains('{') && s.contains('}');
                let any_real_placeholder = has_braces
                    && string_lit_has_real_placeholder(s);
                if any_real_placeholder {
                    // Parse bind points
                    let mut bind_names = Vec::new();
                    let mut i = 0;
                    let chars: Vec<char> = s.chars().collect();
                    while i < chars.len() {
                        if chars[i] == '{' {
                            i += 1;
                            let start = i;
                            while i < chars.len() && chars[i] != '}' { i += 1; }
                            let body: String = chars[start..i].iter().collect();
                            // Skip literal-content `{...}` (matches
                            // `is_literal_content`); they stay as
                            // text in the format string.
                            let trimmed = body.trim();
                            if !trimmed.starts_with('\'')
                                && !trimmed.starts_with('"')
                                && !bind_names.contains(&body)
                            {
                                bind_names.push(body);
                            }
                            i += 1;
                        } else {
                            i += 1;
                        }
                    }

                    // For now, use a Printf node with U64ToString adapters
                    // This is a simplified desugar — a full implementation
                    // would handle mixed types.
                    let wire_refs: Vec<WireRef> = bind_names.iter()
                        .map(|n| {
                            if self.input_names.contains(n) {
                                WireRef::input(n)
                            } else {
                                WireRef::node(n)
                            }
                        })
                        .collect();

                    // Build format string. Real placeholders
                    // collapse to `{}`; literal-content `{...}`
                    // (CQL map / JSON object) reproduces verbatim
                    // so the printf output preserves the braces.
                    let mut fmt_str = String::new();
                    let mut ci = 0;
                    while ci < chars.len() {
                        if chars[ci] == '{' {
                            let body_start = ci + 1;
                            let mut body_end = body_start;
                            while body_end < chars.len() && chars[body_end] != '}' {
                                body_end += 1;
                            }
                            let body: String = chars[body_start..body_end].iter().collect();
                            let trimmed = body.trim();
                            if trimmed.starts_with('\'') || trimmed.starts_with('"') {
                                // Literal content — keep as-is.
                                fmt_str.push('{');
                                fmt_str.push_str(&body);
                                if body_end < chars.len() {
                                    fmt_str.push('}');
                                }
                            } else {
                                fmt_str.push_str("{}");
                            }
                            ci = body_end + 1;
                        } else {
                            fmt_str.push(chars[ci]);
                            ci += 1;
                        }
                    }

                    // All inputs treated as Str via auto-adapters.
                    // SRD-80b Phase E: `Printf::new(fmt, n_wires)` —
                    // the macro-emitted constructor declares each
                    // variadic slot as `PortType::Str` so explicit
                    // input-type vectors are no longer threaded
                    // through the call.
                    let node = Box::new(Printf::new(fmt_str.clone(), bind_names.len()));
                    let name = &targets[0];
                    asm.add_node(name, node, wire_refs);
                    self.all_names.push(name.clone());
                } else {
                    // Plain string constant
                    let name = &targets[0];
                    asm.add_node(name, Box::new(ConstStr::new(s.clone())), vec![]);
                    self.all_names.push(name.clone());
                }
            }
            Expr::Ident(id, _) => {
                // Simple alias: target := source. The passthrough's
                // port type is inferred from the source wire so an
                // f64 / bool / json alias doesn't clash with
                // Identity's hardcoded u64 ports. Falls back to u64
                // when the type can't be resolved at this point —
                // preserves the legacy Identity behaviour for the
                // unknown-source case.
                let name = &targets[0];
                let wire = if self.input_names.contains(id) {
                    WireRef::input(id)
                } else {
                    WireRef::node(id)
                };
                let src_type = asm.wire_type(&wire).unwrap_or(PortType::U64);
                if src_type == PortType::U64 {
                    asm.add_node(name, Box::new(Identity::new(crate::ast::PortType::U64)), vec![wire]);
                } else {
                    asm.add_node(
                        name,
                        Box::new(PortPassthrough::new(name, src_type)),
                        vec![wire],
                    );
                }
                self.all_names.push(name.clone());
            }
            Expr::IntLit(v, _) => {
                let name = &targets[0];
                asm.add_node(name, Box::new(ConstU64::new(*v)), vec![]);
                self.all_names.push(name.clone());
            }
            Expr::FloatLit(v, _) => {
                let name = &targets[0];
                asm.add_node(name, Box::new(ConstF64::new(*v)), vec![]);
                self.all_names.push(name.clone());
            }
            Expr::BinOp(lhs, op, rhs) => {
                // Desugar infix arithmetic to the equivalent function call node.
                // Type-aware dispatch: infer operand types and select the
                // appropriate u64 or f64 variant. When one operand is u64 and
                // the other is f64, the u64 operand is auto-widened via to_f64.
                let lhs_type = infer_expr_type(lhs, asm, &self.input_names);
                let rhs_type = infer_expr_type(rhs, asm, &self.input_names);

                // Str + anything → str_concat. Either side being Str
                // routes the `+` operator to the variadic concat node.
                // Adjacent Str+ operations are flattened so
                // `"a" + b + "c"` lowers to a single
                // `str_concat("a", b, "c")` call.
                if matches!(op, BinOpKind::Add)
                    && (lhs_type == PortType::Str || rhs_type == PortType::Str)
                {
                    let mut operands: Vec<Expr> = Vec::new();
                    flatten_str_add(lhs, &mut operands);
                    flatten_str_add(rhs, &mut operands);
                    let mut wire_refs = Vec::with_capacity(operands.len());
                    for operand in &operands {
                        wire_refs.push(self.compile_binop_operand(asm, operand)?);
                    }
                    let wire_types: Vec<PortType> = wire_refs.iter()
                        .map(|w| asm.wire_type(w).unwrap_or(PortType::U64))
                        .collect();
                    let node = build_node("str_concat", &wire_refs, &wire_types, &[])?;
                    let name = &targets[0];
                    asm.add_node(name, node, wire_refs);
                    self.all_names.push(name.clone());
                    return Ok(());
                }

                // SRD-84 Part 1 — eager logical `&&` / `||`. Normalise
                // each operand to truthiness (`x != 0` → 0/1), then
                // bitwise-combine: the bitwise and/or of two truthiness
                // values is the logical and/or. Both operands evaluate
                // (eager; short-circuit is a deferred optimisation).
                if matches!(op, BinOpKind::And | BinOpKind::Or) {
                    let lhs_truthy = Expr::BinOp(
                        lhs.clone(), BinOpKind::Ne,
                        Box::new(Expr::IntLit(0, expr_span(lhs))));
                    let rhs_truthy = Expr::BinOp(
                        rhs.clone(), BinOpKind::Ne,
                        Box::new(Expr::IntLit(0, expr_span(rhs))));
                    let wa = self.compile_binop_operand(asm, &lhs_truthy)?;
                    let wb = self.compile_binop_operand(asm, &rhs_truthy)?;
                    let func = if matches!(op, BinOpKind::And) {
                        "u64_and"
                    } else {
                        "u64_or"
                    };
                    let node = build_node(
                        func, &[wa.clone(), wb.clone()],
                        &[PortType::U64, PortType::U64], &[])?;
                    let name = &targets[0];
                    asm.add_node(name, node, vec![wa, wb]);
                    self.all_names.push(name.clone());
                    return Ok(());
                }

                let (func_name, need_widen_lhs, need_widen_rhs) = match op {
                    BinOpKind::Add | BinOpKind::Sub | BinOpKind::Mul |
                    BinOpKind::Div | BinOpKind::Mod => {
                        if lhs_type == PortType::U64 && rhs_type == PortType::U64 {
                            let name = match op {
                                BinOpKind::Add => "u64_add",
                                BinOpKind::Sub => "u64_sub",
                                BinOpKind::Mul => "u64_mul",
                                BinOpKind::Div => "u64_div",
                                BinOpKind::Mod => "u64_mod",
                                other => unreachable!(
                                    "arithmetic dispatch reached with non-arithmetic \
                                     BinOpKind {other:?}; the enclosing match only \
                                     admits Add/Sub/Mul/Div/Mod"),
                            };
                            (name, false, false)
                        } else {
                            let name = match op {
                                BinOpKind::Add => "f64_add",
                                BinOpKind::Sub => "f64_sub",
                                BinOpKind::Mul => "f64_mul",
                                BinOpKind::Div => "f64_div",
                                BinOpKind::Mod => "f64_mod",
                                other => unreachable!(
                                    "arithmetic dispatch reached with non-arithmetic \
                                     BinOpKind {other:?}; the enclosing match only \
                                     admits Add/Sub/Mul/Div/Mod"),
                            };
                            (name, lhs_type == PortType::U64, rhs_type == PortType::U64)
                        }
                    }
                    BinOpKind::Pow => ("pow", lhs_type == PortType::U64, rhs_type == PortType::U64),
                    BinOpKind::BitAnd => ("u64_and", false, false),
                    BinOpKind::BitOr  => ("u64_or", false, false),
                    BinOpKind::BitXor => ("u64_xor", false, false),
                    BinOpKind::Shl    => ("u64_shl", false, false),
                    BinOpKind::Shr    => ("u64_shr", false, false),
                    // Comparison: pick u64 or f64 input variant. If
                    // either operand is f64 we widen the u64 side via
                    // ToF64 so both inputs share a type and the
                    // f64-suffixed comparison node fires.
                    BinOpKind::Eq | BinOpKind::Ne |
                    BinOpKind::Lt | BinOpKind::Gt |
                    BinOpKind::Le | BinOpKind::Ge => {
                        // Three operand-type families: Str takes
                        // priority (str_eq / str_ne are the only
                        // ordered ops we support on Str so far —
                        // <, >, <=, >= on Str fall through to the
                        // u64 path which will surface a type
                        // mismatch). f64 wins over u64 when either
                        // side is f64 (with widening). u64 is the
                        // default.
                        let str_path = lhs_type == PortType::Str || rhs_type == PortType::Str;
                        let f64_path = !str_path
                            && (lhs_type == PortType::F64 || rhs_type == PortType::F64);
                        let prefix = if str_path { "str" }
                                     else if f64_path { "f64" }
                                     else { "u64" };
                        let (suffix, symbol) = match op {
                            BinOpKind::Eq => ("eq", "=="),
                            BinOpKind::Ne => ("ne", "!="),
                            BinOpKind::Lt => ("lt", "<"),
                            BinOpKind::Gt => ("gt", ">"),
                            BinOpKind::Le => ("le", "<="),
                            BinOpKind::Ge => ("ge", ">="),
                            other => unreachable!(
                                "comparison dispatch reached with non-comparison \
                                 BinOpKind {other:?}; the enclosing match only \
                                 admits Eq/Ne/Lt/Gt/Le/Ge"),
                        };
                        let name: &'static str = match (prefix, suffix) {
                            ("u64", "eq") => "u64_eq", ("u64", "ne") => "u64_ne",
                            ("u64", "lt") => "u64_lt", ("u64", "gt") => "u64_gt",
                            ("u64", "le") => "u64_le", ("u64", "ge") => "u64_ge",
                            ("f64", "eq") => "f64_eq", ("f64", "ne") => "f64_ne",
                            ("f64", "lt") => "f64_lt", ("f64", "gt") => "f64_gt",
                            ("f64", "le") => "f64_le", ("f64", "ge") => "f64_ge",
                            ("str", "eq") => "str_eq", ("str", "ne") => "str_ne",
                            ("str", _) => return Err(format!(
                                "comparison operator `{symbol}` is not supported for \
                                 String operands; only `==` and `!=` are defined on \
                                 strings. Compare string values for equality, or \
                                 convert to a numeric type for ordering comparisons.",
                            )),
                            (other_prefix, other_suffix) => unreachable!(
                                "comparison node-name dispatch fell through for \
                                 (prefix={other_prefix:?}, suffix={other_suffix:?}); \
                                 prefix is one of u64/f64/str and suffix one of \
                                 eq/ne/lt/gt/le/ge by construction"),
                        };
                        // Widen u64→f64 only on the f64 path. The
                        // str path takes both sides as Str via
                        // automatic conversion at wire-resolution
                        // time (any type → Str is implicit per
                        // PortType doc).
                        let widen_lhs = f64_path && lhs_type == PortType::U64;
                        let widen_rhs = f64_path && rhs_type == PortType::U64;
                        (name, widen_lhs, widen_rhs)
                    }
                    BinOpKind::And | BinOpKind::Or => unreachable!(
                        "logical And/Or are desugared by the early-return \
                         truthiness path above and never reach the func-name \
                         dispatch"),
                };

                // Compile each operand. Simple identifiers and literals
                // are resolved directly as wire references to avoid
                // inserting Identity nodes that lose type information.
                let lhs_ref = self.compile_binop_operand(asm, lhs)?;
                let rhs_ref = self.compile_binop_operand(asm, rhs)?;

                // Insert to_f64 widening adapters where needed.
                let lhs_final = if need_widen_lhs {
                    let adapted = self.anon_name();
                    asm.add_node(
                        &adapted,
                        Box::new(crate::library::convert::ToF64::new()),
                        vec![lhs_ref],
                    );
                    WireRef::node(&adapted)
                } else {
                    lhs_ref
                };
                let rhs_final = if need_widen_rhs {
                    let adapted = self.anon_name();
                    asm.add_node(
                        &adapted,
                        Box::new(crate::library::convert::ToF64::new()),
                        vec![rhs_ref],
                    );
                    WireRef::node(&adapted)
                } else {
                    rhs_ref
                };

                let wire_refs = vec![lhs_final, rhs_final];
                let wire_types: Vec<PortType> = wire_refs.iter()
                    .map(|w| asm.wire_type(w).unwrap_or(PortType::U64))
                    .collect();
                let node = build_node(func_name, &wire_refs, &wire_types, &[])?;
                let name = &targets[0];
                asm.add_node(name, node, wire_refs);
                self.all_names.push(name.clone());
            }
            Expr::UnaryNeg(inner, _) => {
                // Desugar `-x` to `f64_sub(0.0, x)`.
                let zero_name = self.anon_name();
                asm.add_node(&zero_name, Box::new(ConstF64::new(0.0)), vec![]);

                let inner_name = self.anon_name();
                self.compile_binding(asm, std::slice::from_ref(&inner_name), inner)?;

                let wire_refs = vec![WireRef::node(&zero_name), WireRef::node(&inner_name)];
                let wire_types: Vec<PortType> = wire_refs.iter()
                    .map(|w| asm.wire_type(w).unwrap_or(PortType::U64))
                    .collect();
                let node = build_node("f64_sub", &wire_refs, &wire_types, &[])?;
                let name = &targets[0];
                asm.add_node(name, node, wire_refs);
                self.all_names.push(name.clone());
            }
            Expr::UnaryBitNot(inner, _) => {
                // Desugar `!x` to `u64_not(x)`.
                let inner_name = self.anon_name();
                self.compile_binding(asm, std::slice::from_ref(&inner_name), inner)?;

                let wire_refs = vec![WireRef::node(&inner_name)];
                let wire_types: Vec<PortType> = wire_refs.iter()
                    .map(|w| asm.wire_type(w).unwrap_or(PortType::U64))
                    .collect();
                let node = build_node("u64_not", &wire_refs, &wire_types, &[])?;
                let name = &targets[0];
                asm.add_node(name, node, wire_refs);
                self.all_names.push(name.clone());
            }
            Expr::FieldAccess { source, field, .. } => {
                // Source projection: wire target to the source__field node.
                let wire_name = format!("{source}__{field}");
                let name = &targets[0];
                // Infer the passthrough's port type from the source
                // wire (e.g. `q.cursor` → Ext when q is partition-bound).
                // Without this inference, Ext-typed projections like
                // SRD 71's `q.cursor` would be forced to u64 and fail
                // downstream type-checking.
                let port_type = asm.output_type(&wire_name)
                    .unwrap_or(crate::ast::PortType::U64);
                let identity = Box::new(
                    crate::library::identity::PortPassthrough::new(name, port_type)
                );
                asm.add_node(name, identity, vec![WireRef::node(&wire_name)]);
                self.all_names.push(name.clone());
            }
            Expr::ArrayLit(elems, _) => {
                // A list literal bound to a wire — e.g. a list-valued
                // workload param like `limit_values: [25]`. polydat has
                // no const-vector node and these list params are sweep
                // axes consumed as `{name}` interpolation /
                // comprehension-source text, so bind the list to a
                // `ConstStr` holding its literal text. (A wire that
                // genuinely needs the elements as numbers can parse it
                // with `str_to_vec_i32` / `str_to_vec_f32`.)
                let name = &targets[0];
                let rendered = render_list_literal(elems);
                asm.add_node(name, Box::new(ConstStr::new(rendered)), vec![]);
                self.all_names.push(name.clone());
            }
            Expr::Cast(inner, target, _) => {
                // SRD-84 Part 1b — `<expr> as <type>`: an alignment-only
                // type-fusion infill. Compile the inner expression; if
                // its type already matches the target, pass it through
                // unchanged (the cast is a no-op); otherwise insert the
                // SRD-79 fusion adapter, or error if no valid fusion
                // exists.
                use crate::ast::PortType as PT;
                let from = infer_expr_type(inner, asm, &self.input_names);
                let inner_wire = self.compile_binop_operand(asm, inner)?;
                let name = &targets[0];
                let node: Box<dyn crate::ast::PolydatNode> = if from == *target {
                    Box::new(crate::library::identity::PortPassthrough::new(name, *target))
                } else {
                    match (from, *target) {
                        // Widening / parse fusions — alignment-only.
                        (PT::U64, PT::F64) =>
                            Box::new(crate::library::convert::ToF64::new()),
                        (PT::Str, PT::U64) =>
                            Box::new(crate::library::convert::StrToU64::new()),
                        // SRD-84 Part 1b — `as` does NOT perform lossy
                        // numeric narrowing: the rounding is a semantic
                        // choice the author must make explicitly.
                        (PT::F64, PT::U64) => return Err(
                            "`as u64`: narrowing f64 → u64 is not allowed under \
                             `as` — it loses precision and the rounding is \
                             ambiguous. Choose explicitly: `f64_to_u64(x)` \
                             (truncate), `round_to_u64(x)`, `floor_to_u64(x)`, \
                             or `ceil_to_u64(x)`. `as` performs only widening / \
                             alignment fusion (SRD-84 Part 1b)."
                                .to_string()),
                        (f, t) => return Err(format!(
                            "`as {t:?}`: no type-fusion from {f:?} to {t:?} is \
                             defined (SRD-84 Part 1b)")),
                    }
                };
                asm.add_node(name, node, vec![inner_wire]);
                self.all_names.push(name.clone());
            }
        }
        Ok(())
    }

    /// Compile a BinOp operand, returning a `WireRef` without creating
    /// unnecessary Identity intermediates.
    ///
    /// Simple identifiers resolve directly to wire refs. Literals become
    /// anonymous const nodes. Complex expressions (calls, nested BinOps)
    /// are compiled into anonymous intermediate nodes.
    fn compile_binop_operand(
        &mut self,
        asm: &mut PolydatAssembler,
        expr: &Expr,
    ) -> Result<WireRef, String> {
        match expr {
            Expr::Ident(id, _) => {
                if self.input_names.contains(id) {
                    Ok(WireRef::input(id))
                } else {
                    Ok(WireRef::node(id))
                }
            }
            Expr::FieldAccess { source, field, .. } => {
                Ok(WireRef::node(format!("{source}__{field}")))
            }
            Expr::IntLit(v, _) => {
                let anon = self.anon_name();
                asm.add_node(&anon, Box::new(ConstU64::new(*v)), vec![]);
                Ok(WireRef::node(anon))
            }
            Expr::FloatLit(v, _) => {
                let anon = self.anon_name();
                asm.add_node(&anon, Box::new(ConstF64::new(*v)), vec![]);
                Ok(WireRef::node(anon))
            }
            _ => {
                let anon = self.anon_name();
                self.compile_binding(asm, std::slice::from_ref(&anon), expr)?;
                Ok(WireRef::node(anon))
            }
        }
    }
}
