<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en"><head>

<meta charset="utf-8">
<meta name="generator" content="quarto-1.6.42">

<meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes">


<title>sec_xschem</title>
<style>
code{white-space: pre-wrap;}
span.smallcaps{font-variant: small-caps;}
div.columns{display: flex; gap: min(4vw, 1.5em);}
div.column{flex: auto; overflow-x: auto;}
div.hanging-indent{margin-left: 1.5em; text-indent: -1.5em;}
ul.task-list{list-style: none;}
ul.task-list li input[type="checkbox"] {
  width: 0.8em;
  margin: 0 0.8em 0.2em -1em; /* quarto-specific, see https://github.com/quarto-dev/quarto-cli/issues/4556 */ 
  vertical-align: middle;
}
/* CSS for syntax highlighting */
pre > code.sourceCode { white-space: pre; position: relative; }
pre > code.sourceCode > span { line-height: 1.25; }
pre > code.sourceCode > span:empty { height: 1.2em; }
.sourceCode { overflow: visible; }
code.sourceCode > span { color: inherit; text-decoration: inherit; }
div.sourceCode { margin: 1em 0; }
pre.sourceCode { margin: 0; }
@media screen {
div.sourceCode { overflow: auto; }
}
@media print {
pre > code.sourceCode { white-space: pre-wrap; }
pre > code.sourceCode > span { display: inline-block; text-indent: -5em; padding-left: 5em; }
}
pre.numberSource code
  { counter-reset: source-line 0; }
pre.numberSource code > span
  { position: relative; left: -4em; counter-increment: source-line; }
pre.numberSource code > span > a:first-child::before
  { content: counter(source-line);
    position: relative; left: -1em; text-align: right; vertical-align: baseline;
    border: none; display: inline-block;
    -webkit-touch-callout: none; -webkit-user-select: none;
    -khtml-user-select: none; -moz-user-select: none;
    -ms-user-select: none; user-select: none;
    padding: 0 4px; width: 4em;
  }
pre.numberSource { margin-left: 3em;  padding-left: 4px; }
div.sourceCode
  {   }
@media screen {
pre > code.sourceCode > span > a:first-child::before { text-decoration: underline; }
}
</style>


<script src="_sec_xschem_files/libs/clipboard/clipboard.min.js"></script>
<script src="_sec_xschem_files/libs/quarto-html/quarto.js"></script>
<script src="_sec_xschem_files/libs/quarto-html/popper.min.js"></script>
<script src="_sec_xschem_files/libs/quarto-html/tippy.umd.min.js"></script>
<script src="_sec_xschem_files/libs/quarto-html/anchor.min.js"></script>
<link href="_sec_xschem_files/libs/quarto-html/tippy.css" rel="stylesheet">
<link href="_sec_xschem_files/libs/quarto-html/quarto-syntax-highlighting-2f5df379a58b258e96c21c0638c20c03.css" rel="stylesheet" id="quarto-text-highlighting-styles">
<script src="_sec_xschem_files/libs/bootstrap/bootstrap.min.js"></script>
<link href="_sec_xschem_files/libs/bootstrap/bootstrap-icons.css" rel="stylesheet">
<link href="_sec_xschem_files/libs/bootstrap/bootstrap-c0367b04c37547644fece4185067e4a7.min.css" rel="stylesheet" append-hash="true" id="quarto-bootstrap" data-mode="light">

  <script src="https://cdnjs.cloudflare.com/polyfill/v3/polyfill.min.js?features=es6"></script>
  <script src="https://cdn.jsdelivr.net/npm/mathjax@3/es5/tex-chtml-full.js" type="text/javascript"></script>

<script type="text/javascript">
const typesetMath = (el) => {
  if (window.MathJax) {
    // MathJax Typeset
    window.MathJax.typeset([el]);
  } else if (window.katex) {
    // KaTeX Render
    var mathElements = el.getElementsByClassName("math");
    var macros = [];
    for (var i = 0; i < mathElements.length; i++) {
      var texText = mathElements[i].firstChild;
      if (mathElements[i].tagName == "SPAN") {
        window.katex.render(texText.data, mathElements[i], {
          displayMode: mathElements[i].classList.contains('display'),
          throwOnError: false,
          macros: macros,
          fleqn: false
        });
      }
    }
  }
}
window.Quarto = {
  typesetMath
};
</script>

</head>

<body class="fullcontent">

<div id="quarto-content" class="page-columns page-rows-contents page-layout-article">

<main class="content" id="quarto-document-content">

<header id="title-block-header" class="quarto-title-block default">
<div class="quarto-title">
<h1 class="title">Xschem Simulation</h1>
</div>



<div class="quarto-title-meta">

    
  
    
  </div>
  


</header>


<section id="environment-setup" class="level2">
<h2 class="anchored" data-anchor-id="environment-setup">Environment Setup</h2>
<p>Proper configuration of the simulation environment is crucial for accurate and reliable simulation results using Xschem within a Docker container. This section details the necessary considerations regarding path handling and Docker environment variables for a robust simulation process.</p>
<section id="absolute-vs.-relative-path-handling" class="level3">
<h3 class="anchored" data-anchor-id="absolute-vs.-relative-path-handling">Absolute vs.&nbsp;Relative Path Handling</h3>
<p>In integrated circuit simulations, particularly involving hierarchical netlisting used by Xschem, careful management of file paths is essential. Absolute paths were chosen to ensure consistency and reliability, as hierarchical structures in netlisting frequently generate new subdirectories during simulation processes. Using absolute paths prevents issues arising from relative paths becoming invalid when directory structures change. Relative paths, although theoretically functional, add complexity and increase the likelihood of path errors during simulations.</p>
<p>Therefore, all simulation paths have been consistently defined using absolute references, guaranteeing stable and predictable netlisting and simulation behavior throughout the project.</p>
</section>
<section id="docker-environment-variables-configuration" class="level3">
<h3 class="anchored" data-anchor-id="docker-environment-variables-configuration">Docker Environment Variables Configuration</h3>
<p>Within the Docker container environment used for simulations, specific variables require explicit and careful configuration. Key points regarding Docker environment setup include:</p>
<ul>
<li><p><strong>DESIGNS Variable</strong>:<br>
The core Docker environment variable, <code>$DESIGNS</code>, is configured to reference the directory <code>root/FOSS/designs</code>. Local project paths and symbols are added explicitly to this variable to ensure accurate referencing and inclusion during netlisting.</p></li>
<li><p><strong>Docker Root Directory</strong>:<br>
The root directory within the Docker environment differs from that of the host operating system, specifically being located at <code>root/headless</code>. This distinction requires careful handling when navigating or setting paths within Docker terminals.</p></li>
<li><p><strong>Terminal and Directory Awareness</strong>:<br>
Users, especially those working on Windows-based systems, need to distinguish clearly between terminal environments (native Windows, Windows Subsystem for Linux, Docker) as each has fundamentally different root directories and file path conventions. Maintaining clear and explicit awareness of these distinctions prevents file referencing errors during simulations.</p></li>
</ul>
<p>These explicit configurations and considerations ensure that the Xschem simulation environment operates smoothly, predictably, and accurately throughout the project’s lifecycle. ## Symbol and Netlist Preparation</p>
<p>Accurate preparation of symbols and netlists is fundamental for reliable integrated circuit simulations using Xschem. This section outlines the critical aspects regarding symbol definitions, classifications, netlist generation, and debugging practices to ensure proper functionality and error-free simulations.</p>
</section>
<section id="symbol-definitions-and-classification-analog-pins" class="level3">
<h3 class="anchored" data-anchor-id="symbol-definitions-and-classification-analog-pins">Symbol Definitions and Classification (Analog Pins)</h3>
<p>All symbols used within this simulation framework must be explicitly classified as analog components. Digital pins or incorrectly labeled pins lead to simulation failures because they are incompatible with the analog circuit simulation environment. Furthermore, each symbol must be explicitly marked as a sub-circuit rather than a primitive component. Mislabeling symbols as primitives can cause errors during hierarchical netlist processing, as the netlister expects defined sub-circuit symbols to correctly navigate the circuit hierarchy.</p>
<p>In this project, all symbols were thoroughly reviewed to confirm they were analog and properly labeled as sub-circuits.</p>
</section>
<section id="netlist-generation-and-validation" class="level3">
<h3 class="anchored" data-anchor-id="netlist-generation-and-validation">Netlist Generation and Validation</h3>
<p>Netlist generation in Xschem follows a hierarchical methodology. Starting from the top schematic, the netlister recursively searches for defined symbols globally. It is essential that symbol paths and local variables are correctly configured and matched explicitly in each hierarchy level. If paths or symbols are misconfigured or missing, the netlister fails to locate necessary components, leading to simulation errors.</p>
<p>Therefore, explicit steps were taken to ensure:</p>
<ul>
<li>Proper global variable definitions for symbol paths.</li>
<li>Accurate symbol descriptions that match netlist entries.</li>
<li>Verification of netlists after every significant schematic modification.</li>
</ul>
</section>
<section id="debugging-using-text-editor" class="level3">
<h3 class="anchored" data-anchor-id="debugging-using-text-editor">Debugging Using Text Editor</h3>
<p>Effective debugging practices strongly emphasize using plain-text editors to inspect and modify symbol (<code>.sym</code>) and schematic (<code>.scm</code>) files. These files are stored in a human-readable ASCII format, making direct text inspection both possible and advisable. Graphical user interfaces, although useful, often obscure underlying errors or misconfigurations.</p>
<p>To identify and resolve issues quickly and accurately, direct file editing and inspection methods were consistently applied. Regular expressions and Unix text manipulation tools were also employed to systematically correct and update path information and ensure consistency throughout the project’s schematic files.</p>
<p>Adopting this debugging approach significantly enhanced the efficiency and accuracy of symbol and netlist preparation processes throughout the simulation.</p>
</section>
</section>
<section id="ota-circuit-integration" class="level2">
<h2 class="anchored" data-anchor-id="ota-circuit-integration">OTA Circuit Integration</h2>
<p>Initially, our group developed our own five-transistor OTA schematic within Xschem to gain practical insights and explore various design parameters. After conducting detailed simulations and analyses, and discussing our results with the professor, we concluded that the five-transistor OTA provided by Prof.&nbsp;Prettel offered superior performance and reliability for our application. Thus, the decision was made to proceed with Prof.&nbsp;Prettel’s well-established OTA design.</p>
<section id="own-ota-design" class="level3">
<h3 class="anchored" data-anchor-id="own-ota-design">Own OTA design</h3>
<div id="fig-self_build_ota" class="quarto-float quarto-figure quarto-figure-center anchored" alt="Self-built OTA schematic in Xschem">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-self_build_ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<img src="../images/sec_xschem/self_build_ota.png" class="img-fluid figure-img" style="width:80.0%" alt="Self-built OTA schematic in Xschem">
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-self_build_ota-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;1: Self Build OTA
</figcaption>
</figure>
</div>
</section>
<section id="ota-description-five-transistor-ota-by-prof.-prettel" class="level3">
<h3 class="anchored" data-anchor-id="ota-description-five-transistor-ota-by-prof.-prettel">OTA Description (Five-Transistor OTA by Prof.&nbsp;Prettel)</h3>
</section>
<section id="ota-gain-target-and-calculation" class="level3">
<h3 class="anchored" data-anchor-id="ota-gain-target-and-calculation">OTA Gain Target and Calculation</h3>
<!-- - Target Gain explicitly mentioned: at least **60 dB**.
- Provided OTA (five-transistor type) has a gain around **34 dB**.
- Gain formula explicitly given:
\[
A_v \approx \frac{g_m}{g_{ds1}\parallel g_{ds2}}
\]
-->
</section>
<section id="ota-current-demand-calculation" class="level3">
<h3 class="anchored" data-anchor-id="ota-current-demand-calculation">OTA Current Demand Calculation</h3>
<!-- - Explicit advice to calculate required OTA current from loading conditions (resistive loads and integrators).-->
</section>
</section>
<section id="circuit-parameter-choices" class="level2">
<h2 class="anchored" data-anchor-id="circuit-parameter-choices">Circuit Parameter Choices</h2>
<section id="capacitor-selection-unit-capacitor-100-nf" class="level3">
<h3 class="anchored" data-anchor-id="capacitor-selection-unit-capacitor-100-nf">Capacitor Selection (Unit Capacitor: 100 nF)</h3>
<!-- - Recommended unit capacitor explicitly stated: **100 nF** for easy and realistic layout considerations.-->
</section>
<section id="resistor-determination-1.6-kω" class="level3">
<h3 class="anchored" data-anchor-id="resistor-determination-1.6-kω">Resistor Determination (~1.6 kΩ)</h3>
<!-- - Derived resistor values explicitly mentioned: **approximately 1.6 kΩ** based on the RC constant calculations.-->
</section>
</section>
<section id="simulation-procedure" class="level2">
<h2 class="anchored" data-anchor-id="simulation-procedure">Simulation Procedure</h2>
<section id="transient-simulation" class="level3">
<h3 class="anchored" data-anchor-id="transient-simulation">Transient Simulation</h3>
<section id="ota-standalone-characterization" class="level4">
<h4 class="anchored" data-anchor-id="ota-standalone-characterization">OTA Standalone Characterization</h4>
<!-- - **Must start with transient simulation** (explicitly advised).
- Verify OTA reaches steady state before proceeding further.-->
</section>
<section id="ota-with-realistic-load-conditions" class="level4">
<h4 class="anchored" data-anchor-id="ota-with-realistic-load-conditions">OTA with Realistic Load Conditions</h4>
<!-- - Clearly advised: simulate OTA under realistic resistive and integrator loads.
- Verify steady-state and operational behavior under realistic conditions explicitly mentioned.-->
</section>
</section>
<section id="ac-simulation-linear-behavior-verification" class="level3">
<h3 class="anchored" data-anchor-id="ac-simulation-linear-behavior-verification">AC Simulation (Linear Behavior Verification)</h3>
<!-- - Perform AC simulations **after transient analysis** to verify the linearized behavior (LTI system).-->
</section>
</section>
<section id="gmid-methodology" class="level2">
<h2 class="anchored" data-anchor-id="gmid-methodology">GM/ID Methodology</h2>
<p>One of the first questions we have to ask in IC design is how small or how large we can design the MOSFETs we’re using in the circuits. MOSFETs can be used in saturation mode or in the triode state (as well as in cut-off but this is not relevant for us). When the FET is in saturation the drain current <span class="math inline">\(I_{D}\)</span> is controlled primarily by the gate-source voltage <span class="math inline">\(V_{GS}\)</span>. In this case the drain-source voltage has a smaller impact on the drain current. For the Transistor to work in saturation the drain-source terminals need to be driven with a voltage high enough so this “saturates” the FET and the highest drain-current is achieved.</p>
<p>On the other hand if the voltage applied across the drain-source contacts (on a NMOS for example) is relatively low (compared to the voltage for saturation), the FET will operate in the so called triode mode. In triode mode the drain-source voltage <span class="math inline">\(V_{DS}\)</span> has a fundamentally larger impact on the drain current then in the saturation mode. <span class="citation" data-cites="hpretlacd">[@hpretlacd]</span></p>
<p>One Methodology to solve the question we asked at the beginning of this chapter is the <span class="math inline">\(\frac{gm}{I_{D}}\)</span> methodology which we will introduce in a moment. There are basically three MOSFET characteristics directly describing the behaviour of it:</p>
<ul>
<li><span class="math inline">\(\frac{g_m}{I_D}\)</span> : Transconductance Efficiency</li>
<li><span class="math inline">\(\frac{\omega_{T}}{f_T}\)</span> : Transit frequency</li>
<li><span class="math inline">\(\frac{g_m}{g_{ds}}\)</span> : Intrinsic Gain</li>
</ul>
<p>To understand the first characteristic for our FETs we have to take a look at the different operating points which depend on the applied voltages. Whenever we apply voltages to a FET in order to control a specific drain current <span class="math inline">\(I_{D}\)</span>, we can operate the FET in either weak inversion, strong inversion or moderate inversion. This behaviour is controlled by the Overdrive Voltage <span class="math inline">\(V_{OV}\)</span> which is defined as the difference between the gate-source voltage and the threshold voltage. To note this small point the drain-current is controlled by the voltage between gate and source. Whenever an nmos is not being used as a low-side switch or amplifier or the pmos is being used as a low-side component problems can arise. Since we are using FETs in our switched capacitor integrator for example this is quite important.</p>
<p><span class="math display">\[
    V_{OV} = V_{GS} - V_{TH} \tag{27}
\]</span></p>
<p>We have to keep in mind that the threshold voltage isn’t a magical number that can be applied to every MOSFET, it rather depends on the geometry (with W and L for example) and other factors. For the example nmos given in the Analog Circuit Design IHP SG13G2 Devices Table by Professor Pretl, the threshold voltage is 0.5V. Therefore the overdrive voltage describes how “much” the gate-source voltage is above the threshold of the FET. Depending on this overdrive voltage the circuit/ic designer can apply different <span class="math inline">\(\frac{g_{M}}{I_{D}}\)</span> values with the unit [<span class="math inline">\(\frac{1}{V}\)</span>]. This unit is derived in the following way:</p>
<p>With <span class="math inline">\(g_{M}\)</span> defined by:</p>
<p><span class="math display">\[
g_{M} = \frac{\partial I_D}{\partial V_{GS}}  \tag{28}
\]</span></p>
<p>and <span class="math inline">\(I_{D}\)</span> having the unit Ampere [A] and the voltage <span class="math inline">\(V_{GS}\)</span> we get:</p>
<p><span class="math display">\[
\frac{\frac{A}{V}}{A} = \frac{1}{V} \tag{29}
\]</span></p>
<p>Before we continue with the <span class="math inline">\(\frac{g_{M}}{I_{D}}\)</span> method we want to note that there also is the <em>square-law</em> model with which circuit designers can design MOSFET circuits. This model is usually applicable for PCB circuits and takes the situation into account where the MOSFET is driven in the stong inversion state. The square-law model is being applied assuming that the FET is operating in the “linear” or “triode” mode, however on nanometer scale FETs (down to 130 nm with the IHP-SG13G2 PDK) this model doesn’t give us precise solutions anymore. Many effects like parasitic capacitances alter the operational behaviour of the FET and lead to the square-law model deviating afar from the real-world behaviour in many situations <span class="citation" data-cites="SQRLaw">[@SQRLaw]</span>.</p>
<p>The square-model drain-current behavior is being described by the following formula:</p>
<p><span class="math display">\[
I_{D} = \frac{Z \cdot \overline{\mu_n} \cdot C_{OX}}{L} [(V_{GS} - V_{T}) \cdot V_{DS} - \frac{V_{DS}^2}{2}]  \tag{30}
\]</span></p>
<p>with the two conditions:</p>
<p><span class="math inline">\(0 \leq V_{DS} \leq V_{D_{SAT}}\)</span> and <span class="math inline">\(V_{GS} \geq V_T\)</span></p>
<p>with following definitions:</p>
<ul>
<li><span class="math inline">\(C_{OX} = \frac{\epsilon_{ox}}{x_{ox}}\)</span></li>
<li>Z = MOSFET width</li>
<li>L = MOSFET Channel length</li>
<li><span class="math inline">\(V_T\)</span> = Threshold voltage</li>
<li><span class="math inline">\(\overline{\mu_n}\)</span> = effective electron mobility</li>
</ul>
<p>The threshold voltage is defined as:</p>
<p><span class="math display">\[
V_T = 2 \phi_F + \frac{\epsilon_s}{C_{OX}} \sqrt{\frac{2q N_{A}}{\epsilon} (2\phi_F)} \tag{31}
\]</span></p>
<p>with:</p>
<p><span class="math inline">\(\phi_F\)</span> being the Fermi Potential (surface potential) defined by:</p>
<p><span class="math display">\[
\phi_F = \frac{kT}{q} \cdot ln (\frac{N_A}{n_i}) \tag{32}
\]</span></p>
<p>with <span class="math inline">\(N_A\)</span> being the acceptor doping concentration and <span class="math inline">\(n_i\)</span> being the intrinsic carrier concentration. The term 2 <span class="math inline">\(\phi_F\)</span> corresponds to the surface potential required to achieve strong inversion.</p>
<p>For more details the reader can consult <span class="citation" data-cites="SQRLaw">[@SQRLaw]</span>,<span class="citation" data-cites="MurmannGmId">[@MurmannGmId]</span> or <span class="citation" data-cites="gmId">[@gmId]</span>.</p>
<p>To illustrate the problems of the square-law model when designing MOSFET circuits at nanometer scale we will look at some graphs visualizing it’s limitation. First of all let’s look at the formulas for the square-law when we want to achieve more performance with our FETs:</p>
<p>Transconductance Efficiency: <span class="math display">\[
\frac{g_m}{I_D} \cong \frac{2}{V_{OV}} \tag{33}
\]</span></p>
<p>higher efficiencs here means more transconductance for the same drain current.</p>
<p>Transit Frequency:</p>
<p><span class="math display">\[
\frac{g_M}{C_{gg}} \cong \frac{3}{2}\frac{\mu V_{OV}}{L^2} \tag{34}
\]</span></p>
<p>higher transit frequency for the same gate-capacitance.</p>
<p>Intrinsic Gain:</p>
<p><span class="math display">\[
\frac{g_m}{g_{ds}} \cong \frac{2}{\lambda V_{OV}} \tag{35}
\]</span></p>
<p>high transconductance (at same drain-current <span class="math inline">\(I_D\)</span>) without higher output conductance.</p>
<p>The square-law model completely fails in these cases when the MOSFET is not operation in strong inversion. In moderate and weak inversion we are forced to use a different mathmatical model , and the <span class="math inline">\(\frac{g_M}{I_D}\)</span> method is a really good starting point <span class="citation" data-cites="RWalker">[@RWalker]</span>.</p>
<p>The following figures will show the deviation between square-law and measurements as well as the <span class="math inline">\(\frac{g_M}{I_D}\)</span> methodology:</p>
<p>So first of all when we use <span class="math inline">\(g_M\)</span> and <span class="math inline">\(I_D\)</span> we specify that for a specific drain-current we get a specific transconductance, for example with a <span class="math inline">\(\frac{g_M}{I_D}\)</span> of 10 S/A we get 10 <span class="math inline">\(\mu\)</span> S per 1 <span class="math inline">\(\mu\)</span> A of bias current. And depending on how “much” the transistor is operating above it’s threshold voltage <span class="math inline">\(V_{th}\)</span> (basically the Overdrive Voltage <span class="math inline">\(V_{OV}\)</span> ) you get different inversion levels. From weak inveresions for low overdrive voltages to moderate inversion when operating at approximately <span class="math inline">\(V_{OV}\)</span> = <span class="math inline">\(V_{th}\)</span> to high inversion when <span class="math inline">\(V_{OV}\)</span> &gt; <span class="math inline">\(V_{th}\)</span>.</p>
<p>With the square-law value for transconductance efficiency we completely deviate with that approximation in weak and moderate inversion:</p>
<div id="fig-inversion-vs-vov" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-inversion-vs-vov-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<img src="images/sec_xschem/ac_inversion_vs_vov.png" class="img-fluid figure-img" style="width:100.0%">
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-inversion-vs-vov-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;2: Inversion level vs.&nbsp;Overdrive Voltage <span class="citation" data-cites="RWalker">[@RWalker]</span>
</figcaption>
</figure>
</div>
<p>Another deviation from square-law to real MOSFET behaviour can be seen when we increase the gate-source voltage of the FET and measure the drain-current. According to square-law formual for the drain-current the current should just increase to the square with increasing gate-source voltage. But by taking the square of the drain-current and increasing <span class="math inline">\(V_{GS}\)</span> we can see that the drain-current does not magically start flowing above the threshold-voltage and also the behaviour is also not linear (quadratically when not taking the square of the current):</p>
<div id="fig-id_vs_gs" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-id_vs_gs-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<img src="images/sec_xschem/ac_id_vs_gs.png" class="img-fluid figure-img" style="width:80.0%">
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-id_vs_gs-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;3: Drain Current over Gate-Source Voltage, Simulation vs.&nbsp;square-law <span class="citation" data-cites="RWalker">[@RWalker]</span>
</figcaption>
</figure>
</div>
<p>This simulation is done for a n-channel MOSFET with a drain-source voltage of 1.8 V and a size of L = 180 nm and W = 5 <span class="math inline">\(\mu\)</span>m.</p>
<p>The drain-current behaviour at sub-threshold gate voltages is completely inaccurate for the square-law too, and the following graph visualizes the limitation of the square-law at this point again:</p>
<div id="fig-gmid_vs_gs" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-gmid_vs_gs-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<img src="./images/sec_xschem/ac_gmid_vs_gs.png" class="img-fluid figure-img" style="width:90.0%">
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-gmid_vs_gs-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;4: Drain Current over Gate-Source Voltage, comparison between an nmos, a bjt and the square-law <span class="citation" data-cites="RWalker">[@RWalker]</span>
</figcaption>
</figure>
</div>
<p>These three examples show that the approach using square-law to size MOSFETs is not sufficient when the transistor is operating in weak or moderate inversion and when driving the FET (nmos for example) with a low gate-source (or overdrive-) voltage. To cite Mr.&nbsp;Walker on this topic: “This means that the square law equation (which assumes 100% drift current) does not work unless the gate overdrive is several <span class="math inline">\(\frac{kT}{q}\)</span>, <span class="citation" data-cites="RWalker">[@RWalker]</span>”.</p>
<p>To conclude this, we can keep in mind that there is no simple formula that can describe the drain-current behaviour in all situations and be universally used. So using the <span class="math inline">\(\frac{g_m}{I_D}\)</span> methodology is the way to go in our project.</p>
<p>Now with that out of the way we can design our circuits using the <span class="math inline">\(\frac{g_m}{I_D}\)</span> methodology. The main properties of our MOSFETs we can manipulate in xschem are the lenght of the channel L, the width W and the bias current <span class="math inline">\(I_D\)</span>. The common way to use this method is to first characterize nmos and pmos field effect transistors and then use this data to design the circuits. In the chapter “MOSFET characterization Testbench” chapter in <span class="citation" data-cites="hpretlacd">[@hpretlacd]</span> we can see how the values for the <span class="math inline">\(\frac{g_m}{I_D}\)</span> methodology are being simulated for later use.</p>
<p>The lenght of the MOSFET channel also has a large influence on it’s frequency characteristic as it can be seen in this simulation:</p>
<div id="fig-ft_vs_L" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-ft_vs_L-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<img src="./images/sec_xschem/ac_eaa_ft_vs_L.png" class="img-fluid figure-img" style="width:80.0%">
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-ft_vs_L-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;5: transit frequency vs.&nbsp;channel length L <span class="citation" data-cites="hpretlacd">[@hpretlacd]</span>
</figcaption>
</figure>
</div>
<p>The operating areas of interest for us are the saturation region (when using the FET as an amplifier for example) and the region when the FET is being used to “just” work as a switch. With setting <span class="math inline">\(V_{DS}\)</span> to <span class="math inline">\(\frac{V_{DD}}{2}\)</span> we keep the FET in saturation. Reminding ourselves again that with larger <span class="math inline">\(g_M\)</span> we have more “gain” and with a smaller <span class="math inline">\(I_D\)</span> we have higher efficiency we try to hit the sweetspot between size (as every square milimeter has it’s cost) and current consumption (if we have wearable battery powered devices for example). Keeping also in mind that temperature has a large effect we cannot use arbitratily large drain currents.</p>
<p>Following plot visualizes the dependancy of <span class="math inline">\(\frac{g_M}{I_D}\)</span> to the gate-source voltage and shows the transit frequency behaviour too:</p>
<div id="fig-gm_vs_gs_vs_ft" class="quarto-float quarto-figure quarto-figure-center anchored">
<figure class="quarto-float quarto-float-fig figure">
<div aria-describedby="fig-gm_vs_gs_vs_ft-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
<img src="images/sec_xschem/ac_ft_vs_gm_vgs.png" class="img-fluid figure-img" style="width:80.0%">
</div>
<figcaption class="quarto-float-caption-bottom quarto-float-caption quarto-float-fig" id="fig-gm_vs_gs_vs_ft-caption-0ceaefa1-69ba-4598-a22c-09a6ac19f8ca">
Figure&nbsp;6: <span class="math inline">\(\frac{g_M}{I_D}\)</span> and <span class="math inline">\(f_T\)</span> over the gate-source voltage <span class="citation" data-cites="hpretlacd">[@hpretlacd]</span>
</figcaption>
</figure>
</div>
<section id="gmid-overview" class="level3">
<h3 class="anchored" data-anchor-id="gmid-overview">GM/ID Overview</h3>
<p>Device sizing is a fundamental step in analog circuit design. Specifically, for Operational Transconductance Amplifiers (OTAs), proper sizing ensures the desired trade-off between gain, bandwidth, power consumption, and linearity. A structured approach to sizing guarantees that the transistors operate in their optimal region—typically strong inversion and saturation for analog applications.</p>
<p>This section presents a basic OTA sizing methodology based on the work of Prepl, whose notebook is publicly available at <a href="https://github.com/iic-jku/analog-circuit-design/blob/main/sizing/sizing_basic_ota.ipynb">GitHub: analog-circuit-design</a>.</p>
<p>The notebook demonstrates a Python-based framework for calculating initial transistor dimensions in a basic OTA. Below is an explanation of the key steps, equations, and important code snippets from the sizing method, along with visual aids to clarify the process.</p>
<p>The sizing workflow follows these general steps:</p>
<ol type="1">
<li>Define technology and process parameters.</li>
<li>Specify bias currents and overdrive voltages.</li>
<li>Calculate width-to-length ratios (W/L) for each transistor.</li>
<li>Determine transconductance, output resistance, and gain.</li>
<li>Evaluate key performance metrics like slew rate and gain-bandwidth product.</li>
</ol>
<p>At the beginning of the notebook, fundamental technology parameters are defined, including supply voltages, threshold voltages, mobility, and channel-length modulation factors for NMOS and PMOS transistors.</p>
<div id="d6394455" class="cell" data-execution_count="1">
<div class="sourceCode cell-code" id="cb1"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb1-1"><a href="#cb1-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Technology and model parameters</span></span>
<span id="cb1-2"><a href="#cb1-2" aria-hidden="true" tabindex="-1"></a>VDD <span class="op">=</span> <span class="fl">1.8</span>     <span class="co"># Supply voltage [V]</span></span>
<span id="cb1-3"><a href="#cb1-3" aria-hidden="true" tabindex="-1"></a>VTHN <span class="op">=</span> <span class="fl">0.4</span>    <span class="co"># NMOS threshold voltage [V]</span></span>
<span id="cb1-4"><a href="#cb1-4" aria-hidden="true" tabindex="-1"></a>VTHP <span class="op">=</span> <span class="op">-</span><span class="fl">0.4</span>   <span class="co"># PMOS threshold voltage [V]</span></span>
<span id="cb1-5"><a href="#cb1-5" aria-hidden="true" tabindex="-1"></a>mu_n_Cox <span class="op">=</span> <span class="fl">200e-6</span>  <span class="co"># NMOS process transconductance parameter [A/V^2]</span></span>
<span id="cb1-6"><a href="#cb1-6" aria-hidden="true" tabindex="-1"></a>mu_p_Cox <span class="op">=</span> <span class="fl">100e-6</span>  <span class="co"># PMOS process transconductance parameter [A/V^2]</span></span>
<span id="cb1-7"><a href="#cb1-7" aria-hidden="true" tabindex="-1"></a>lambda_n <span class="op">=</span> <span class="fl">0.1</span>     <span class="co"># Channel length modulation NMOS [1/V]</span></span>
<span id="cb1-8"><a href="#cb1-8" aria-hidden="true" tabindex="-1"></a>lambda_p <span class="op">=</span> <span class="fl">0.1</span>     <span class="co"># Channel length modulation PMOS [1/V]</span></span></code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre></div>
</div>
<p>These parameters are critical for calculating transistor drain current in saturation:</p>
<p><span class="math display">\[
I_D = \frac{1}{2} \mu C_{ox} \frac{W}{L} (V_{GS} - V_{TH})^2 \tag{24}
\]</span></p>
<p>The differential pair (M1 and M2) defines the input transconductance of the OTA. Sizing begins by selecting bias current and overdrive voltage (V<span class="math inline">\(_{OV}\)</span>):</p>
<div id="b6d6a007" class="cell" data-execution_count="2">
<div class="sourceCode cell-code" id="cb2"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb2-1"><a href="#cb2-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Bias current for each NMOS transistor</span></span>
<span id="cb2-2"><a href="#cb2-2" aria-hidden="true" tabindex="-1"></a>ID1 <span class="op">=</span> <span class="fl">100e-6</span>   <span class="co"># [A]</span></span>
<span id="cb2-3"><a href="#cb2-3" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb2-4"><a href="#cb2-4" aria-hidden="true" tabindex="-1"></a><span class="co"># Overdrive voltage for M1 and M2</span></span>
<span id="cb2-5"><a href="#cb2-5" aria-hidden="true" tabindex="-1"></a>VOV1 <span class="op">=</span> <span class="fl">0.2</span>     <span class="co"># [V]</span></span>
<span id="cb2-6"><a href="#cb2-6" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb2-7"><a href="#cb2-7" aria-hidden="true" tabindex="-1"></a><span class="co"># Calculate W/L ratio for M1 and M2</span></span>
<span id="cb2-8"><a href="#cb2-8" aria-hidden="true" tabindex="-1"></a>WL1 <span class="op">=</span> <span class="dv">2</span> <span class="op">*</span> ID1 <span class="op">/</span> (mu_n_Cox <span class="op">*</span> VOV1<span class="op">**</span><span class="dv">2</span>)</span>
<span id="cb2-9"><a href="#cb2-9" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"W/L for M1 and M2: </span><span class="sc">{</span>WL1<span class="sc">:.2f}</span><span class="ss">"</span>)</span></code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre></div>
<div class="cell-output cell-output-stdout">
<pre><code>W/L for M1 and M2: 25.00</code></pre>
</div>
</div>
<p>In this example: - Bias current (ID1) is 100 µA per transistor. - Overdrive voltage (VOV1) is 0.2 V. - Calculated W/L ensures M1 and M2 operate in saturation with desired transconductance.</p>
<p>The tail current source (M5) provides total bias current to the differential pair:</p>
<div id="6c03df05" class="cell" data-execution_count="3">
<div class="sourceCode cell-code" id="cb4"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb4-1"><a href="#cb4-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Tail current source sizing (M5)</span></span>
<span id="cb4-2"><a href="#cb4-2" aria-hidden="true" tabindex="-1"></a>ID5 <span class="op">=</span> <span class="fl">200e-6</span>   <span class="co"># Total bias current [A]</span></span>
<span id="cb4-3"><a href="#cb4-3" aria-hidden="true" tabindex="-1"></a>VOV5 <span class="op">=</span> <span class="fl">0.2</span>     <span class="co"># Overdrive voltage [V]</span></span>
<span id="cb4-4"><a href="#cb4-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb4-5"><a href="#cb4-5" aria-hidden="true" tabindex="-1"></a>WL5 <span class="op">=</span> <span class="dv">2</span> <span class="op">*</span> ID5 <span class="op">/</span> (mu_n_Cox <span class="op">*</span> VOV5<span class="op">**</span><span class="dv">2</span>)</span>
<span id="cb4-6"><a href="#cb4-6" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"W/L for M5: </span><span class="sc">{</span>WL5<span class="sc">:.2f}</span><span class="ss">"</span>)</span></code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre></div>
<div class="cell-output cell-output-stdout">
<pre><code>W/L for M5: 50.00</code></pre>
</div>
</div>
<p>M5 carries the combined current of M1 and M2, typically twice ID1.</p>
<p>PMOS current mirrors (M3 and M4) act as active loads for the differential pair, impacting gain and output resistance:</p>
<div id="42d79642" class="cell" data-execution_count="4">
<div class="sourceCode cell-code" id="cb6"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb6-1"><a href="#cb6-1" aria-hidden="true" tabindex="-1"></a><span class="co"># Load transistors sizing (M3 and M4)</span></span>
<span id="cb6-2"><a href="#cb6-2" aria-hidden="true" tabindex="-1"></a>ID3 <span class="op">=</span> <span class="fl">100e-6</span>   <span class="co"># [A]</span></span>
<span id="cb6-3"><a href="#cb6-3" aria-hidden="true" tabindex="-1"></a>VOV3 <span class="op">=</span> <span class="fl">0.2</span>     <span class="co"># [V]</span></span>
<span id="cb6-4"><a href="#cb6-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb6-5"><a href="#cb6-5" aria-hidden="true" tabindex="-1"></a>WL3 <span class="op">=</span> <span class="dv">2</span> <span class="op">*</span> ID3 <span class="op">/</span> (mu_p_Cox <span class="op">*</span> VOV3<span class="op">**</span><span class="dv">2</span>)</span>
<span id="cb6-6"><a href="#cb6-6" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"W/L for M3 and M4: </span><span class="sc">{</span>WL3<span class="sc">:.2f}</span><span class="ss">"</span>)</span></code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre></div>
<div class="cell-output cell-output-stdout">
<pre><code>W/L for M3 and M4: 50.00</code></pre>
</div>
</div>
<p>Lowering overdrive voltage (V<span class="math inline">\(_{OV3}\)</span>) increases output resistance, improving OTA voltage gain.</p>
<p>Once W/L ratios are calculated, device transconductance (g<span class="math inline">\(_m\)</span>) and output resistance (r<span class="math inline">\(_o\)</span>) are derived:</p>
<div id="66d43a97" class="cell" data-execution_count="5">
<div class="sourceCode cell-code" id="cb8"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb8-1"><a href="#cb8-1" aria-hidden="true" tabindex="-1"></a>gm1 <span class="op">=</span> mu_n_Cox <span class="op">*</span> WL1 <span class="op">*</span> VOV1 <span class="op">/</span> <span class="dv">2</span></span>
<span id="cb8-2"><a href="#cb8-2" aria-hidden="true" tabindex="-1"></a>ro1 <span class="op">=</span> <span class="dv">1</span> <span class="op">/</span> (lambda_n <span class="op">*</span> ID1)</span>
<span id="cb8-3"><a href="#cb8-3" aria-hidden="true" tabindex="-1"></a>ro3 <span class="op">=</span> <span class="dv">1</span> <span class="op">/</span> (lambda_p <span class="op">*</span> ID3)</span>
<span id="cb8-4"><a href="#cb8-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb8-5"><a href="#cb8-5" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"gm1: </span><span class="sc">{</span>gm1<span class="sc">:.2e}</span><span class="ss"> S"</span>)</span>
<span id="cb8-6"><a href="#cb8-6" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"ro1: </span><span class="sc">{</span>ro1<span class="sc">:.2e}</span><span class="ss"> Ω"</span>)</span>
<span id="cb8-7"><a href="#cb8-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"ro3: </span><span class="sc">{</span>ro3<span class="sc">:.2e}</span><span class="ss"> Ω"</span>)</span></code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre></div>
<div class="cell-output cell-output-stdout">
<pre><code>gm1: 5.00e-04 S
ro1: 1.00e+05 Ω
ro3: 1.00e+05 Ω</code></pre>
</div>
</div>
<p>The OTA’s DC gain is:</p>
<p><span class="math display">\[
A_v = g_{m1} \cdot (r_{o1} \parallel r_{o3}) \tag{25}
\]</span></p>
<p>In Python:</p>
<div id="32402276" class="cell" data-execution_count="6">
<div class="sourceCode cell-code" id="cb10"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb10-1"><a href="#cb10-1" aria-hidden="true" tabindex="-1"></a>Av <span class="op">=</span> gm1 <span class="op">*</span> (ro1 <span class="op">*</span> ro3) <span class="op">/</span> (ro1 <span class="op">+</span> ro3)</span>
<span id="cb10-2"><a href="#cb10-2" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"Voltage gain A_v: </span><span class="sc">{</span>Av<span class="sc">:.2f}</span><span class="ss">"</span>)</span></code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre></div>
<div class="cell-output cell-output-stdout">
<pre><code>Voltage gain A_v: 25.00</code></pre>
</div>
</div>
<p><strong>Evaluating Performance Metrics - Slew Rate and GBW:</strong></p>
<p>Slew rate and gain-bandwidth product (GBW) predict OTA dynamic performance:</p>
<div id="6632c678" class="cell" data-execution_count="7">
<div class="sourceCode cell-code" id="cb12"><pre class="sourceCode python code-with-copy"><code class="sourceCode python"><span id="cb12-1"><a href="#cb12-1" aria-hidden="true" tabindex="-1"></a><span class="im">import</span> numpy <span class="im">as</span> np</span>
<span id="cb12-2"><a href="#cb12-2" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb12-3"><a href="#cb12-3" aria-hidden="true" tabindex="-1"></a>CL <span class="op">=</span> <span class="fl">1e-12</span>   <span class="co"># Load capacitance [F]</span></span>
<span id="cb12-4"><a href="#cb12-4" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb12-5"><a href="#cb12-5" aria-hidden="true" tabindex="-1"></a><span class="co"># Slew rate calculation</span></span>
<span id="cb12-6"><a href="#cb12-6" aria-hidden="true" tabindex="-1"></a>SR <span class="op">=</span> ID5 <span class="op">/</span> CL</span>
<span id="cb12-7"><a href="#cb12-7" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"Slew Rate: </span><span class="sc">{</span>SR<span class="sc">:.2e}</span><span class="ss"> V/s"</span>)</span>
<span id="cb12-8"><a href="#cb12-8" aria-hidden="true" tabindex="-1"></a></span>
<span id="cb12-9"><a href="#cb12-9" aria-hidden="true" tabindex="-1"></a><span class="co"># Gain Bandwidth Product (GBW)</span></span>
<span id="cb12-10"><a href="#cb12-10" aria-hidden="true" tabindex="-1"></a>GBW <span class="op">=</span> gm1 <span class="op">/</span> (<span class="dv">2</span> <span class="op">*</span> np.pi <span class="op">*</span> CL)</span>
<span id="cb12-11"><a href="#cb12-11" aria-hidden="true" tabindex="-1"></a><span class="bu">print</span>(<span class="ss">f"Gain Bandwidth Product: </span><span class="sc">{</span>GBW<span class="sc">:.2e}</span><span class="ss"> Hz"</span>)</span></code><button title="Copy to Clipboard" class="code-copy-button"><i class="bi"></i></button></pre></div>
<div class="cell-output cell-output-stdout">
<pre><code>Slew Rate: 2.00e+08 V/s
Gain Bandwidth Product: 7.96e+07 Hz</code></pre>
</div>
</div>
<ul>
<li><strong>Slew Rate (SR)</strong>: OTA’s ability to respond to large signals.</li>
<li><strong>Gain Bandwidth Product (GBW)</strong>: Small-signal frequency response.</li>
</ul>
<p>The presented methodology offers a systematic, reproducible approach to OTA design. Starting with hand calculations and validating through simulation helps designers optimize OTA performance while balancing speed, power, and gain. This lays groundwork for addressing noise, mismatch, and layout parasitics. Further information is publicly available at <a href="https://github.com/iic-jku/analog-circuit-design/blob/main/sizing/sizing_basic_ota.ipynb">GitHub: analog-circuit-design</a>.</p>
</section>
<section id="gmid-ratios-selection" class="level3">
<h3 class="anchored" data-anchor-id="gmid-ratios-selection">GM/ID Ratios Selection</h3>
<!-- - Explicit recommendations:
  - Input differential amplifiers: GM/ID = **10** (moderate, balancing noise, speed, stability).
  - Bias circuits: GM/ID = **5** (DC stability, low-speed demands).-->
</section>
<section id="determining-transistor-sizes-wl-ratios" class="level3">
<h3 class="anchored" data-anchor-id="determining-transistor-sizes-wl-ratios">Determining Transistor Sizes (W/L Ratios)</h3>
<!-- - Transistor sizes explicitly advised to be derived from GM/ID lookup tables and experience.
- Recommended transistor channel length: **3 to 5 times minimum length** (explicitly advised for analog IC design).-->
</section>
</section>
<section id="test-bench-setup" class="level2">
<h2 class="anchored" data-anchor-id="test-bench-setup">Test Bench Setup</h2>
<section id="ideal-ota-test-bench" class="level3">
<h3 class="anchored" data-anchor-id="ideal-ota-test-bench">Ideal OTA Test Bench</h3>
<!-- - Explicit instruction: start testing with an ideal OTA model provided, to characterize basic performance.-->
</section>
<section id="loaded-ota-test-bench-integrators-resistors" class="level3">
<h3 class="anchored" data-anchor-id="loaded-ota-test-bench-integrators-resistors">Loaded OTA Test Bench (Integrators, Resistors)</h3>
<!-- - Explicit requirement to create a second test bench simulating the OTA under realistic circuit loading conditions (integrators and resistor network).-->
</section>
</section>
<section id="robustness-and-corner-analysis" class="level2">
<h2 class="anchored" data-anchor-id="robustness-and-corner-analysis">Robustness and Corner Analysis</h2>
<section id="process-corner-simulations" class="level3">
<h3 class="anchored" data-anchor-id="process-corner-simulations">Process Corner Simulations</h3>
<!-- - Explicit recommendation for corner simulations to verify robustness and performance under variations in temperature and manufacturing processes.-->
</section>
<section id="monte-carlo-analysis-optional" class="level3">
<h3 class="anchored" data-anchor-id="monte-carlo-analysis-optional">Monte Carlo Analysis (Optional)</h3>
<!-- - Suggested (explicitly mentioned) to conduct Monte Carlo simulations to statistically analyze variability and reliability.-->
</section>
</section>
<section id="results-and-discussion" class="level2">
<h2 class="anchored" data-anchor-id="results-and-discussion">Results and Discussion</h2>
<section id="analysis-of-simulation-results" class="level3">
<h3 class="anchored" data-anchor-id="analysis-of-simulation-results">Analysis of Simulation Results</h3>
<!-- - Recommended to analyze carefully transient and AC simulation results.
- Advised explicitly to verify steady-state operational conditions and compare them to expected theoretical performance.-->
</section>
<section id="critical-observations-and-performance-limitations" class="level3">
<h3 class="anchored" data-anchor-id="critical-observations-and-performance-limitations">Critical Observations and Performance Limitations</h3>
<!-- - Suggested explicitly to discuss any observed performance limitations or unexpected behavior explicitly identified in simulation results.-->
</section>
</section>
<section id="conclusion-and-recommendations" class="level2">
<h2 class="anchored" data-anchor-id="conclusion-and-recommendations">Conclusion and Recommendations</h2>
<!-- - Summarize explicitly achieved performance: OTA gain, stability, and operational conditions.
- Mention explicitly identified lessons learned and give clear recommendations for future improvements based on the simulated design results.-->
</section>

</main>
<!-- /main column -->
<script id="quarto-html-after-body" type="application/javascript">
window.document.addEventListener("DOMContentLoaded", function (event) {
  const toggleBodyColorMode = (bsSheetEl) => {
    const mode = bsSheetEl.getAttribute("data-mode");
    const bodyEl = window.document.querySelector("body");
    if (mode === "dark") {
      bodyEl.classList.add("quarto-dark");
      bodyEl.classList.remove("quarto-light");
    } else {
      bodyEl.classList.add("quarto-light");
      bodyEl.classList.remove("quarto-dark");
    }
  }
  const toggleBodyColorPrimary = () => {
    const bsSheetEl = window.document.querySelector("link#quarto-bootstrap");
    if (bsSheetEl) {
      toggleBodyColorMode(bsSheetEl);
    }
  }
  toggleBodyColorPrimary();  
  const icon = "";
  const anchorJS = new window.AnchorJS();
  anchorJS.options = {
    placement: 'right',
    icon: icon
  };
  anchorJS.add('.anchored');
  const isCodeAnnotation = (el) => {
    for (const clz of el.classList) {
      if (clz.startsWith('code-annotation-')) {                     
        return true;
      }
    }
    return false;
  }
  const onCopySuccess = function(e) {
    // button target
    const button = e.trigger;
    // don't keep focus
    button.blur();
    // flash "checked"
    button.classList.add('code-copy-button-checked');
    var currentTitle = button.getAttribute("title");
    button.setAttribute("title", "Copied!");
    let tooltip;
    if (window.bootstrap) {
      button.setAttribute("data-bs-toggle", "tooltip");
      button.setAttribute("data-bs-placement", "left");
      button.setAttribute("data-bs-title", "Copied!");
      tooltip = new bootstrap.Tooltip(button, 
        { trigger: "manual", 
          customClass: "code-copy-button-tooltip",
          offset: [0, -8]});
      tooltip.show();    
    }
    setTimeout(function() {
      if (tooltip) {
        tooltip.hide();
        button.removeAttribute("data-bs-title");
        button.removeAttribute("data-bs-toggle");
        button.removeAttribute("data-bs-placement");
      }
      button.setAttribute("title", currentTitle);
      button.classList.remove('code-copy-button-checked');
    }, 1000);
    // clear code selection
    e.clearSelection();
  }
  const getTextToCopy = function(trigger) {
      const codeEl = trigger.previousElementSibling.cloneNode(true);
      for (const childEl of codeEl.children) {
        if (isCodeAnnotation(childEl)) {
          childEl.remove();
        }
      }
      return codeEl.innerText;
  }
  const clipboard = new window.ClipboardJS('.code-copy-button:not([data-in-quarto-modal])', {
    text: getTextToCopy
  });
  clipboard.on('success', onCopySuccess);
  if (window.document.getElementById('quarto-embedded-source-code-modal')) {
    const clipboardModal = new window.ClipboardJS('.code-copy-button[data-in-quarto-modal]', {
      text: getTextToCopy,
      container: window.document.getElementById('quarto-embedded-source-code-modal')
    });
    clipboardModal.on('success', onCopySuccess);
  }
    var localhostRegex = new RegExp(/^(?:http|https):\/\/localhost\:?[0-9]*\//);
    var mailtoRegex = new RegExp(/^mailto:/);
      var filterRegex = new RegExp('/' + window.location.host + '/');
    var isInternal = (href) => {
        return filterRegex.test(href) || localhostRegex.test(href) || mailtoRegex.test(href);
    }
    // Inspect non-navigation links and adorn them if external
 	var links = window.document.querySelectorAll('a[href]:not(.nav-link):not(.navbar-brand):not(.toc-action):not(.sidebar-link):not(.sidebar-item-toggle):not(.pagination-link):not(.no-external):not([aria-hidden]):not(.dropdown-item):not(.quarto-navigation-tool):not(.about-link)');
    for (var i=0; i<links.length; i++) {
      const link = links[i];
      if (!isInternal(link.href)) {
        // undo the damage that might have been done by quarto-nav.js in the case of
        // links that we want to consider external
        if (link.dataset.originalHref !== undefined) {
          link.href = link.dataset.originalHref;
        }
      }
    }
  function tippyHover(el, contentFn, onTriggerFn, onUntriggerFn) {
    const config = {
      allowHTML: true,
      maxWidth: 500,
      delay: 100,
      arrow: false,
      appendTo: function(el) {
          return el.parentElement;
      },
      interactive: true,
      interactiveBorder: 10,
      theme: 'quarto',
      placement: 'bottom-start',
    };
    if (contentFn) {
      config.content = contentFn;
    }
    if (onTriggerFn) {
      config.onTrigger = onTriggerFn;
    }
    if (onUntriggerFn) {
      config.onUntrigger = onUntriggerFn;
    }
    window.tippy(el, config); 
  }
  const noterefs = window.document.querySelectorAll('a[role="doc-noteref"]');
  for (var i=0; i<noterefs.length; i++) {
    const ref = noterefs[i];
    tippyHover(ref, function() {
      // use id or data attribute instead here
      let href = ref.getAttribute('data-footnote-href') || ref.getAttribute('href');
      try { href = new URL(href).hash; } catch {}
      const id = href.replace(/^#\/?/, "");
      const note = window.document.getElementById(id);
      if (note) {
        return note.innerHTML;
      } else {
        return "";
      }
    });
  }
  const xrefs = window.document.querySelectorAll('a.quarto-xref');
  const processXRef = (id, note) => {
    // Strip column container classes
    const stripColumnClz = (el) => {
      el.classList.remove("page-full", "page-columns");
      if (el.children) {
        for (const child of el.children) {
          stripColumnClz(child);
        }
      }
    }
    stripColumnClz(note)
    if (id === null || id.startsWith('sec-')) {
      // Special case sections, only their first couple elements
      const container = document.createElement("div");
      if (note.children && note.children.length > 2) {
        container.appendChild(note.children[0].cloneNode(true));
        for (let i = 1; i < note.children.length; i++) {
          const child = note.children[i];
          if (child.tagName === "P" && child.innerText === "") {
            continue;
          } else {
            container.appendChild(child.cloneNode(true));
            break;
          }
        }
        if (window.Quarto?.typesetMath) {
          window.Quarto.typesetMath(container);
        }
        return container.innerHTML
      } else {
        if (window.Quarto?.typesetMath) {
          window.Quarto.typesetMath(note);
        }
        return note.innerHTML;
      }
    } else {
      // Remove any anchor links if they are present
      const anchorLink = note.querySelector('a.anchorjs-link');
      if (anchorLink) {
        anchorLink.remove();
      }
      if (window.Quarto?.typesetMath) {
        window.Quarto.typesetMath(note);
      }
      if (note.classList.contains("callout")) {
        return note.outerHTML;
      } else {
        return note.innerHTML;
      }
    }
  }
  for (var i=0; i<xrefs.length; i++) {
    const xref = xrefs[i];
    tippyHover(xref, undefined, function(instance) {
      instance.disable();
      let url = xref.getAttribute('href');
      let hash = undefined; 
      if (url.startsWith('#')) {
        hash = url;
      } else {
        try { hash = new URL(url).hash; } catch {}
      }
      if (hash) {
        const id = hash.replace(/^#\/?/, "");
        const note = window.document.getElementById(id);
        if (note !== null) {
          try {
            const html = processXRef(id, note.cloneNode(true));
            instance.setContent(html);
          } finally {
            instance.enable();
            instance.show();
          }
        } else {
          // See if we can fetch this
          fetch(url.split('#')[0])
          .then(res => res.text())
          .then(html => {
            const parser = new DOMParser();
            const htmlDoc = parser.parseFromString(html, "text/html");
            const note = htmlDoc.getElementById(id);
            if (note !== null) {
              const html = processXRef(id, note);
              instance.setContent(html);
            } 
          }).finally(() => {
            instance.enable();
            instance.show();
          });
        }
      } else {
        // See if we can fetch a full url (with no hash to target)
        // This is a special case and we should probably do some content thinning / targeting
        fetch(url)
        .then(res => res.text())
        .then(html => {
          const parser = new DOMParser();
          const htmlDoc = parser.parseFromString(html, "text/html");
          const note = htmlDoc.querySelector('main.content');
          if (note !== null) {
            // This should only happen for chapter cross references
            // (since there is no id in the URL)
            // remove the first header
            if (note.children.length > 0 && note.children[0].tagName === "HEADER") {
              note.children[0].remove();
            }
            const html = processXRef(null, note);
            instance.setContent(html);
          } 
        }).finally(() => {
          instance.enable();
          instance.show();
        });
      }
    }, function(instance) {
    });
  }
      let selectedAnnoteEl;
      const selectorForAnnotation = ( cell, annotation) => {
        let cellAttr = 'data-code-cell="' + cell + '"';
        let lineAttr = 'data-code-annotation="' +  annotation + '"';
        const selector = 'span[' + cellAttr + '][' + lineAttr + ']';
        return selector;
      }
      const selectCodeLines = (annoteEl) => {
        const doc = window.document;
        const targetCell = annoteEl.getAttribute("data-target-cell");
        const targetAnnotation = annoteEl.getAttribute("data-target-annotation");
        const annoteSpan = window.document.querySelector(selectorForAnnotation(targetCell, targetAnnotation));
        const lines = annoteSpan.getAttribute("data-code-lines").split(",");
        const lineIds = lines.map((line) => {
          return targetCell + "-" + line;
        })
        let top = null;
        let height = null;
        let parent = null;
        if (lineIds.length > 0) {
            //compute the position of the single el (top and bottom and make a div)
            const el = window.document.getElementById(lineIds[0]);
            top = el.offsetTop;
            height = el.offsetHeight;
            parent = el.parentElement.parentElement;
          if (lineIds.length > 1) {
            const lastEl = window.document.getElementById(lineIds[lineIds.length - 1]);
            const bottom = lastEl.offsetTop + lastEl.offsetHeight;
            height = bottom - top;
          }
          if (top !== null && height !== null && parent !== null) {
            // cook up a div (if necessary) and position it 
            let div = window.document.getElementById("code-annotation-line-highlight");
            if (div === null) {
              div = window.document.createElement("div");
              div.setAttribute("id", "code-annotation-line-highlight");
              div.style.position = 'absolute';
              parent.appendChild(div);
            }
            div.style.top = top - 2 + "px";
            div.style.height = height + 4 + "px";
            div.style.left = 0;
            let gutterDiv = window.document.getElementById("code-annotation-line-highlight-gutter");
            if (gutterDiv === null) {
              gutterDiv = window.document.createElement("div");
              gutterDiv.setAttribute("id", "code-annotation-line-highlight-gutter");
              gutterDiv.style.position = 'absolute';
              const codeCell = window.document.getElementById(targetCell);
              const gutter = codeCell.querySelector('.code-annotation-gutter');
              gutter.appendChild(gutterDiv);
            }
            gutterDiv.style.top = top - 2 + "px";
            gutterDiv.style.height = height + 4 + "px";
          }
          selectedAnnoteEl = annoteEl;
        }
      };
      const unselectCodeLines = () => {
        const elementsIds = ["code-annotation-line-highlight", "code-annotation-line-highlight-gutter"];
        elementsIds.forEach((elId) => {
          const div = window.document.getElementById(elId);
          if (div) {
            div.remove();
          }
        });
        selectedAnnoteEl = undefined;
      };
        // Handle positioning of the toggle
    window.addEventListener(
      "resize",
      throttle(() => {
        elRect = undefined;
        if (selectedAnnoteEl) {
          selectCodeLines(selectedAnnoteEl);
        }
      }, 10)
    );
    function throttle(fn, ms) {
    let throttle = false;
    let timer;
      return (...args) => {
        if(!throttle) { // first call gets through
            fn.apply(this, args);
            throttle = true;
        } else { // all the others get throttled
            if(timer) clearTimeout(timer); // cancel #2
            timer = setTimeout(() => {
              fn.apply(this, args);
              timer = throttle = false;
            }, ms);
        }
      };
    }
      // Attach click handler to the DT
      const annoteDls = window.document.querySelectorAll('dt[data-target-cell]');
      for (const annoteDlNode of annoteDls) {
        annoteDlNode.addEventListener('click', (event) => {
          const clickedEl = event.target;
          if (clickedEl !== selectedAnnoteEl) {
            unselectCodeLines();
            const activeEl = window.document.querySelector('dt[data-target-cell].code-annotation-active');
            if (activeEl) {
              activeEl.classList.remove('code-annotation-active');
            }
            selectCodeLines(clickedEl);
            clickedEl.classList.add('code-annotation-active');
          } else {
            // Unselect the line
            unselectCodeLines();
            clickedEl.classList.remove('code-annotation-active');
          }
        });
      }
  const findCites = (el) => {
    const parentEl = el.parentElement;
    if (parentEl) {
      const cites = parentEl.dataset.cites;
      if (cites) {
        return {
          el,
          cites: cites.split(' ')
        };
      } else {
        return findCites(el.parentElement)
      }
    } else {
      return undefined;
    }
  };
  var bibliorefs = window.document.querySelectorAll('a[role="doc-biblioref"]');
  for (var i=0; i<bibliorefs.length; i++) {
    const ref = bibliorefs[i];
    const citeInfo = findCites(ref);
    if (citeInfo) {
      tippyHover(citeInfo.el, function() {
        var popup = window.document.createElement('div');
        citeInfo.cites.forEach(function(cite) {
          var citeDiv = window.document.createElement('div');
          citeDiv.classList.add('hanging-indent');
          citeDiv.classList.add('csl-entry');
          var biblioDiv = window.document.getElementById('ref-' + cite);
          if (biblioDiv) {
            citeDiv.innerHTML = biblioDiv.innerHTML;
          }
          popup.appendChild(citeDiv);
        });
        return popup.innerHTML;
      });
    }
  }
});
</script>
</div> <!-- /content -->




</body></html>