#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Mar 21 16:46:14 2023
# Process ID: 2728
# Current directory: C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6688 C:\vivado_tut\ECE532_Project\OV7670-master_compress\OV7670-master\OV7670-master\OV7670\ov7670.xpr
# Log file: C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/vivado.log
# Journal file: C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.xpr
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_nets lower_vbuffer_doutb] [get_bd_nets double_buffer_ctrl_0_u_din_cam] [get_bd_nets double_buffer_ctrl_0_d_din_cam] [get_bd_nets VGA_0_frame_addr] [get_bd_nets double_buffer_ctrl_0_data_frame] [get_bd_nets camera_capture_0_addr] [get_bd_nets camera_capture_0_wr_en] [get_bd_nets double_buffer_ctrl_0_u_addr_frame] [get_bd_nets upper_vbuffer_doutb] [get_bd_nets double_buffer_ctrl_0_u_addr_cam] [get_bd_nets double_buffer_ctrl_0_d_wren_cam] [get_bd_nets camera_capture_0_dout] [get_bd_nets double_buffer_ctrl_0_d_addr_frame] [get_bd_nets double_buffer_ctrl_0_u_wren_cam] [get_bd_nets double_buffer_ctrl_0_d_addr_cam] [get_bd_cells double_buffer_ctrl_0]
delete_bd_objs [get_bd_cells upper_vbuffer]
regenerate_bd_layout
connect_bd_net [get_bd_pins VGA_0/frame_addr] [get_bd_pins lower_vbuffer/addrb]
connect_bd_net [get_bd_pins VGA_0/frame_pixel] [get_bd_pins lower_vbuffer/doutb]
connect_bd_net [get_bd_pins camera_capture_0/addr] [get_bd_pins lower_vbuffer/addra]
connect_bd_net [get_bd_pins camera_capture_0/dout] [get_bd_pins lower_vbuffer/dina]
connect_bd_net [get_bd_pins camera_capture_0/wr_en] [get_bd_pins lower_vbuffer/wea]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {4 1281 280} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1}] [get_bd_cells util_vector_logic_0]
set_property location {4 1211 201} [get_bd_cells util_vector_logic_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
set_property location {5 1419 318} [get_bd_cells axi_gpio_0]
set_property -dict [list CONFIG.C_GPIO_WIDTH {8} CONFIG.C_ALL_OUTPUTS {1}] [get_bd_cells axi_gpio_0]
set_property location {4 1364 333} [get_bd_cells axi_gpio_0]
set_property location {4 1392 381} [get_bd_cells axi_gpio_0]
delete_bd_objs [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells axi_gpio_0]
update_module_reference design_1_camera_capture_0_0
update_module_reference design_1_camera_capture_0_0
update_module_reference design_1_camera_capture_0_0
update_module_reference design_1_camera_capture_0_0
delete_bd_objs [get_bd_intf_nets microblaze_0_axi_periph_M03_AXI] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_nets counter_0_cnt_out]
save_bd_design
update_module_reference design_1_camera_capture_0_0
update_module_reference design_1_counter_0_0
update_module_reference design_1_counter_0_0
set_property location {2542 131} [get_bd_ports cnt_out]
delete_bd_objs [get_bd_ports cnt_out]
startgroup
make_bd_pins_external  [get_bd_pins camera_capture_0/done]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins camera_capture_0/capture]
endgroup
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_camera_capture_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_camera_capture_0_0
startgroup
make_bd_pins_external  [get_bd_pins camera_capture_0/memw]
endgroup
save_bd_design
make_wrapper -files [get_files C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd] -top
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
update_module_reference design_1_camera_capture_0_0
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_module_reference design_1_camera_capture_0_0
startgroup
make_bd_pins_external  [get_bd_pins camera_capture_0/test_is_capture]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins camera_capture_0/test_mem_write]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins camera_capture_0/test_wr]
endgroup
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
update_module_reference design_1_camera_capture_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_camera_capture_0_0
reset_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_module_reference design_1_camera_capture_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_module_reference design_1_camera_capture_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
validate_bd_design -force
update_module_reference design_1_camera_capture_0_0
update_module_reference design_1_camera_capture_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
update_module_reference design_1_camera_capture_0_0
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_camera_capture_0_0
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
update_module_reference design_1_camera_capture_0_0
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
file copy -force C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.sysdef C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk -hwspec C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.sdk/design_1_wrapper.hdf
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {4 1566 486} [get_bd_cells util_vector_logic_0]
set_property location {5 1756 493} [get_bd_cells util_vector_logic_0]
set_property location {4 1505 495} [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_nets lower_vbuffer_doutb]
delete_bd_objs [get_bd_nets VGA_0_frame_addr]
delete_bd_objs [get_bd_nets Net1]
connect_bd_net [get_bd_pins clk_wiz_0/clk_vga_148_5MHz] [get_bd_pins button_0/clk]
set_property location {4.5 1597 405} [get_bd_cells util_vector_logic_0]
set_property location {5.5 1730 483} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {16}] [get_bd_cells util_vector_logic_0]
delete_bd_objs [get_bd_cells util_vector_logic_0]
close [ open C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/new/vga_cpu_multiplexer.v w ]
add_files C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/new/vga_cpu_multiplexer.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference clock_generator clock_generator_0
delete_bd_objs [get_bd_cells clock_generator_0]
create_bd_cell -type module -reference vga_cpu_multiplexer vga_cpu_multiplexer_0
set_property location {6 2000 221} [get_bd_cells vga_cpu_multiplexer_0]
set_property location {5 2033 298} [get_bd_cells vga_cpu_multiplexer_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {5.5 1778 500} [get_bd_cells axi_bram_ctrl_0]
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE} CONFIG.SINGLE_PORT_BRAM {1} CONFIG.ECC_TYPE {0}] [get_bd_cells axi_bram_ctrl_0]
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins lower_vbuffer/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/microblaze_0_clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {/microblaze_0_clk_wiz_1/clk_out1 (100 MHz)} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/microblaze_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
set_property location {5.5 1989 300} [get_bd_cells vga_cpu_multiplexer_0]
delete_bd_objs [get_bd_cells vga_cpu_multiplexer_0]
save_bd_design
startgroup
set_property -dict [list CONFIG.PROTOCOL {AXI4LITE}] [get_bd_cells axi_bram_ctrl_0]
endgroup
set_property range 128K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
reset_run design_1_lower_vbuffer_0_synth_1
reset_run design_1_xbar_0_synth_1
reset_run design_1_axi_bram_ctrl_0_0_synth_1
startgroup
set_property -dict [list CONFIG.Memory_Type {True_Dual_Port_RAM} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Fill_Remaining_Memory_Locations {false} CONFIG.Port_B_Write_Rate {50}] [get_bd_cells lower_vbuffer]
endgroup
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/lower_vbuffer" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
undo
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {0}] [get_bd_cells axi_bram_ctrl_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "/lower_vbuffer" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
startgroup
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Use_RSTB_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells lower_vbuffer]
endgroup
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
endgroup
connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins lower_vbuffer/BRAM_PORTB]
save_bd_design
validate_bd_design
startgroup
endgroup
startgroup
set_property -dict [list CONFIG.Enable_A {Always_Enabled} CONFIG.Enable_B {Always_Enabled}] [get_bd_cells lower_vbuffer]
endgroup
delete_bd_objs [get_bd_nets camera_capture_0_addr]
connect_bd_net [get_bd_pins camera_capture_0/addr] [get_bd_pins lower_vbuffer/addrb]
delete_bd_objs [get_bd_nets pclk_1]
connect_bd_net [get_bd_pins counter_0/pclk] [get_bd_pins camera_capture_0/pclk]
connect_bd_net [get_bd_pins lower_vbuffer/clkb] [get_bd_pins counter_0/pclk]
connect_bd_net [get_bd_ports pclk] [get_bd_pins counter_0/pclk]
delete_bd_objs [get_bd_nets camera_capture_0_dout]
connect_bd_net [get_bd_pins camera_capture_0/dout] [get_bd_pins lower_vbuffer/dinb]
delete_bd_objs [get_bd_nets camera_capture_0_wr_en]
connect_bd_net [get_bd_pins camera_capture_0/wr_en] [get_bd_pins lower_vbuffer/web]
save_bd_design
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTA]
connect_bd_net [get_bd_pins VGA_0/frame_pixel] [get_bd_pins lower_vbuffer/douta]
connect_bd_net [get_bd_pins VGA_0/frame_addr] [get_bd_pins lower_vbuffer/addra]
startgroup
set_property -dict [list CONFIG.Write_Width_A {12} CONFIG.Read_Width_A {12} CONFIG.Write_Width_B {12} CONFIG.Read_Width_B {12} CONFIG.Enable_B {Use_ENB_Pin}] [get_bd_cells lower_vbuffer]
endgroup
save_bd_design
validate_bd_design
connect_bd_net [get_bd_pins lower_vbuffer/clka] [get_bd_pins clk_wiz_0/clk_vga_148_5MHz]
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
set_property -dict [list CONFIG.Enable_B {Always_Enabled}] [get_bd_cells lower_vbuffer]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_lower_vbuffer_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/vivado_tut/ECE532_Project/OV7670-master_compress/OV7670-master/OV7670-master/OV7670/ov7670.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
