# 100-Days-of-Verilog
Welcome to the 100 Days of Verilog challenge! This repository is designed to guide you through learning Verilog, a key hardware description language for digital design and RTL (Register Transfer Level) development.
