<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ixgbe_dcb_82599.h source code [dpdk_18.05/drivers/net/ixgbe/base/ixgbe_dcb_82599.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_18.05/drivers/net/ixgbe/base/ixgbe_dcb_82599.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_18.05</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>ixgbe</a>/<a href='./'>base</a>/<a href='ixgbe_dcb_82599.h.html'>ixgbe_dcb_82599.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*******************************************************************************</i></td></tr>
<tr><th id="2">2</th><td><i></i></td></tr>
<tr><th id="3">3</th><td><i>Copyright (c) 2001-2015, Intel Corporation</i></td></tr>
<tr><th id="4">4</th><td><i>All rights reserved.</i></td></tr>
<tr><th id="5">5</th><td><i></i></td></tr>
<tr><th id="6">6</th><td><i>Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="7">7</th><td><i>modification, are permitted provided that the following conditions are met:</i></td></tr>
<tr><th id="8">8</th><td><i></i></td></tr>
<tr><th id="9">9</th><td><i> 1. Redistributions of source code must retain the above copyright notice,</i></td></tr>
<tr><th id="10">10</th><td><i>    this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="11">11</th><td><i></i></td></tr>
<tr><th id="12">12</th><td><i> 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i>    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i>    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i></i></td></tr>
<tr><th id="16">16</th><td><i> 3. Neither the name of the Intel Corporation nor the names of its</i></td></tr>
<tr><th id="17">17</th><td><i>    contributors may be used to endorse or promote products derived from</i></td></tr>
<tr><th id="18">18</th><td><i>    this software without specific prior written permission.</i></td></tr>
<tr><th id="19">19</th><td><i></i></td></tr>
<tr><th id="20">20</th><td><i>THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"</i></td></tr>
<tr><th id="21">21</th><td><i>AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</i></td></tr>
<tr><th id="22">22</th><td><i>IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</i></td></tr>
<tr><th id="23">23</th><td><i>ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE</i></td></tr>
<tr><th id="24">24</th><td><i>LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="25">25</th><td><i>CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="26">26</th><td><i>SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="27">27</th><td><i>INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="28">28</th><td><i>CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="29">29</th><td><i>ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="30">30</th><td><i>POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="31">31</th><td><i></i></td></tr>
<tr><th id="32">32</th><td><i>***************************************************************************/</i></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><u>#<span data-ppcond="34">ifndef</span> <span class="macro" data-ref="_M/_IXGBE_DCB_82599_H_">_IXGBE_DCB_82599_H_</span></u></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/_IXGBE_DCB_82599_H_" data-ref="_M/_IXGBE_DCB_82599_H_">_IXGBE_DCB_82599_H_</dfn></u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><i>/* DCB register definitions */</i></td></tr>
<tr><th id="38">38</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_TDPAC" data-ref="_M/IXGBE_RTTDCS_TDPAC">IXGBE_RTTDCS_TDPAC</dfn>	0x00000001 /* 0 Round Robin,</u></td></tr>
<tr><th id="39">39</th><td><u>					    * 1 WSP - Weighted Strict Priority</u></td></tr>
<tr><th id="40">40</th><td><u>					    */</u></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_VMPAC" data-ref="_M/IXGBE_RTTDCS_VMPAC">IXGBE_RTTDCS_VMPAC</dfn>	0x00000002 /* 0 Round Robin,</u></td></tr>
<tr><th id="42">42</th><td><u>					    * 1 WRR - Weighted Round Robin</u></td></tr>
<tr><th id="43">43</th><td><u>					    */</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_TDRM" data-ref="_M/IXGBE_RTTDCS_TDRM">IXGBE_RTTDCS_TDRM</dfn>	0x00000010 /* Transmit Recycle Mode */</u></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_BDPM" data-ref="_M/IXGBE_RTTDCS_BDPM">IXGBE_RTTDCS_BDPM</dfn>	0x00400000 /* Bypass Data Pipe - must clear! */</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_BPBFSM" data-ref="_M/IXGBE_RTTDCS_BPBFSM">IXGBE_RTTDCS_BPBFSM</dfn>	0x00800000 /* Bypass PB Free Space - must</u></td></tr>
<tr><th id="47">47</th><td><u>					     * clear!</u></td></tr>
<tr><th id="48">48</th><td><u>					     */</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDCS_SPEED_CHG" data-ref="_M/IXGBE_RTTDCS_SPEED_CHG">IXGBE_RTTDCS_SPEED_CHG</dfn>	0x80000000 /* Link speed change */</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* Receive UP2TC mapping */</i></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRUP2TC_UP_SHIFT" data-ref="_M/IXGBE_RTRUP2TC_UP_SHIFT">IXGBE_RTRUP2TC_UP_SHIFT</dfn>	3</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRUP2TC_UP_MASK" data-ref="_M/IXGBE_RTRUP2TC_UP_MASK">IXGBE_RTRUP2TC_UP_MASK</dfn>	7</u></td></tr>
<tr><th id="54">54</th><td><i>/* Transmit UP2TC mapping */</i></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTUP2TC_UP_SHIFT" data-ref="_M/IXGBE_RTTUP2TC_UP_SHIFT">IXGBE_RTTUP2TC_UP_SHIFT</dfn>	3</u></td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_MCL_SHIFT" data-ref="_M/IXGBE_RTRPT4C_MCL_SHIFT">IXGBE_RTRPT4C_MCL_SHIFT</dfn>	12 /* Offset to Max Credit Limit setting */</u></td></tr>
<tr><th id="58">58</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_BWG_SHIFT" data-ref="_M/IXGBE_RTRPT4C_BWG_SHIFT">IXGBE_RTRPT4C_BWG_SHIFT</dfn>	9  /* Offset to BWG index */</u></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_GSP" data-ref="_M/IXGBE_RTRPT4C_GSP">IXGBE_RTRPT4C_GSP</dfn>	0x40000000 /* GSP enable bit */</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPT4C_LSP" data-ref="_M/IXGBE_RTRPT4C_LSP">IXGBE_RTRPT4C_LSP</dfn>	0x80000000 /* LSP enable bit */</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_MPBEN" data-ref="_M/IXGBE_RDRXCTL_MPBEN">IXGBE_RDRXCTL_MPBEN</dfn>	0x00000010 /* DMA config for multiple packet</u></td></tr>
<tr><th id="63">63</th><td><u>					    * buffers enable</u></td></tr>
<tr><th id="64">64</th><td><u>					    */</u></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RDRXCTL_MCEN" data-ref="_M/IXGBE_RDRXCTL_MCEN">IXGBE_RDRXCTL_MCEN</dfn>	0x00000040 /* DMA config for multiple cores</u></td></tr>
<tr><th id="66">66</th><td><u>					    * (RSS) enable</u></td></tr>
<tr><th id="67">67</th><td><u>					    */</u></td></tr>
<tr><th id="68">68</th><td></td></tr>
<tr><th id="69">69</th><td><i>/* RTRPCS Bit Masks */</i></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPCS_RRM" data-ref="_M/IXGBE_RTRPCS_RRM">IXGBE_RTRPCS_RRM</dfn>	0x00000002 /* Receive Recycle Mode enable */</u></td></tr>
<tr><th id="71">71</th><td><i>/* Receive Arbitration Control: 0 Round Robin, 1 DFP */</i></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPCS_RAC" data-ref="_M/IXGBE_RTRPCS_RAC">IXGBE_RTRPCS_RAC</dfn>	0x00000004</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTRPCS_ARBDIS" data-ref="_M/IXGBE_RTRPCS_ARBDIS">IXGBE_RTRPCS_ARBDIS</dfn>	0x00000040 /* Arbitration disable bit */</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><i>/* RTTDT2C Bit Masks */</i></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_MCL_SHIFT" data-ref="_M/IXGBE_RTTDT2C_MCL_SHIFT">IXGBE_RTTDT2C_MCL_SHIFT</dfn>	12</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_BWG_SHIFT" data-ref="_M/IXGBE_RTTDT2C_BWG_SHIFT">IXGBE_RTTDT2C_BWG_SHIFT</dfn>	9</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_GSP" data-ref="_M/IXGBE_RTTDT2C_GSP">IXGBE_RTTDT2C_GSP</dfn>	0x40000000</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTDT2C_LSP" data-ref="_M/IXGBE_RTTDT2C_LSP">IXGBE_RTTDT2C_LSP</dfn>	0x80000000</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_MCL_SHIFT" data-ref="_M/IXGBE_RTTPT2C_MCL_SHIFT">IXGBE_RTTPT2C_MCL_SHIFT</dfn>	12</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_BWG_SHIFT" data-ref="_M/IXGBE_RTTPT2C_BWG_SHIFT">IXGBE_RTTPT2C_BWG_SHIFT</dfn>	9</u></td></tr>
<tr><th id="83">83</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_GSP" data-ref="_M/IXGBE_RTTPT2C_GSP">IXGBE_RTTPT2C_GSP</dfn>	0x40000000</u></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPT2C_LSP" data-ref="_M/IXGBE_RTTPT2C_LSP">IXGBE_RTTPT2C_LSP</dfn>	0x80000000</u></td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td><i>/* RTTPCS Bit Masks */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_TPPAC" data-ref="_M/IXGBE_RTTPCS_TPPAC">IXGBE_RTTPCS_TPPAC</dfn>	0x00000020 /* 0 Round Robin,</u></td></tr>
<tr><th id="88">88</th><td><u>					    * 1 SP - Strict Priority</u></td></tr>
<tr><th id="89">89</th><td><u>					    */</u></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_ARBDIS" data-ref="_M/IXGBE_RTTPCS_ARBDIS">IXGBE_RTTPCS_ARBDIS</dfn>	0x00000040 /* Arbiter disable */</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_TPRM" data-ref="_M/IXGBE_RTTPCS_TPRM">IXGBE_RTTPCS_TPRM</dfn>	0x00000100 /* Transmit Recycle Mode enable */</u></td></tr>
<tr><th id="92">92</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_ARBD_SHIFT" data-ref="_M/IXGBE_RTTPCS_ARBD_SHIFT">IXGBE_RTTPCS_ARBD_SHIFT</dfn>	22</u></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTPCS_ARBD_DCB" data-ref="_M/IXGBE_RTTPCS_ARBD_DCB">IXGBE_RTTPCS_ARBD_DCB</dfn>	0x4 /* Arbitration delay in DCB mode */</u></td></tr>
<tr><th id="94">94</th><td></td></tr>
<tr><th id="95">95</th><td><u>#define <dfn class="macro" id="_M/IXGBE_TXPBTHRESH_DCB" data-ref="_M/IXGBE_TXPBTHRESH_DCB">IXGBE_TXPBTHRESH_DCB</dfn>	0xA /* THRESH value for DCB mode */</u></td></tr>
<tr><th id="96">96</th><td></td></tr>
<tr><th id="97">97</th><td><i>/* SECTXMINIFG DCB */</i></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/IXGBE_SECTX_DCB" data-ref="_M/IXGBE_SECTX_DCB">IXGBE_SECTX_DCB</dfn>		0x00001F00 /* DCB TX Buffer SEC IFG */</u></td></tr>
<tr><th id="99">99</th><td></td></tr>
<tr><th id="100">100</th><td><i>/* BCN register definitions */</i></td></tr>
<tr><th id="101">101</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRC_RF_INT_SHIFT" data-ref="_M/IXGBE_RTTBCNRC_RF_INT_SHIFT">IXGBE_RTTBCNRC_RF_INT_SHIFT</dfn>	14</u></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRC_RS_ENA" data-ref="_M/IXGBE_RTTBCNRC_RS_ENA">IXGBE_RTTBCNRC_RS_ENA</dfn>		0x80000000</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_MNG_CMTGI" data-ref="_M/IXGBE_RTTBCNCR_MNG_CMTGI">IXGBE_RTTBCNCR_MNG_CMTGI</dfn>	0x00000001</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_MGN_BCNA_MODE" data-ref="_M/IXGBE_RTTBCNCR_MGN_BCNA_MODE">IXGBE_RTTBCNCR_MGN_BCNA_MODE</dfn>	0x00000002</u></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_RSV7_11_SHIFT" data-ref="_M/IXGBE_RTTBCNCR_RSV7_11_SHIFT">IXGBE_RTTBCNCR_RSV7_11_SHIFT</dfn>	5</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_G" data-ref="_M/IXGBE_RTTBCNCR_G">IXGBE_RTTBCNCR_G</dfn>		0x00000400</u></td></tr>
<tr><th id="108">108</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_I" data-ref="_M/IXGBE_RTTBCNCR_I">IXGBE_RTTBCNCR_I</dfn>		0x00000800</u></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_H" data-ref="_M/IXGBE_RTTBCNCR_H">IXGBE_RTTBCNCR_H</dfn>		0x00001000</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_VER_SHIFT" data-ref="_M/IXGBE_RTTBCNCR_VER_SHIFT">IXGBE_RTTBCNCR_VER_SHIFT</dfn>	14</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNCR_CMT_ETH_SHIFT" data-ref="_M/IXGBE_RTTBCNCR_CMT_ETH_SHIFT">IXGBE_RTTBCNCR_CMT_ETH_SHIFT</dfn>	16</u></td></tr>
<tr><th id="112">112</th><td></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNACL_SMAC_L_SHIFT" data-ref="_M/IXGBE_RTTBCNACL_SMAC_L_SHIFT">IXGBE_RTTBCNACL_SMAC_L_SHIFT</dfn>	16</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNTG_BCNA_MODE" data-ref="_M/IXGBE_RTTBCNTG_BCNA_MODE">IXGBE_RTTBCNTG_BCNA_MODE</dfn>	0x80000000</u></td></tr>
<tr><th id="116">116</th><td></td></tr>
<tr><th id="117">117</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRTT_TS_SHIFT" data-ref="_M/IXGBE_RTTBCNRTT_TS_SHIFT">IXGBE_RTTBCNRTT_TS_SHIFT</dfn>	3</u></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRTT_TXQ_IDX_SHIFT" data-ref="_M/IXGBE_RTTBCNRTT_TXQ_IDX_SHIFT">IXGBE_RTTBCNRTT_TXQ_IDX_SHIFT</dfn>	16</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRD_BCN_CLEAR_ALL" data-ref="_M/IXGBE_RTTBCNRD_BCN_CLEAR_ALL">IXGBE_RTTBCNRD_BCN_CLEAR_ALL</dfn>	0x00000002</u></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRD_DRIFT_FAC_SHIFT" data-ref="_M/IXGBE_RTTBCNRD_DRIFT_FAC_SHIFT">IXGBE_RTTBCNRD_DRIFT_FAC_SHIFT</dfn>	2</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRD_DRIFT_INT_SHIFT" data-ref="_M/IXGBE_RTTBCNRD_DRIFT_INT_SHIFT">IXGBE_RTTBCNRD_DRIFT_INT_SHIFT</dfn>	16</u></td></tr>
<tr><th id="123">123</th><td><u>#define <dfn class="macro" id="_M/IXGBE_RTTBCNRD_DRIFT_ENA" data-ref="_M/IXGBE_RTTBCNRD_DRIFT_ENA">IXGBE_RTTBCNRD_DRIFT_ENA</dfn>	0x80000000</u></td></tr>
<tr><th id="124">124</th><td></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><i>/* DCB driver APIs */</i></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><i>/* DCB PFC */</i></td></tr>
<tr><th id="129">129</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_pfc_82599" title='ixgbe_dcb_config_pfc_82599' data-ref="ixgbe_dcb_config_pfc_82599">ixgbe_dcb_config_pfc_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *);</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/* DCB stats */</i></td></tr>
<tr><th id="132">132</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_tc_stats_82599" title='ixgbe_dcb_config_tc_stats_82599' data-ref="ixgbe_dcb_config_tc_stats_82599">ixgbe_dcb_config_tc_stats_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *,</td></tr>
<tr><th id="133">133</th><td>				    <b>struct</b> <a class="type" href="ixgbe_dcb.h.html#ixgbe_dcb_config" title='ixgbe_dcb_config' data-ref="ixgbe_dcb_config">ixgbe_dcb_config</a> *);</td></tr>
<tr><th id="134">134</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_get_tc_stats_82599" title='ixgbe_dcb_get_tc_stats_82599' data-ref="ixgbe_dcb_get_tc_stats_82599">ixgbe_dcb_get_tc_stats_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *,</td></tr>
<tr><th id="135">135</th><td>				 <b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw_stats" title='ixgbe_hw_stats' data-ref="ixgbe_hw_stats">ixgbe_hw_stats</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>);</td></tr>
<tr><th id="136">136</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_get_pfc_stats_82599" title='ixgbe_dcb_get_pfc_stats_82599' data-ref="ixgbe_dcb_get_pfc_stats_82599">ixgbe_dcb_get_pfc_stats_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *,</td></tr>
<tr><th id="137">137</th><td>				  <b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw_stats" title='ixgbe_hw_stats' data-ref="ixgbe_hw_stats">ixgbe_hw_stats</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a>);</td></tr>
<tr><th id="138">138</th><td></td></tr>
<tr><th id="139">139</th><td><i>/* DCB config arbiters */</i></td></tr>
<tr><th id="140">140</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_tx_desc_arbiter_82599" title='ixgbe_dcb_config_tx_desc_arbiter_82599' data-ref="ixgbe_dcb_config_tx_desc_arbiter_82599">ixgbe_dcb_config_tx_desc_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *,</td></tr>
<tr><th id="141">141</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *);</td></tr>
<tr><th id="142">142</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_tx_data_arbiter_82599" title='ixgbe_dcb_config_tx_data_arbiter_82599' data-ref="ixgbe_dcb_config_tx_data_arbiter_82599">ixgbe_dcb_config_tx_data_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *,</td></tr>
<tr><th id="143">143</th><td>					   <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *);</td></tr>
<tr><th id="144">144</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_rx_arbiter_82599" title='ixgbe_dcb_config_rx_arbiter_82599' data-ref="ixgbe_dcb_config_rx_arbiter_82599">ixgbe_dcb_config_rx_arbiter_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *,</td></tr>
<tr><th id="145">145</th><td>				      <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *);</td></tr>
<tr><th id="146">146</th><td></td></tr>
<tr><th id="147">147</th><td><i>/* DCB initialization */</i></td></tr>
<tr><th id="148">148</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_config_82599" title='ixgbe_dcb_config_82599' data-ref="ixgbe_dcb_config_82599">ixgbe_dcb_config_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *,</td></tr>
<tr><th id="149">149</th><td>			   <b>struct</b> <a class="type" href="ixgbe_dcb.h.html#ixgbe_dcb_config" title='ixgbe_dcb_config' data-ref="ixgbe_dcb_config">ixgbe_dcb_config</a> *);</td></tr>
<tr><th id="150">150</th><td></td></tr>
<tr><th id="151">151</th><td><a class="typedef" href="ixgbe_osdep.h.html#s32" title='s32' data-type='int32_t' data-ref="s32">s32</a> <dfn class="decl fn" id="ixgbe_dcb_hw_config_82599" title='ixgbe_dcb_hw_config_82599' data-ref="ixgbe_dcb_hw_config_82599">ixgbe_dcb_hw_config_82599</dfn>(<b>struct</b> <a class="type" href="ixgbe_type.h.html#ixgbe_hw" title='ixgbe_hw' data-ref="ixgbe_hw">ixgbe_hw</a> *, <em>int</em>, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u16" title='u16' data-type='uint16_t' data-ref="u16">u16</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *,</td></tr>
<tr><th id="152">152</th><td>			      <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *, <a class="typedef" href="ixgbe_osdep.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> *);</td></tr>
<tr><th id="153">153</th><td><u>#<span data-ppcond="34">endif</span> /* _IXGBE_DCB_82959_H_ */</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='ixgbe_common.c.html'>dpdk_18.05/drivers/net/ixgbe/base/ixgbe_common.c</a><br/>Generated on <em>2018-Jul-25</em> from project dpdk_18.05 revision <em>18.05</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
