#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Nov 10 20:57:51 2021
# Process ID: 25796
# Current directory: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.runs/impl_1
# Command line: vivado.exe -log uart_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source uart_top.tcl -notrace
# Log file: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.runs/impl_1/uart_top.vdi
# Journal file: F:/FPGA/FPGA_practice_1/Digital_Tube_Uart/Digital_Tube_Uart.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source uart_top.tcl -notrace
