ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB147:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** /* USER CODE END PD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/main.c **** /* USER CODE BEGIN PM */
  39:Core/Src/main.c **** 
  40:Core/Src/main.c **** /* USER CODE END PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** UART_HandleTypeDef huart4;
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** static void MX_UART4_Init(void);
  54:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PFP */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  59:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** /* USER CODE END 0 */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c **** /**
  64:Core/Src/main.c ****   * @brief  The application entry point.
  65:Core/Src/main.c ****   * @retval int
  66:Core/Src/main.c ****   */
  67:Core/Src/main.c **** int main(void)
  68:Core/Src/main.c **** {
  69:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* USER CODE END 1 */
  72:Core/Src/main.c **** 
  73:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  74:Core/Src/main.c **** 
  75:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  76:Core/Src/main.c ****   HAL_Init();
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c ****   /* USER CODE END Init */
  81:Core/Src/main.c **** 
  82:Core/Src/main.c ****   /* Configure the system clock */
  83:Core/Src/main.c ****   SystemClock_Config();
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  86:Core/Src/main.c **** 
  87:Core/Src/main.c ****   /* USER CODE END SysInit */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* Initialize all configured peripherals */
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 3


  90:Core/Src/main.c ****   MX_GPIO_Init();
  91:Core/Src/main.c ****   MX_UART4_Init();
  92:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  93:Core/Src/main.c ****   HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
  94:Core/Src/main.c ****   /* USER CODE END 2 */
  95:Core/Src/main.c **** 
  96:Core/Src/main.c ****   /* Infinite loop */
  97:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  98:Core/Src/main.c ****   while (1)
  99:Core/Src/main.c ****   {
 100:Core/Src/main.c ****     /* USER CODE END WHILE */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 103:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
 104:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 105:Core/Src/main.c ****     HAL_UART_Transmit(&huart4, (uint8_t*) "Board is working\n", 18, 1000);
 106:Core/Src/main.c ****     HAL_Delay(100);
 107:Core/Src/main.c ****   }
 108:Core/Src/main.c ****   /* USER CODE END 3 */
 109:Core/Src/main.c **** }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** /**
 112:Core/Src/main.c ****   * @brief System Clock Configuration
 113:Core/Src/main.c ****   * @retval None
 114:Core/Src/main.c ****   */
 115:Core/Src/main.c **** void SystemClock_Config(void)
 116:Core/Src/main.c **** {
 117:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 118:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /** Supply configuration update enable
 121:Core/Src/main.c ****   */
 122:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 123:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 126:Core/Src/main.c **** 
 127:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 128:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 129:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 130:Core/Src/main.c ****   */
 131:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 133:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 136:Core/Src/main.c ****   {
 137:Core/Src/main.c ****     Error_Handler();
 138:Core/Src/main.c ****   }
 139:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 140:Core/Src/main.c ****   */
 141:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 142:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 144:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 4


 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 150:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     Error_Handler();
 155:Core/Src/main.c ****   }
 156:Core/Src/main.c **** }
 157:Core/Src/main.c **** 
 158:Core/Src/main.c **** /**
 159:Core/Src/main.c ****   * @brief UART4 Initialization Function
 160:Core/Src/main.c ****   * @param None
 161:Core/Src/main.c ****   * @retval None
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c **** static void MX_UART4_Init(void)
 164:Core/Src/main.c **** {
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 173:Core/Src/main.c ****   huart4.Instance = UART4;
 174:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 175:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 176:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 177:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 178:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 179:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 180:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 181:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 182:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 183:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 184:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 185:Core/Src/main.c ****   {
 186:Core/Src/main.c ****     Error_Handler();
 187:Core/Src/main.c ****   }
 188:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 189:Core/Src/main.c ****   {
 190:Core/Src/main.c ****     Error_Handler();
 191:Core/Src/main.c ****   }
 192:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 193:Core/Src/main.c ****   {
 194:Core/Src/main.c ****     Error_Handler();
 195:Core/Src/main.c ****   }
 196:Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 197:Core/Src/main.c ****   {
 198:Core/Src/main.c ****     Error_Handler();
 199:Core/Src/main.c ****   }
 200:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 201:Core/Src/main.c **** 
 202:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 203:Core/Src/main.c **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 5


 204:Core/Src/main.c **** }
 205:Core/Src/main.c **** 
 206:Core/Src/main.c **** /**
 207:Core/Src/main.c ****   * @brief GPIO Initialization Function
 208:Core/Src/main.c ****   * @param None
 209:Core/Src/main.c ****   * @retval None
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c **** static void MX_GPIO_Init(void)
 212:Core/Src/main.c **** {
  27              		.loc 1 212 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 32
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 48
 213:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  40              		.loc 1 213 3 view .LVU1
  41              		.loc 1 213 20 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0394     		str	r4, [sp, #12]
  44 0008 0494     		str	r4, [sp, #16]
  45 000a 0594     		str	r4, [sp, #20]
  46 000c 0694     		str	r4, [sp, #24]
  47 000e 0794     		str	r4, [sp, #28]
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 216:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  48              		.loc 1 216 3 is_stmt 1 view .LVU3
  49              	.LBB4:
  50              		.loc 1 216 3 view .LVU4
  51              		.loc 1 216 3 view .LVU5
  52 0010 1B4B     		ldr	r3, .L3
  53 0012 D3F8E020 		ldr	r2, [r3, #224]
  54 0016 42F08002 		orr	r2, r2, #128
  55 001a C3F8E020 		str	r2, [r3, #224]
  56              		.loc 1 216 3 view .LVU6
  57 001e D3F8E020 		ldr	r2, [r3, #224]
  58 0022 02F08002 		and	r2, r2, #128
  59 0026 0092     		str	r2, [sp]
  60              		.loc 1 216 3 view .LVU7
  61 0028 009A     		ldr	r2, [sp]
  62              	.LBE4:
  63              		.loc 1 216 3 view .LVU8
 217:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  64              		.loc 1 217 3 view .LVU9
  65              	.LBB5:
  66              		.loc 1 217 3 view .LVU10
  67              		.loc 1 217 3 view .LVU11
  68 002a D3F8E020 		ldr	r2, [r3, #224]
  69 002e 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 6


  70 0032 C3F8E020 		str	r2, [r3, #224]
  71              		.loc 1 217 3 view .LVU12
  72 0036 D3F8E020 		ldr	r2, [r3, #224]
  73 003a 02F00102 		and	r2, r2, #1
  74 003e 0192     		str	r2, [sp, #4]
  75              		.loc 1 217 3 view .LVU13
  76 0040 019A     		ldr	r2, [sp, #4]
  77              	.LBE5:
  78              		.loc 1 217 3 view .LVU14
 218:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  79              		.loc 1 218 3 view .LVU15
  80              	.LBB6:
  81              		.loc 1 218 3 view .LVU16
  82              		.loc 1 218 3 view .LVU17
  83 0042 D3F8E020 		ldr	r2, [r3, #224]
  84 0046 42F00802 		orr	r2, r2, #8
  85 004a C3F8E020 		str	r2, [r3, #224]
  86              		.loc 1 218 3 view .LVU18
  87 004e D3F8E030 		ldr	r3, [r3, #224]
  88 0052 03F00803 		and	r3, r3, #8
  89 0056 0293     		str	r3, [sp, #8]
  90              		.loc 1 218 3 view .LVU19
  91 0058 029B     		ldr	r3, [sp, #8]
  92              	.LBE6:
  93              		.loc 1 218 3 view .LVU20
 219:Core/Src/main.c **** 
 220:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 221:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOD, LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
  94              		.loc 1 221 3 view .LVU21
  95 005a 0A4D     		ldr	r5, .L3+4
  96 005c 2246     		mov	r2, r4
  97 005e 0321     		movs	r1, #3
  98 0060 2846     		mov	r0, r5
  99 0062 FFF7FEFF 		bl	HAL_GPIO_WritePin
 100              	.LVL0:
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /*Configure GPIO pins : LED1_Pin LED2_Pin */
 224:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 101              		.loc 1 224 3 view .LVU22
 102              		.loc 1 224 23 is_stmt 0 view .LVU23
 103 0066 0323     		movs	r3, #3
 104 0068 0393     		str	r3, [sp, #12]
 225:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 105              		.loc 1 225 3 is_stmt 1 view .LVU24
 106              		.loc 1 225 24 is_stmt 0 view .LVU25
 107 006a 0123     		movs	r3, #1
 108 006c 0493     		str	r3, [sp, #16]
 226:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 109              		.loc 1 226 3 is_stmt 1 view .LVU26
 110              		.loc 1 226 24 is_stmt 0 view .LVU27
 111 006e 0593     		str	r3, [sp, #20]
 227:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 112              		.loc 1 227 3 is_stmt 1 view .LVU28
 113              		.loc 1 227 25 is_stmt 0 view .LVU29
 114 0070 0694     		str	r4, [sp, #24]
 228:Core/Src/main.c ****   HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 115              		.loc 1 228 3 is_stmt 1 view .LVU30
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 7


 116 0072 03A9     		add	r1, sp, #12
 117 0074 2846     		mov	r0, r5
 118 0076 FFF7FEFF 		bl	HAL_GPIO_Init
 119              	.LVL1:
 229:Core/Src/main.c **** 
 230:Core/Src/main.c **** }
 120              		.loc 1 230 1 is_stmt 0 view .LVU31
 121 007a 09B0     		add	sp, sp, #36
 122              	.LCFI2:
 123              		.cfi_def_cfa_offset 12
 124              		@ sp needed
 125 007c 30BD     		pop	{r4, r5, pc}
 126              	.L4:
 127 007e 00BF     		.align	2
 128              	.L3:
 129 0080 00440258 		.word	1476543488
 130 0084 000C0258 		.word	1476529152
 131              		.cfi_endproc
 132              	.LFE147:
 134              		.section	.text.Error_Handler,"ax",%progbits
 135              		.align	1
 136              		.global	Error_Handler
 137              		.syntax unified
 138              		.thumb
 139              		.thumb_func
 140              		.fpu fpv5-d16
 142              	Error_Handler:
 143              	.LFB148:
 231:Core/Src/main.c **** 
 232:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 233:Core/Src/main.c **** 
 234:Core/Src/main.c **** /* USER CODE END 4 */
 235:Core/Src/main.c **** 
 236:Core/Src/main.c **** /**
 237:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 238:Core/Src/main.c ****   * @retval None
 239:Core/Src/main.c ****   */
 240:Core/Src/main.c **** void Error_Handler(void)
 241:Core/Src/main.c **** {
 144              		.loc 1 241 1 is_stmt 1 view -0
 145              		.cfi_startproc
 146              		@ Volatile: function does not return.
 147              		@ args = 0, pretend = 0, frame = 0
 148              		@ frame_needed = 0, uses_anonymous_args = 0
 149              		@ link register save eliminated.
 242:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 243:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 244:Core/Src/main.c ****   __disable_irq();
 150              		.loc 1 244 3 view .LVU33
 151              	.LBB7:
 152              	.LBI7:
 153              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 8


   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 9


  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 10


 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 11


 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 154              		.loc 2 207 27 view .LVU34
 155              	.LBB8:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 156              		.loc 2 209 3 view .LVU35
 157              		.syntax unified
 158              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 159 0000 72B6     		cpsid i
 160              	@ 0 "" 2
 161              		.thumb
 162              		.syntax unified
 163              	.L6:
 164              	.LBE8:
 165              	.LBE7:
 245:Core/Src/main.c ****   while (1)
 166              		.loc 1 245 3 discriminator 1 view .LVU36
 246:Core/Src/main.c ****   {
 247:Core/Src/main.c ****   }
 167              		.loc 1 247 3 discriminator 1 view .LVU37
 245:Core/Src/main.c ****   while (1)
 168              		.loc 1 245 9 discriminator 1 view .LVU38
 169 0002 FEE7     		b	.L6
 170              		.cfi_endproc
 171              	.LFE148:
 173              		.section	.text.MX_UART4_Init,"ax",%progbits
 174              		.align	1
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 12


 175              		.syntax unified
 176              		.thumb
 177              		.thumb_func
 178              		.fpu fpv5-d16
 180              	MX_UART4_Init:
 181              	.LFB146:
 164:Core/Src/main.c **** 
 182              		.loc 1 164 1 view -0
 183              		.cfi_startproc
 184              		@ args = 0, pretend = 0, frame = 0
 185              		@ frame_needed = 0, uses_anonymous_args = 0
 186 0000 08B5     		push	{r3, lr}
 187              	.LCFI3:
 188              		.cfi_def_cfa_offset 8
 189              		.cfi_offset 3, -8
 190              		.cfi_offset 14, -4
 173:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 191              		.loc 1 173 3 view .LVU40
 173:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 192              		.loc 1 173 19 is_stmt 0 view .LVU41
 193 0002 1548     		ldr	r0, .L17
 194 0004 154B     		ldr	r3, .L17+4
 195 0006 0360     		str	r3, [r0]
 174:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 196              		.loc 1 174 3 is_stmt 1 view .LVU42
 174:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 197              		.loc 1 174 24 is_stmt 0 view .LVU43
 198 0008 4FF4E133 		mov	r3, #115200
 199 000c 4360     		str	r3, [r0, #4]
 175:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 200              		.loc 1 175 3 is_stmt 1 view .LVU44
 175:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 201              		.loc 1 175 26 is_stmt 0 view .LVU45
 202 000e 0023     		movs	r3, #0
 203 0010 8360     		str	r3, [r0, #8]
 176:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 204              		.loc 1 176 3 is_stmt 1 view .LVU46
 176:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 205              		.loc 1 176 24 is_stmt 0 view .LVU47
 206 0012 C360     		str	r3, [r0, #12]
 177:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 207              		.loc 1 177 3 is_stmt 1 view .LVU48
 177:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 208              		.loc 1 177 22 is_stmt 0 view .LVU49
 209 0014 0361     		str	r3, [r0, #16]
 178:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 210              		.loc 1 178 3 is_stmt 1 view .LVU50
 178:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 211              		.loc 1 178 20 is_stmt 0 view .LVU51
 212 0016 0C22     		movs	r2, #12
 213 0018 4261     		str	r2, [r0, #20]
 179:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 214              		.loc 1 179 3 is_stmt 1 view .LVU52
 179:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 215              		.loc 1 179 25 is_stmt 0 view .LVU53
 216 001a 8361     		str	r3, [r0, #24]
 180:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 13


 217              		.loc 1 180 3 is_stmt 1 view .LVU54
 180:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 218              		.loc 1 180 28 is_stmt 0 view .LVU55
 219 001c C361     		str	r3, [r0, #28]
 181:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 220              		.loc 1 181 3 is_stmt 1 view .LVU56
 181:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 221              		.loc 1 181 30 is_stmt 0 view .LVU57
 222 001e 0362     		str	r3, [r0, #32]
 182:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 223              		.loc 1 182 3 is_stmt 1 view .LVU58
 182:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 224              		.loc 1 182 30 is_stmt 0 view .LVU59
 225 0020 4362     		str	r3, [r0, #36]
 183:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 226              		.loc 1 183 3 is_stmt 1 view .LVU60
 183:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 227              		.loc 1 183 38 is_stmt 0 view .LVU61
 228 0022 8362     		str	r3, [r0, #40]
 184:Core/Src/main.c ****   {
 229              		.loc 1 184 3 is_stmt 1 view .LVU62
 184:Core/Src/main.c ****   {
 230              		.loc 1 184 7 is_stmt 0 view .LVU63
 231 0024 FFF7FEFF 		bl	HAL_UART_Init
 232              	.LVL2:
 184:Core/Src/main.c ****   {
 233              		.loc 1 184 6 view .LVU64
 234 0028 70B9     		cbnz	r0, .L13
 188:Core/Src/main.c ****   {
 235              		.loc 1 188 3 is_stmt 1 view .LVU65
 188:Core/Src/main.c ****   {
 236              		.loc 1 188 7 is_stmt 0 view .LVU66
 237 002a 0021     		movs	r1, #0
 238 002c 0A48     		ldr	r0, .L17
 239 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 240              	.LVL3:
 188:Core/Src/main.c ****   {
 241              		.loc 1 188 6 view .LVU67
 242 0032 58B9     		cbnz	r0, .L14
 192:Core/Src/main.c ****   {
 243              		.loc 1 192 3 is_stmt 1 view .LVU68
 192:Core/Src/main.c ****   {
 244              		.loc 1 192 7 is_stmt 0 view .LVU69
 245 0034 0021     		movs	r1, #0
 246 0036 0848     		ldr	r0, .L17
 247 0038 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 248              	.LVL4:
 192:Core/Src/main.c ****   {
 249              		.loc 1 192 6 view .LVU70
 250 003c 40B9     		cbnz	r0, .L15
 196:Core/Src/main.c ****   {
 251              		.loc 1 196 3 is_stmt 1 view .LVU71
 196:Core/Src/main.c ****   {
 252              		.loc 1 196 7 is_stmt 0 view .LVU72
 253 003e 0648     		ldr	r0, .L17
 254 0040 FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 255              	.LVL5:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 14


 196:Core/Src/main.c ****   {
 256              		.loc 1 196 6 view .LVU73
 257 0044 30B9     		cbnz	r0, .L16
 204:Core/Src/main.c **** 
 258              		.loc 1 204 1 view .LVU74
 259 0046 08BD     		pop	{r3, pc}
 260              	.L13:
 186:Core/Src/main.c ****   }
 261              		.loc 1 186 5 is_stmt 1 view .LVU75
 262 0048 FFF7FEFF 		bl	Error_Handler
 263              	.LVL6:
 264              	.L14:
 190:Core/Src/main.c ****   }
 265              		.loc 1 190 5 view .LVU76
 266 004c FFF7FEFF 		bl	Error_Handler
 267              	.LVL7:
 268              	.L15:
 194:Core/Src/main.c ****   }
 269              		.loc 1 194 5 view .LVU77
 270 0050 FFF7FEFF 		bl	Error_Handler
 271              	.LVL8:
 272              	.L16:
 198:Core/Src/main.c ****   }
 273              		.loc 1 198 5 view .LVU78
 274 0054 FFF7FEFF 		bl	Error_Handler
 275              	.LVL9:
 276              	.L18:
 277              		.align	2
 278              	.L17:
 279 0058 00000000 		.word	.LANCHOR0
 280 005c 004C0040 		.word	1073761280
 281              		.cfi_endproc
 282              	.LFE146:
 284              		.section	.text.SystemClock_Config,"ax",%progbits
 285              		.align	1
 286              		.global	SystemClock_Config
 287              		.syntax unified
 288              		.thumb
 289              		.thumb_func
 290              		.fpu fpv5-d16
 292              	SystemClock_Config:
 293              	.LFB145:
 116:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 294              		.loc 1 116 1 view -0
 295              		.cfi_startproc
 296              		@ args = 0, pretend = 0, frame = 112
 297              		@ frame_needed = 0, uses_anonymous_args = 0
 298 0000 00B5     		push	{lr}
 299              	.LCFI4:
 300              		.cfi_def_cfa_offset 4
 301              		.cfi_offset 14, -4
 302 0002 9DB0     		sub	sp, sp, #116
 303              	.LCFI5:
 304              		.cfi_def_cfa_offset 120
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 305              		.loc 1 117 3 view .LVU80
 117:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 15


 306              		.loc 1 117 22 is_stmt 0 view .LVU81
 307 0004 4C22     		movs	r2, #76
 308 0006 0021     		movs	r1, #0
 309 0008 09A8     		add	r0, sp, #36
 310 000a FFF7FEFF 		bl	memset
 311              	.LVL10:
 118:Core/Src/main.c **** 
 312              		.loc 1 118 3 is_stmt 1 view .LVU82
 118:Core/Src/main.c **** 
 313              		.loc 1 118 22 is_stmt 0 view .LVU83
 314 000e 2022     		movs	r2, #32
 315 0010 0021     		movs	r1, #0
 316 0012 01A8     		add	r0, sp, #4
 317 0014 FFF7FEFF 		bl	memset
 318              	.LVL11:
 122:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 319              		.loc 1 122 3 is_stmt 1 view .LVU84
 320 0018 0220     		movs	r0, #2
 321 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 322              	.LVL12:
 125:Core/Src/main.c **** 
 323              		.loc 1 125 3 view .LVU85
 324              	.LBB9:
 125:Core/Src/main.c **** 
 325              		.loc 1 125 3 view .LVU86
 326 001e 0023     		movs	r3, #0
 327 0020 0093     		str	r3, [sp]
 125:Core/Src/main.c **** 
 328              		.loc 1 125 3 view .LVU87
 125:Core/Src/main.c **** 
 329              		.loc 1 125 3 view .LVU88
 330 0022 1E4B     		ldr	r3, .L26
 331 0024 DA6A     		ldr	r2, [r3, #44]
 332 0026 22F00102 		bic	r2, r2, #1
 333 002a DA62     		str	r2, [r3, #44]
 125:Core/Src/main.c **** 
 334              		.loc 1 125 3 view .LVU89
 335 002c DB6A     		ldr	r3, [r3, #44]
 336 002e 03F00103 		and	r3, r3, #1
 337 0032 0093     		str	r3, [sp]
 125:Core/Src/main.c **** 
 338              		.loc 1 125 3 view .LVU90
 339 0034 1A4A     		ldr	r2, .L26+4
 340 0036 9369     		ldr	r3, [r2, #24]
 341 0038 23F44043 		bic	r3, r3, #49152
 342 003c 43F48043 		orr	r3, r3, #16384
 343 0040 9361     		str	r3, [r2, #24]
 125:Core/Src/main.c **** 
 344              		.loc 1 125 3 view .LVU91
 345 0042 9369     		ldr	r3, [r2, #24]
 346 0044 03F44043 		and	r3, r3, #49152
 347 0048 0093     		str	r3, [sp]
 125:Core/Src/main.c **** 
 348              		.loc 1 125 3 view .LVU92
 349 004a 009B     		ldr	r3, [sp]
 350              	.LBE9:
 125:Core/Src/main.c **** 
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 16


 351              		.loc 1 125 3 view .LVU93
 127:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 352              		.loc 1 127 3 view .LVU94
 353              	.L20:
 127:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 354              		.loc 1 127 48 discriminator 1 view .LVU95
 127:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 355              		.loc 1 127 8 discriminator 1 view .LVU96
 127:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 356              		.loc 1 127 10 is_stmt 0 discriminator 1 view .LVU97
 357 004c 144B     		ldr	r3, .L26+4
 358 004e 9B69     		ldr	r3, [r3, #24]
 127:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 359              		.loc 1 127 8 discriminator 1 view .LVU98
 360 0050 13F4005F 		tst	r3, #8192
 361 0054 FAD0     		beq	.L20
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 362              		.loc 1 131 3 is_stmt 1 view .LVU99
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 363              		.loc 1 131 36 is_stmt 0 view .LVU100
 364 0056 0223     		movs	r3, #2
 365 0058 0993     		str	r3, [sp, #36]
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 366              		.loc 1 132 3 is_stmt 1 view .LVU101
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 367              		.loc 1 132 30 is_stmt 0 view .LVU102
 368 005a 0123     		movs	r3, #1
 369 005c 0C93     		str	r3, [sp, #48]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 370              		.loc 1 133 3 is_stmt 1 view .LVU103
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 371              		.loc 1 133 41 is_stmt 0 view .LVU104
 372 005e 4023     		movs	r3, #64
 373 0060 0D93     		str	r3, [sp, #52]
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 374              		.loc 1 134 3 is_stmt 1 view .LVU105
 134:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 375              		.loc 1 134 34 is_stmt 0 view .LVU106
 376 0062 0023     		movs	r3, #0
 377 0064 1293     		str	r3, [sp, #72]
 135:Core/Src/main.c ****   {
 378              		.loc 1 135 3 is_stmt 1 view .LVU107
 135:Core/Src/main.c ****   {
 379              		.loc 1 135 7 is_stmt 0 view .LVU108
 380 0066 09A8     		add	r0, sp, #36
 381 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 382              	.LVL13:
 135:Core/Src/main.c ****   {
 383              		.loc 1 135 6 view .LVU109
 384 006c 90B9     		cbnz	r0, .L24
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 385              		.loc 1 141 3 is_stmt 1 view .LVU110
 141:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 386              		.loc 1 141 31 is_stmt 0 view .LVU111
 387 006e 3F23     		movs	r3, #63
 388 0070 0193     		str	r3, [sp, #4]
 144:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 17


 389              		.loc 1 144 3 is_stmt 1 view .LVU112
 144:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 390              		.loc 1 144 34 is_stmt 0 view .LVU113
 391 0072 0023     		movs	r3, #0
 392 0074 0293     		str	r3, [sp, #8]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 393              		.loc 1 145 3 is_stmt 1 view .LVU114
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 394              		.loc 1 145 35 is_stmt 0 view .LVU115
 395 0076 0393     		str	r3, [sp, #12]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 396              		.loc 1 146 3 is_stmt 1 view .LVU116
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 397              		.loc 1 146 35 is_stmt 0 view .LVU117
 398 0078 0493     		str	r3, [sp, #16]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 399              		.loc 1 147 3 is_stmt 1 view .LVU118
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 400              		.loc 1 147 36 is_stmt 0 view .LVU119
 401 007a 0593     		str	r3, [sp, #20]
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 402              		.loc 1 148 3 is_stmt 1 view .LVU120
 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 403              		.loc 1 148 36 is_stmt 0 view .LVU121
 404 007c 4022     		movs	r2, #64
 405 007e 0692     		str	r2, [sp, #24]
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 406              		.loc 1 149 3 is_stmt 1 view .LVU122
 149:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 407              		.loc 1 149 36 is_stmt 0 view .LVU123
 408 0080 0793     		str	r3, [sp, #28]
 150:Core/Src/main.c **** 
 409              		.loc 1 150 3 is_stmt 1 view .LVU124
 150:Core/Src/main.c **** 
 410              		.loc 1 150 36 is_stmt 0 view .LVU125
 411 0082 0893     		str	r3, [sp, #32]
 152:Core/Src/main.c ****   {
 412              		.loc 1 152 3 is_stmt 1 view .LVU126
 152:Core/Src/main.c ****   {
 413              		.loc 1 152 7 is_stmt 0 view .LVU127
 414 0084 0121     		movs	r1, #1
 415 0086 01A8     		add	r0, sp, #4
 416 0088 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 417              	.LVL14:
 152:Core/Src/main.c ****   {
 418              		.loc 1 152 6 view .LVU128
 419 008c 20B9     		cbnz	r0, .L25
 156:Core/Src/main.c **** 
 420              		.loc 1 156 1 view .LVU129
 421 008e 1DB0     		add	sp, sp, #116
 422              	.LCFI6:
 423              		.cfi_remember_state
 424              		.cfi_def_cfa_offset 4
 425              		@ sp needed
 426 0090 5DF804FB 		ldr	pc, [sp], #4
 427              	.L24:
 428              	.LCFI7:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 18


 429              		.cfi_restore_state
 137:Core/Src/main.c ****   }
 430              		.loc 1 137 5 is_stmt 1 view .LVU130
 431 0094 FFF7FEFF 		bl	Error_Handler
 432              	.LVL15:
 433              	.L25:
 154:Core/Src/main.c ****   }
 434              		.loc 1 154 5 view .LVU131
 435 0098 FFF7FEFF 		bl	Error_Handler
 436              	.LVL16:
 437              	.L27:
 438              		.align	2
 439              	.L26:
 440 009c 00040058 		.word	1476396032
 441 00a0 00480258 		.word	1476544512
 442              		.cfi_endproc
 443              	.LFE145:
 445              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 446              		.align	2
 447              	.LC0:
 448 0000 426F6172 		.ascii	"Board is working\012\000"
 448      64206973 
 448      20776F72 
 448      6B696E67 
 448      0A00
 449              		.section	.text.main,"ax",%progbits
 450              		.align	1
 451              		.global	main
 452              		.syntax unified
 453              		.thumb
 454              		.thumb_func
 455              		.fpu fpv5-d16
 457              	main:
 458              	.LFB144:
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 459              		.loc 1 68 1 view -0
 460              		.cfi_startproc
 461              		@ Volatile: function does not return.
 462              		@ args = 0, pretend = 0, frame = 0
 463              		@ frame_needed = 0, uses_anonymous_args = 0
 464 0000 08B5     		push	{r3, lr}
 465              	.LCFI8:
 466              		.cfi_def_cfa_offset 8
 467              		.cfi_offset 3, -8
 468              		.cfi_offset 14, -4
  76:Core/Src/main.c **** 
 469              		.loc 1 76 3 view .LVU133
 470 0002 FFF7FEFF 		bl	HAL_Init
 471              	.LVL17:
  83:Core/Src/main.c **** 
 472              		.loc 1 83 3 view .LVU134
 473 0006 FFF7FEFF 		bl	SystemClock_Config
 474              	.LVL18:
  90:Core/Src/main.c ****   MX_UART4_Init();
 475              		.loc 1 90 3 view .LVU135
 476 000a FFF7FEFF 		bl	MX_GPIO_Init
 477              	.LVL19:
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 19


  91:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 478              		.loc 1 91 3 view .LVU136
 479 000e FFF7FEFF 		bl	MX_UART4_Init
 480              	.LVL20:
  93:Core/Src/main.c ****   /* USER CODE END 2 */
 481              		.loc 1 93 3 view .LVU137
 482 0012 0122     		movs	r2, #1
 483 0014 1146     		mov	r1, r2
 484 0016 0B48     		ldr	r0, .L31
 485 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 486              	.LVL21:
 487              	.L29:
  98:Core/Src/main.c ****   {
 488              		.loc 1 98 3 discriminator 1 view .LVU138
 103:Core/Src/main.c ****     HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 489              		.loc 1 103 5 discriminator 1 view .LVU139
 490 001c 094C     		ldr	r4, .L31
 491 001e 0121     		movs	r1, #1
 492 0020 2046     		mov	r0, r4
 493 0022 FFF7FEFF 		bl	HAL_GPIO_TogglePin
 494              	.LVL22:
 104:Core/Src/main.c ****     HAL_UART_Transmit(&huart4, (uint8_t*) "Board is working\n", 18, 1000);
 495              		.loc 1 104 5 discriminator 1 view .LVU140
 496 0026 0221     		movs	r1, #2
 497 0028 2046     		mov	r0, r4
 498 002a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 499              	.LVL23:
 105:Core/Src/main.c ****     HAL_Delay(100);
 500              		.loc 1 105 5 discriminator 1 view .LVU141
 501 002e 4FF47A73 		mov	r3, #1000
 502 0032 1222     		movs	r2, #18
 503 0034 0449     		ldr	r1, .L31+4
 504 0036 0548     		ldr	r0, .L31+8
 505 0038 FFF7FEFF 		bl	HAL_UART_Transmit
 506              	.LVL24:
 106:Core/Src/main.c ****   }
 507              		.loc 1 106 5 discriminator 1 view .LVU142
 508 003c 6420     		movs	r0, #100
 509 003e FFF7FEFF 		bl	HAL_Delay
 510              	.LVL25:
  98:Core/Src/main.c ****   {
 511              		.loc 1 98 9 discriminator 1 view .LVU143
 512 0042 EBE7     		b	.L29
 513              	.L32:
 514              		.align	2
 515              	.L31:
 516 0044 000C0258 		.word	1476529152
 517 0048 00000000 		.word	.LC0
 518 004c 00000000 		.word	.LANCHOR0
 519              		.cfi_endproc
 520              	.LFE144:
 522              		.global	huart4
 523              		.section	.bss.huart4,"aw",%nobits
 524              		.align	2
 525              		.set	.LANCHOR0,. + 0
 528              	huart4:
 529 0000 00000000 		.space	144
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 20


 529      00000000 
 529      00000000 
 529      00000000 
 529      00000000 
 530              		.text
 531              	.Letext0:
 532              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 533              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 534              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 535              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 536              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 537              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 538              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 539              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 540              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 541              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 542              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 543              		.file 14 "<built-in>"
ARM GAS  C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s 			page 21


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:17     .text.MX_GPIO_Init:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:129    .text.MX_GPIO_Init:00000080 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:135    .text.Error_Handler:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:142    .text.Error_Handler:00000000 Error_Handler
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:174    .text.MX_UART4_Init:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:180    .text.MX_UART4_Init:00000000 MX_UART4_Init
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:279    .text.MX_UART4_Init:00000058 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:285    .text.SystemClock_Config:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:292    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:440    .text.SystemClock_Config:0000009c $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:446    .rodata.main.str1.4:00000000 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:450    .text.main:00000000 $t
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:457    .text.main:00000000 main
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:516    .text.main:00000044 $d
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:528    .bss.huart4:00000000 huart4
C:\Users\GUILLE~1\AppData\Local\Temp\ccGfYmmE.s:524    .bss.huart4:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
memset
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_GPIO_TogglePin
HAL_UART_Transmit
HAL_Delay
