{"experiment": {"id":  "e99015",
                    "name": "To Design, implement and Simulate the 3 : 8 Decoder.",
                    "discipline_id": "ece",
                    "institute_id": "iitb",
                    "developers": [{"name":"dev1", "email": "dev1_id"},
                                    {"name":"dev2", "email": "dev2_id"}],
                    "hosting_info": [{"hosting_status": "hosted", "hosted_on": "institute", "hosted_url": "http://vlabs.iitb.ac.in/eemddl/decoder/index.html"}],
                    "integration_level": "4",
                    "assets": [{"asset_type": "images", "path": "vlabs.ac.in/images/static/logo.png"},
                                {"asset_type": "videos", "path": "vlabs.ac.in/video/abc.mkv"}],
                    "sections" : ["AIM", 
 							 "THEORY", 
 							 "PRELAB QUIZ", 
 							 "Verilog", 
 							 "Simulator", 
 							 "Manual", 
 							 "POST LAB", 
 							 "Tutoria"]
                  }
}
