{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1719006345732 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "TopLevel EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"TopLevel\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1719006346304 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719006346393 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1719006346393 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|pll7 Cyclone IV E PLL " "Implemented PLL \"FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|pll7\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] 3 2 0 0 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of 0 degrees (0 ps) for FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] port" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1719006346518 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] 3 2 -64 -2381 " "Implementing clock multiplication of 3, clock division of 2, and phase shift of -64 degrees (-2381 ps) for FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] port" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 4136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1719006346518 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 150 -1 0 } } { "" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1719006346518 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1719006348019 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1719006348042 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1719006351758 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1719006351758 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 91824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719006351905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 91826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719006351905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 91828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719006351905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 91830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719006351905 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 91832 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1719006351905 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1719006351905 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1719006351939 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1719006363078 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1719006373631 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1719006373631 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006374481 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006374636 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1f_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006374709 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_cpu_1a_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006374997 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006375283 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006375599 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006375921 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006376246 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006376571 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006376889 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006377209 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006377531 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006377849 ""}
{ "Info" "ISTA_SDC_FOUND" "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.sdc " "Reading SDC File: 'FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1719006378168 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "INPUT_CLOCK " "Node: INPUT_CLOCK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] INPUT_CLOCK " "Register FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|m_addr\[9\] is being clocked by INPUT_CLOCK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1719006378753 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1719006378753 "|TopLevel|INPUT_CLOCK"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1719006379920 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst3\|pll\|sd1\|pll7\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1719006379920 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1719006379920 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719006379921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719006379921 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1719006379921 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1719006379921 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1719006379923 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719006379923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719006379923 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1719006379923 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1719006379923 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386042 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_pll:pll\|FTOP_MSOC_pll_altpll_5ra2:sd1\|wire_pll7_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386042 ""}  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_pll.v" 192 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 4135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386042 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node INPUT_CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386043 ""}  } { { "TopLevel.bdf" "" { Schematic "D:/SEM6/CO503/Lab04/BASELINE_18/TopLevel.bdf" { { 240 152 328 256 "INPUT_CLOCK" "" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 91811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386043 ""}  } { { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 89637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|active_rnw~2 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|active_rnw~2" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 215 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 36889 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|active_cs_n~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|active_cs_n~0" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 36924 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|active_cs_n~1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_sdram_controller:sdram_controller\|active_cs_n~1" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_sdram_controller.v" 212 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 36925 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 36935 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~8 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux:cmd_demux\|WideOr0~8" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux.sv" 277 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 37590 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003\|sink_ready~5 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_003:cmd_demux_003\|sink_ready~5" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_003.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_003.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 38317 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_qa_p1_in_agent_rsp_fifo\|write~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:fifo_qa_p1_in_agent_rsp_fifo\|write~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_avalon_sc_fifo.v" 121 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 38665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\|sink_ready~2 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_002:cmd_demux_002\|sink_ready~2" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_002.sv" 53 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 38719 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qa_p1_in_translator\|read_latency_shift_reg~2 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:fifo_qa_p1_in_translator\|read_latency_shift_reg~2" {  } { { "FTOP_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_merlin_slave_translator.sv" 369 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 38792 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_011\|WideOr0~1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_mm_interconnect_0:mm_interconnect_0\|FTOP_MSOC_mm_interconnect_0_cmd_demux_006:cmd_demux_011\|WideOr0~1" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_006.sv" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_mm_interconnect_0_cmd_demux_006.sv" 142 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 38863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386043 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1719006386043 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386043 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 2882 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386043 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 18162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386044 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 17402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386044 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386044 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 16598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386044 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 14143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 31251 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386045 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386045 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 30522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 10957 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386045 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p1:cpu_1d_p1\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p1_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 27894 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386045 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386045 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 27163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386045 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1e_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 7603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386047 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1e:cpu_1e\|FTOP_MSOC_CPU_1e_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1e_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 24701 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386047 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386047 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 23974 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386047 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39485 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 8669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p3:cpu_1d_p3\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 25845 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386048 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386048 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 25122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 16271 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386048 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 33495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386048 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386048 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 32774 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386048 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 15205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1b_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 32398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386049 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 31672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39289 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 13081 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p2:cpu_1c_p2\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 30146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386050 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 29418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 12019 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386050 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p3:cpu_1c_p3\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1c_p3_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 29042 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386050 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386050 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 28315 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386050 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 39436 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|W_rf_wren " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|W_rf_wren" {  } { { "FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu.v" 3451 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 9895 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1d_p2:cpu_1d_p2\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0:sub_cpu_0\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu:cpu\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci\|FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug:the_FTOP_MSOC_CPU_1d_p2_sub_cpu_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 26787 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386051 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 26060 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg  " "Automatically promoted node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386051 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell " "Destination node sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg~_wirecell" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 91752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1719006386051 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1719006386051 ""}  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|alt_sld_fab_with_jtag_input:\\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric\|alt_sld_fab:instrumentation_fabric\|alt_sld_fab_alt_sld_fab:alt_sld_fab\|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric\|sld_jtag_hub:\\jtag_hub_gen:real_sld_jtag_hub\|clr_reg" } } } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 89871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|altera_reset_controller:rst_controller_001\|merged_reset~0  " "Automatically promoted node FTOP_MSOC:inst3\|altera_reset_controller:rst_controller_001\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386052 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 37700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p1:cpu_1b_p1\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386052 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 53698 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p2:cpu_1b_p2\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386052 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 53744 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1b_p3:cpu_1b_p3\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386052 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 53790 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386052 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node FTOP_MSOC:inst3\|FTOP_MSOC_CPU_1c_p1:cpu_1c_p1\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1719006386052 ""}  } { { "FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/SEM6/CO503/Lab04/BASELINE_18/FTOP_MSOC/synthesis/submodules/altera_reset_controller.v" 134 -1 0 } } { "temporary_test_loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 0 { 0 ""} 0 53850 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1719006386052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1719006398236 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719006398345 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1719006398353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719006398496 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1719006398759 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1719006398760 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1719006398760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1719006398763 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1719006398969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1719006398969 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1719006399071 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1719006410792 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "96 Block RAM " "Packed 96 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1719006410910 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 I/O Input Buffer " "Packed 32 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1719006410910 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "87 I/O Output Buffer " "Packed 87 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1719006410910 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "66 " "Created 66 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1719006410910 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1719006410910 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:01:13 " "Fitter preparation operations ending: elapsed time is 00:01:13" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719006423924 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1719006424026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1719006437872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719006447966 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1719006448758 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1719006496026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719006496026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1719006510693 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "11 " "Router estimated average interconnect usage is 11% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "D:/SEM6/CO503/Lab04/BASELINE_18/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1719006532180 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1719006532180 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1719006536776 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1719006536776 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1719006536776 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719006536785 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 9.39 " "Total time spent on timing analysis during the Fitter is 9.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1719006538743 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719006539267 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719006543570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1719006543600 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1719006548099 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1719006560794 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1719006573837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.fit.smsg " "Generated suppressed messages file D:/SEM6/CO503/Lab04/BASELINE_18/output_files/TopLevel.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1719006578825 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 14 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7060 " "Peak virtual memory: 7060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719006592004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 03:19:52 2024 " "Processing ended: Sat Jun 22 03:19:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719006592004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:14 " "Elapsed time: 00:04:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719006592004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:52 " "Total CPU time (on all processors): 00:03:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719006592004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1719006592004 ""}
