// Seed: 1612528420
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    output supply1 id_3
);
  logic [7:0] id_5, id_6, id_7, id_8;
  wire id_9;
  wire id_10;
  wire id_11;
  integer id_12, id_13;
  wire id_14, id_15;
  assign id_6[1] = 1;
  id_16(
      1, 1
  );
endmodule : id_17
module module_1 (
    input wand id_0,
    output supply1 id_1,
    output supply0 id_2#(.id_23(1)),
    output supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    output wor id_6,
    input tri1 id_7,
    output wor id_8,
    input wire id_9,
    input wand id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13,
    output wor id_14,
    input supply1 id_15,
    input wor id_16,
    input uwire id_17,
    input tri id_18,
    output wand id_19,
    input supply1 id_20,
    output wand id_21
);
  module_0(
      id_20, id_6, id_19, id_6
  );
endmodule
