
<html><head><title>Constraint Definition</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648437" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Constraint Definition" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648437" />
<meta name="NextFile" content="chap1_ct_vrf_pkg_place.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_vrf_pkg_phases_creat.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Constraint Definition" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Package Phase/Components" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_vrf_pkg_phases_creat.html" title="Phases of Package Creation">Phases of Package Creation</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_vrf_pkg_place.html" title="Placement">Placement</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_pkg_const_def" title="Constraint Definition"></a><h3>
<a id="pgfId-924335"></a><a id="22297"></a>Constraint Definition</h3>

<p>
<a id="pgfId-924337"></a>With the physical modeling of the component substrate complete, the next phase is to set up constraints. </p>
<p>
<a id="pgfId-924338"></a>Constraints fall into two categories: physical and electrical. Physical constraints are driven by manufacturing guidelines, though electrical rules may impact the physical rules. For example, an electrical rule may be a 50-ohm line impedance that translates into a 4-mil trace width. Electrical rules are engineering-driven and are imposed to ensure signal quality and overall component performance. </p>

<h4>
<a id="pgfId-924340"></a>Physical Constraints</h4>

<p>
<a id="pgfId-924341"></a>Physical constraints can be further broken down into two categories: Physical (Line and Via sizes) and Spacing (Line, Via, Pad, and shape spacings). Again, most of the physical rules are driven by manufacturing specifications, though some latitude may be given depending on the foundry. </p>
<p>
<a id="pgfId-924342"></a>You can also assign physical constraints to specific nets or groups of nets (net classes). Net classes allow you to specify different line widths, via sizes, and element-to-element spacing to the entire group or to a specific area layer of the component substrate.</p>

<h4>
<a id="pgfId-924343"></a>Electrical Constraints</h4>

<p>
<a id="pgfId-924344"></a>Electrical constraints can be divided into two categories that are commonly lumped together: delay and distortion (D&amp;D). Delay refers to the interconnect delays introduced by the physical layout, typically in terms of nanoseconds (ns). Distortion refers to sources of noise caused by the physical layout, such as undershoot or crosstalk. Distortion is measured in millivolts (mV). </p>
<p>
<a id="pgfId-924345"></a>You should divide signals in the layout into unique net classes based on performance requirements, for example, clocks and buses. Each constraint set would have its own noise budget and, therefore, corresponding distortion (overshoot, undershoot, crosstalk, and so on) constraints. For each net class, you also define timing constraints, such as delay and matched delay. In addition to defining electrical constraints, you should define any thermal constraints.</p>

<h4>
<a id="pgfId-924346"></a>Template Files for Constraints</h4>

<p>
<a id="pgfId-924347"></a>The effort involved in setting up all of the required constraints in a design may seem cumbersome and time consuming. Technology files allow you to dump out an ASCII representation of all defined constraints, which you can then import into other designs. </p>
<p>
<a id="pgfId-924348"></a>Technology files include:</p>
<ul><li>
<a id="pgfId-924349"></a>Net classes</li><li>
<a id="pgfId-924350"></a>Physical constraints</li><li>
<a id="pgfId-924351"></a>Electrical constraints</li><li>
<a id="pgfId-924352"></a>Stackup Information</li><li>
<a id="pgfId-924353"></a>Design size, units, and origin</li><li>
<a id="pgfId-924354"></a>Special attributes and properties created within the design</li></ul>





<p>
<a id="pgfId-924355"></a>Although every design has some unique requirements, template files can minimize the constraint definition effort by allowing you to modify an existing data file rather than starting a new file. </p>

<h4><em>
<a id="pgfId-934605"></a>Related Topics</em></h4>

<p>
<a id="pgfId-934613"></a><a href="chap1_ct_vrf_pkg_place.html#50779">Placement</a></p>
<p>
<a id="pgfId-934617"></a><a href="chap1_ct_vrf_pkg_therm_anal.html#56841">Thermal Analysis</a></p>
<p>
<a id="pgfId-934621"></a><a href="chap1_ct_vrf_pkg_die_comp_net.html#22073">Die-to-Component I/O Net Assignment</a></p>
<p>
<a id="pgfId-934625"></a><a href="chap1_ct_vrf_pkg_routing.html#31480">Routing Concerns</a></p>
<p>
<a id="pgfId-934629"></a><a href="chap1_ct_vrf_pkg_void_conn.html#75209">Voiding and Connectivity</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_vrf_pkg_phases_creat.html" id="prev" title="Phases of Package Creation">Phases of Package Creation</a></em></b><b><em><a href="chap1_ct_vrf_pkg_place.html" id="nex" title="Placement">Placement</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>