{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1606436227074 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1606436227121 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cyclone_v_edge_detection 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"cyclone_v_edge_detection\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1606436227262 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606436227309 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1606436227309 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606436227418 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1606436227418 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606436227418 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1606436227449 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/quartus_18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1606436227449 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1606436227465 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1606436228172 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1606436228203 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1606436235229 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1606436235684 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "111 189 " "No exact pin location assignment(s) for 111 pins of 189 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1606436236260 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1606436236291 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1606436236291 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1606436260505 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "5 s (5 global) " "Promoted 5 clocks (5 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 15 global CLKCTRL_G14 " "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 15 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 435 global CLKCTRL_G7 " "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 435 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G8 " "soc_system:u0\|soc_system_pll_1:pll_1\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2909 global CLKCTRL_G2 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2909 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1106 global CLKCTRL_G15 " "soc_system:u0\|soc_system_pll_0:pll_0\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1106 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606436265400 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "4 s (4 global) " "Automatically promoted 4 clocks (4 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0 403 global CLKCTRL_G4 " "buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0 with 403 fanout uses global clock CLKCTRL_G4" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1606436265400 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK3_50~inputCLKENA0 49 global CLKCTRL_G13 " "FPGA_CLK3_50~inputCLKENA0 with 49 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 19 global CLKCTRL_G5 " "FPGA_CLK1_50~inputCLKENA0 with 19 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK2_50~inputCLKENA0 16 global CLKCTRL_G6 " "FPGA_CLK2_50~inputCLKENA0 with 16 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1606436265400 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1606436265400 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0 CLKCTRL_G4 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver buffer_iobuf_in_i2i:buffer_u0\|wire_ibufa_o\[0\]~CLKENA0, placed at CLKCTRL_G4" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad OV5642_PCLK PIN_AF22 " "Refclk input I/O pad OV5642_PCLK is placed onto PIN_AF22" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1606436265400 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1606436265400 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1606436265400 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:04 " "Fitter periphery placement operations ending: elapsed time is 00:00:04" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606436265400 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "The Timing Analyzer is analyzing 5 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1606436271082 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_dqq1 " "Entity dcfifo_dqq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_h9q1 " "Entity dcfifo_h9q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1606436271098 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1606436271098 ""}
{ "Info" "ISTA_SDC_FOUND" "cyclone_v_edge_detection.sdc " "Reading SDC File: 'cyclone_v_edge_detection.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436271223 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Fitter" 0 -1 1606436271223 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "cyclone_v_edge_detection.sdc 22 MIPI_PIXEL_CLK port " "Ignored filter at cyclone_v_edge_detection.sdc(22): MIPI_PIXEL_CLK could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271223 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock cyclone_v_edge_detection.sdc 22 Argument <targets> is an empty collection " "Ignored create_clock at cyclone_v_edge_detection.sdc(22): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100.0 MHz\" -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\] " "create_clock -period \"100.0 MHz\" -name MIPI_PIXEL_CLK \[get_ports MIPI_PIXEL_CLK\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271223 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271223 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 7607 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 512 -multiply_by 7607 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606436271239 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606436271239 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 31 -duty_cycle 50.00 -name \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606436271239 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 16 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606436271239 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606436271239 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 8 -duty_cycle 50.00 -name \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1606436271239 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1606436271239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606436271239 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436271239 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 178 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(178): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 178 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271332 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 184 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(184): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 184 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*context_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*csel_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 201 *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(201): *packet_transfer*read_proc_instance\|*period_expecting_valid_ptr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 201 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 207 *packet_transfer*read_proc_instance\|*mm_msg_din* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(207): *packet_transfer*read_proc_instance\|*mm_msg_din* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 207 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 223 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(223): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 223 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*context_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*context_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*csel_target_addr* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*csel_target_addr* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*current_ctxt_id* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*current_ctxt_id* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_packet_transfer.sdc 237 *packet_transfer*read_proc_instance\|*period_targer_addr_start* keeper " "Ignored filter at alt_vip_packet_transfer.sdc(237): *packet_transfer*read_proc_instance\|*period_targer_addr_start* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vip_packet_transfer.sdc" 237 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271348 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436271364 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436271395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271411 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271411 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271426 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271426 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_controller.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436271442 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436271457 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1606436271473 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271988 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271988 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_ddr3\|*:hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436271988 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436271988 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436271988 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436272004 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vip_common_dc_mixed_widths_fifo.sdc 105 u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* keeper " "Ignored filter at alt_vip_common_dc_mixed_widths_fifo.sdc(105): u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe* could not be matched with a keeper" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272004 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_net_delay alt_vip_common_dc_mixed_widths_fifo.sdc 105 argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements " "Ignored set_net_delay at alt_vip_common_dc_mixed_widths_fifo.sdc(105): argument -to with value \[get_keepers \{u0\|alt_vip_cl_vfb_0\|pkt_trans_rd\|READ_BLOCK.read_proc_instance\|load_msg_queue\|*ws_dgrp\|dffpipe*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2 " "set_net_delay -from \[get_pins -compatibility_mode \"\$\{fifo_name\}rdptr_g\[*\]*\"\] -to \[get_keepers \"\$\{fifo_name\}ws_dgrp\|dffpipe*\"\] -max 2" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272004 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_dc_mixed_widths_fifo/src_hdl/alt_vip_common_dc_mixed_widths_fifo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272004 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/modules/alt_vip_common_fifo2/src_hdl/alt_vip_common_fifo2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436272020 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 5 *fpga_interfaces\|f2sdram~FF_3770 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(5): *fpga_interfaces\|f2sdram~FF_3770 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3770\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 6 *fpga_interfaces\|f2sdram~FF_3771 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(6): *fpga_interfaces\|f2sdram~FF_3771 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3771\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 9 *fpga_interfaces\|f2sdram~FF_3775 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(9): *fpga_interfaces\|f2sdram~FF_3775 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 9 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3775\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 10 *fpga_interfaces\|f2sdram~FF_3776 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(10): *fpga_interfaces\|f2sdram~FF_3776 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3776\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 13 *fpga_interfaces\|f2sdram~FF_3780 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(13): *fpga_interfaces\|f2sdram~FF_3780 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3780\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 14 *fpga_interfaces\|f2sdram~FF_3781 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(14): *fpga_interfaces\|f2sdram~FF_3781 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3781\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 20 *fpga_interfaces\|f2sdram~FF_3792 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(20): *fpga_interfaces\|f2sdram~FF_3792 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3792\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 21 *fpga_interfaces\|f2sdram~FF_3793 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(21): *fpga_interfaces\|f2sdram~FF_3793 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 21 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3793\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 23 *fpga_interfaces\|f2sdram~FF_3796 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(23): *fpga_interfaces\|f2sdram~FF_3796 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 23 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3796\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 24 *fpga_interfaces\|f2sdram~FF_3797 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(24): *fpga_interfaces\|f2sdram~FF_3797 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 24 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3797\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 27 *fpga_interfaces\|f2sdram~FF_3800 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(27): *fpga_interfaces\|f2sdram~FF_3800 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 27 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3800\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272051 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 30 *fpga_interfaces\|f2sdram~FF_3805 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(30): *fpga_interfaces\|f2sdram~FF_3805 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272051 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3805\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 35 *fpga_interfaces\|f2sdram~FF_3812 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(35): *fpga_interfaces\|f2sdram~FF_3812 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3812\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 36 *fpga_interfaces\|f2sdram~FF_3813 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(36): *fpga_interfaces\|f2sdram~FF_3813 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 36 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3813\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 39 *fpga_interfaces\|f2sdram~FF_3817 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(39): *fpga_interfaces\|f2sdram~FF_3817 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3817\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 40 *fpga_interfaces\|f2sdram~FF_3818 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(40): *fpga_interfaces\|f2sdram~FF_3818 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 40 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3818\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 43 *fpga_interfaces\|f2sdram~FF_3822 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(43): *fpga_interfaces\|f2sdram~FF_3822 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3822\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 44 *fpga_interfaces\|f2sdram~FF_3823 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(44): *fpga_interfaces\|f2sdram~FF_3823 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 44 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3823\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 47 *fpga_interfaces\|f2sdram~FF_3832 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(47): *fpga_interfaces\|f2sdram~FF_3832 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3832\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 50 *fpga_interfaces\|f2sdram~FF_3837 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(50): *fpga_interfaces\|f2sdram~FF_3837 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 50 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\] " "set_false_path -from \[get_registers \{*fpga_interfaces\|f2sdram~FF_3837\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 66 *fpga_interfaces\|f2sdram~FF_1056 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(66): *fpga_interfaces\|f2sdram~FF_1056 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1056\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 67 *fpga_interfaces\|f2sdram~FF_1057 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(67): *fpga_interfaces\|f2sdram~FF_1057 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 67 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1057\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 70 *fpga_interfaces\|f2sdram~FF_1120 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(70): *fpga_interfaces\|f2sdram~FF_1120 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1120\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 71 *fpga_interfaces\|f2sdram~FF_1121 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(71): *fpga_interfaces\|f2sdram~FF_1121 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_1121\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 72 *fpga_interfaces\|f2sdram~FF_3405 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(72): *fpga_interfaces\|f2sdram~FF_3405 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3405\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 74 *fpga_interfaces\|f2sdram~FF_3409 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(74): *fpga_interfaces\|f2sdram~FF_3409 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3409\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272067 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272067 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 75 *fpga_interfaces\|f2sdram~FF_3410 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(75): *fpga_interfaces\|f2sdram~FF_3410 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3410\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 76 *fpga_interfaces\|f2sdram~FF_3414 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(76): *fpga_interfaces\|f2sdram~FF_3414 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3414\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 78 *fpga_interfaces\|f2sdram~FF_3418 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(78): *fpga_interfaces\|f2sdram~FF_3418 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3418\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 79 *fpga_interfaces\|f2sdram~FF_3419 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(79): *fpga_interfaces\|f2sdram~FF_3419 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_3419\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 86 *fpga_interfaces\|f2sdram~FF_864 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(86): *fpga_interfaces\|f2sdram~FF_864 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_864\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 87 *fpga_interfaces\|f2sdram~FF_865 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(87): *fpga_interfaces\|f2sdram~FF_865 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_865\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 90 *fpga_interfaces\|f2sdram~FF_928 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(90): *fpga_interfaces\|f2sdram~FF_928 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_928\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 91 *fpga_interfaces\|f2sdram~FF_929 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(91): *fpga_interfaces\|f2sdram~FF_929 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_929\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 94 *fpga_interfaces\|f2sdram~FF_992 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(94): *fpga_interfaces\|f2sdram~FF_992 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_992\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_fpga_interfaces.sdc 95 *fpga_interfaces\|f2sdram~FF_993 register " "Ignored filter at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(95): *fpga_interfaces\|f2sdram~FF_993 could not be matched with a register" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_fpga_interfaces.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\] " "set_false_path -to \[get_registers \{*fpga_interfaces\|f2sdram~FF_993\}\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272082 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_fpga_interfaces.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Info" "ISTA_SDC_FOUND" "d:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc " "Reading SDC File: 'd:/desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 1 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(1): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 1 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(1): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272098 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272098 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272098 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 3 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(3): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272098 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272098 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272099 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272099 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 5 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(5): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272099 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272099 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 7 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(7): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 7 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(7): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 8 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(8): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 8 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(8): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 10 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(10): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 12 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(12): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 13 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(13): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 13 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(13): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_ddr3_hps_hps_io_border.sdc 14 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_ddr3_hps_hps_io_border.sdc(14): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_ddr3_hps_hps_io_border.sdc 15 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_ddr3_hps_hps_io_border.sdc(15): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1606436272100 ""}  } { { "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" "" { Text "D:/Desktop/cyclone_v_edge_detection/db/ip/soc_system/submodules/soc_system_hps_ddr3_hps_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1606436272100 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "OV5642_PCLK " "Node: OV5642_PCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25~porta_memory_reg OV5642_PCLK " "Register soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|rgb_fifo:rgb_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_h9q1:auto_generated\|altsyncram_l1b1:fifo_ram\|ram_block11a25~porta_memory_reg is being clocked by OV5642_PCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606436272132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606436272132 "|cyclone_v_edge_detection|OV5642_PCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\] " "Node: soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[1\] soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\] " "Latch soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_data\[1\] is being clocked by soc_system:u0\|TERASIC_CAMERA:terasic_camera_0\|control_index\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606436272132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606436272132 "|cyclone_v_edge_detection|soc_system:u0|TERASIC_CAMERA:terasic_camera_0|control_index[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK " "Node: I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0\|I2C_OV5642_WRITE_WDATA:wrd\|BYTE\[1\] I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK " "Register I2C_OV5642_Config:I2C_OV5642_Config_u0\|I2C_OV5642_Controller:u0\|I2C_OV5642_WRITE_WDATA:wrd\|BYTE\[1\] is being clocked by I2C_OV5642_Config:I2C_OV5642_Config_u0\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606436272132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606436272132 "|cyclone_v_edge_detection|I2C_OV5642_Config:I2C_OV5642_Config_u0|mI2C_CTRL_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Node: I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|A\[8\] I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK " "Register I2C_HDMI_Config:u_I2C_HDMI_Config\|I2C_Controller:u0\|HDMI_I2C_WRITE_WDATA:wrd\|A\[8\] is being clocked by I2C_HDMI_Config:u_I2C_HDMI_Config\|mI2C_CTRL_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1606436272132 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1606436272132 "|cyclone_v_edge_detection|I2C_HDMI_Config:u_I2C_HDMI_Config|mI2C_CTRL_CLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|cmd_port_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_4498" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_7" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|rd_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_1875" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_0  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_3" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2 " "From: u0\|hps_ddr3\|hps\|fpga_interfaces\|f2sdram\|wr_clk_1  to: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_fpga_interfaces:fpga_interfaces\|f2sdram~FF_2" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1606436272163 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1606436272163 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1606436272355 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1606436272355 ""}
{ "Warning" "WSTA_VIRTUAL_CLOCK_NOT_REFERENCED" "MIPI_PIXEL_CLK_ext " "Virtual clock MIPI_PIXEL_CLK_ext is never referenced in any input or output delay assignment." {  } {  } 0 332061 "Virtual clock %1!s! is never referenced in any input or output delay assignment." 0 0 "Fitter" 0 -1 1606436272370 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1606436272370 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1606436272370 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1606436272370 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 altera_reserved_tck " "  40.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.730 HDMI_TX_CLK_ext " "   6.730 HDMI_TX_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 MIPI_PIXEL_CLK_ext " "  10.000 MIPI_PIXEL_CLK_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_ddr3\|hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.250 u0\|pll_0\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_0\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.346 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   1.346 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.730 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.730 u0\|pll_1\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.729 u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  41.729 u0\|pll_1\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1606436272370 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1606436272370 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606436272801 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1606436272801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606436272801 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606436272816 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1606436272847 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606436272879 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606436272879 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606436272894 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436273738 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606436274869 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "128 Block RAM " "Packed 128 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606436274884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "104 DSP block " "Packed 104 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606436274884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "24 I/O output buffer " "Packed 24 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1606436274884 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "26 " "Created 26 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1606436274884 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606436274884 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1606436275353 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436276841 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606436278266 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3221 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3221 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606436287191 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606436287206 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 23 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 23 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606436289941 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606436289941 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606436292932 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1606436292932 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1606436295457 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436298046 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:24 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:24" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1606436299202 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1606436300252 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1606436300330 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1606436300330 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1606436300345 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436303207 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1606436304425 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1606436304441 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1606436304441 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CONVST " "Node \"ADC_CONVST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CONVST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCK " "Node \"ADC_SCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDI " "Node \"ADC_SDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDI" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SDO " "Node \"ADC_SDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_I2C_SCL " "Node \"CAMERA_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_I2C_SDA " "Node \"CAMERA_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CAMERA_PWDN_n " "Node \"CAMERA_PWDN_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CAMERA_PWDN_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLK_192MHZ " "Node \"CLK_192MHZ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_192MHZ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_CS_n " "Node \"MIPI_CS_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_CS_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SCL " "Node \"MIPI_I2C_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_I2C_SDA " "Node \"MIPI_I2C_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_I2C_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_MCLK " "Node \"MIPI_MCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_MCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_CLK " "Node \"MIPI_PIXEL_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[0\] " "Node \"MIPI_PIXEL_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[1\] " "Node \"MIPI_PIXEL_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[2\] " "Node \"MIPI_PIXEL_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[3\] " "Node \"MIPI_PIXEL_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[4\] " "Node \"MIPI_PIXEL_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[5\] " "Node \"MIPI_PIXEL_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[6\] " "Node \"MIPI_PIXEL_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[7\] " "Node \"MIPI_PIXEL_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[8\] " "Node \"MIPI_PIXEL_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_D\[9\] " "Node \"MIPI_PIXEL_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_HS " "Node \"MIPI_PIXEL_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_PIXEL_VS " "Node \"MIPI_PIXEL_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_PIXEL_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_REFCLK " "Node \"MIPI_REFCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_REFCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MIPI_RESET_n " "Node \"MIPI_RESET_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MIPI_RESET_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OV5642_HREF_TEST " "Node \"OV5642_HREF_TEST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV5642_HREF_TEST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OV5642_VSYNC_TEST " "Node \"OV5642_VSYNC_TEST\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OV5642_VSYNC_TEST" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1606436305696 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1606436305696 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:11 " "Fitter preparation operations ending: elapsed time is 00:01:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606436305699 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1606436312102 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436314303 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1606436316118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:18 " "Fitter placement preparation operations ending: elapsed time is 00:00:18" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606436330708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1606436343234 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1606436361890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:19 " "Fitter placement operations ending: elapsed time is 00:00:19" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606436361890 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436368609 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1606436369865 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X45_Y58 X55_Y69 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69" {  } { { "loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X45_Y58 to location X55_Y69"} { { 12 { 0 ""} 45 58 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1606436391807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1606436391807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:32 " "Fitter routing operations ending: elapsed time is 00:00:32" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606436406033 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 21.21 " "Total time spent on timing analysis during the Fitter is 21.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1606436415328 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606436415693 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606436420639 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1606436420655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1606436427785 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1606436428818 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:33 " "Fitter post-fit operations ending: elapsed time is 00:00:33" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1606436448901 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1606436449907 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2S a permanently disabled " "Pin HDMI_I2S has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2S } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2S" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_LRCLK a permanently disabled " "Pin HDMI_LRCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_LRCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_LRCLK" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 584 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_MCLK a permanently disabled " "Pin HDMI_MCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_MCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_MCLK" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 585 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_SCLK a permanently disabled " "Pin HDMI_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_SCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_SCLK" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 586 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_CONV_USB_N a permanently disabled " "Pin HPS_CONV_USB_N has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_CONV_USB_N } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_CONV_USB_N" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 23 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 589 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_INT_N a permanently disabled " "Pin HPS_ENET_INT_N has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_INT_N } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_INT_N" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_ENET_MDIO a permanently disabled " "Pin HPS_ENET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_ENET_MDIO } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_ENET_MDIO" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_GSENSOR_INT a permanently disabled " "Pin HPS_GSENSOR_INT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_GSENSOR_INT } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_GSENSOR_INT" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SCLK a permanently disabled " "Pin HPS_I2C0_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SCLK" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C0_SDAT a permanently disabled " "Pin HPS_I2C0_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C0_SDAT } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C0_SDAT" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 51 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SCLK a permanently disabled " "Pin HPS_I2C1_SCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SCLK } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SCLK" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_I2C1_SDAT a permanently disabled " "Pin HPS_I2C1_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_I2C1_SDAT } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_I2C1_SDAT" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_KEY a permanently disabled " "Pin HPS_KEY has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_KEY } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_KEY" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_LTC_GPIO a permanently disabled " "Pin HPS_LTC_GPIO has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_LTC_GPIO } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_LTC_GPIO" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently disabled " "Pin HPS_SPIM_SS has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[0\] a permanently disabled " "Pin HPS_USB_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[0\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 543 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[1\] a permanently disabled " "Pin HPS_USB_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[1\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[2\] a permanently disabled " "Pin HPS_USB_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[2\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[3\] a permanently disabled " "Pin HPS_USB_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[3\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[4\] a permanently disabled " "Pin HPS_USB_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[4] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[4\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[5\] a permanently disabled " "Pin HPS_USB_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[5] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[5\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[6\] a permanently disabled " "Pin HPS_USB_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[6] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[6\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_USB_DATA\[7\] a permanently disabled " "Pin HPS_USB_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_USB_DATA[7] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_USB_DATA\[7\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HDMI_I2C_SCL a permanently enabled " "Pin HDMI_I2C_SCL has a permanently enabled output enable" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HDMI_I2C_SCL } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HDMI_I2C_SCL" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1606436449985 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1606436449985 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 499 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 491 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 492 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 493 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 494 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 495 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 496 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 497 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 498 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 500 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 501 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 502 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 503 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 504 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 505 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 506 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 507 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 509 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 510 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 511 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 512 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 513 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 514 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 516 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 517 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 518 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 519 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 520 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 521 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 522 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 523 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 33 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_ddr3:hps_ddr3\|soc_system_hps_ddr3_hps:hps\|soc_system_hps_ddr3_hps_hps_io:hps_io\|soc_system_hps_ddr3_hps_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/quartus_18.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/quartus_18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "cyclone_v_edge_detection.v" "" { Text "D:/Desktop/cyclone_v_edge_detection/cyclone_v_edge_detection.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Desktop/cyclone_v_edge_detection/" { { 0 { 0 ""} 0 530 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1606436450001 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1606436450001 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/cyclone_v_edge_detection/output_files/cyclone_v_edge_detection.fit.smsg " "Generated suppressed messages file D:/Desktop/cyclone_v_edge_detection/output_files/cyclone_v_edge_detection.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1606436450688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 267 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 267 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7716 " "Peak virtual memory: 7716 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606436457070 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 27 09:20:57 2020 " "Processing ended: Fri Nov 27 09:20:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606436457070 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:51 " "Elapsed time: 00:03:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606436457070 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:03 " "Total CPU time (on all processors): 00:07:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606436457070 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1606436457070 ""}
