Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Aug 28 14:58:26 2024
| Host         : DESKTOP-VQQPT2C running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file doorlock_keypad_timing_summary_routed.rpt -pb doorlock_keypad_timing_summary_routed.pb -rpx doorlock_keypad_timing_summary_routed.rpx -warn_on_violation
| Design       : doorlock_keypad
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.272        0.000                      0                  641        0.128        0.000                      0                  641        4.500        0.000                       0                   396  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.272        0.000                      0                  641        0.128        0.000                      0                  641        4.500        0.000                       0                   396  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.128ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 count_usec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.464ns  (logic 1.268ns (28.405%)  route 3.196ns (71.595%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558    10.079    clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  count_usec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.524    10.603 r  count_usec_reg[4]/Q
                         net (fo=2, routed)           0.445    11.048    count_usec_reg[4]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.172 f  send_buffer[7]_i_39/O
                         net (fo=2, routed)           0.555    11.727    send_buffer[7]_i_39_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.851 f  send_buffer[7]_i_27/O
                         net (fo=1, routed)           0.300    12.151    send_buffer[7]_i_27_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.275 f  send_buffer[7]_i_18/O
                         net (fo=8, routed)           0.488    12.764    send_buffer[7]_i_18_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  send_buffer[4]_i_3/O
                         net (fo=5, routed)           0.460    13.348    nolabel_line62/send_buffer_reg[0]_2
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.472 f  nolabel_line62/send_buffer[7]_i_6/O
                         net (fo=2, routed)           0.294    13.766    nolabel_line62/send_buffer[7]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124    13.890 r  nolabel_line62/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.653    14.543    nolabel_line62_n_8
    SLICE_X55Y93         FDRE                                         r  send_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  send_buffer_reg[4]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y93         FDRE (Setup_fdre_C_CE)      -0.205    14.815    send_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                         -14.543    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.351ns  (required time - arrival time)
  Source:                 count_usec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.435ns  (logic 1.268ns (28.593%)  route 3.167ns (71.407%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558    10.079    clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  count_usec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.524    10.603 r  count_usec_reg[4]/Q
                         net (fo=2, routed)           0.445    11.048    count_usec_reg[4]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.172 f  send_buffer[7]_i_39/O
                         net (fo=2, routed)           0.555    11.727    send_buffer[7]_i_39_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.851 f  send_buffer[7]_i_27/O
                         net (fo=1, routed)           0.300    12.151    send_buffer[7]_i_27_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.275 f  send_buffer[7]_i_18/O
                         net (fo=8, routed)           0.488    12.764    send_buffer[7]_i_18_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  send_buffer[4]_i_3/O
                         net (fo=5, routed)           0.460    13.348    nolabel_line62/send_buffer_reg[0]_2
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.472 f  nolabel_line62/send_buffer[7]_i_6/O
                         net (fo=2, routed)           0.294    13.766    nolabel_line62/send_buffer[7]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124    13.890 r  nolabel_line62/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.624    14.514    nolabel_line62_n_8
    SLICE_X59Y90         FDRE                                         r  send_buffer_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.506    14.847    clk_IBUF_BUFG
    SLICE_X59Y90         FDRE                                         r  send_buffer_reg[1]/C
                         clock pessimism              0.258    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X59Y90         FDRE (Setup_fdre_C_CE)      -0.205    14.865    send_buffer_reg[1]
  -------------------------------------------------------------------
                         required time                         14.865    
                         arrival time                         -14.514    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 count_usec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.422ns  (logic 1.268ns (28.675%)  route 3.154ns (71.325%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558    10.079    clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  count_usec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.524    10.603 r  count_usec_reg[4]/Q
                         net (fo=2, routed)           0.445    11.048    count_usec_reg[4]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.172 f  send_buffer[7]_i_39/O
                         net (fo=2, routed)           0.555    11.727    send_buffer[7]_i_39_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.851 f  send_buffer[7]_i_27/O
                         net (fo=1, routed)           0.300    12.151    send_buffer[7]_i_27_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.275 f  send_buffer[7]_i_18/O
                         net (fo=8, routed)           0.488    12.764    send_buffer[7]_i_18_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  send_buffer[4]_i_3/O
                         net (fo=5, routed)           0.460    13.348    nolabel_line62/send_buffer_reg[0]_2
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.472 f  nolabel_line62/send_buffer[7]_i_6/O
                         net (fo=2, routed)           0.294    13.766    nolabel_line62/send_buffer[7]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124    13.890 r  nolabel_line62/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.611    14.501    nolabel_line62_n_8
    SLICE_X58Y91         FDRE                                         r  send_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  send_buffer_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X58Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.866    send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                         -14.501    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.377ns  (required time - arrival time)
  Source:                 count_usec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.345ns  (logic 1.268ns (29.185%)  route 3.077ns (70.815%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558    10.079    clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  count_usec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.524    10.603 r  count_usec_reg[4]/Q
                         net (fo=2, routed)           0.445    11.048    count_usec_reg[4]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.172 f  send_buffer[7]_i_39/O
                         net (fo=2, routed)           0.555    11.727    send_buffer[7]_i_39_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.851 f  send_buffer[7]_i_27/O
                         net (fo=1, routed)           0.300    12.151    send_buffer[7]_i_27_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.275 f  send_buffer[7]_i_18/O
                         net (fo=8, routed)           0.488    12.764    send_buffer[7]_i_18_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  send_buffer[4]_i_3/O
                         net (fo=5, routed)           0.460    13.348    nolabel_line62/send_buffer_reg[0]_2
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.472 f  nolabel_line62/send_buffer[7]_i_6/O
                         net (fo=2, routed)           0.294    13.766    nolabel_line62/send_buffer[7]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124    13.890 r  nolabel_line62/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.534    14.424    nolabel_line62_n_8
    SLICE_X57Y91         FDRE                                         r  send_buffer_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  send_buffer_reg[5]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X57Y91         FDRE (Setup_fdre_C_CE)      -0.205    14.801    send_buffer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -14.424    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 count_usec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.626ns  (logic 1.464ns (31.646%)  route 3.162ns (68.354%))
  Logic Levels:           6  (LUT3=2 LUT6=4)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558    10.079    clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  count_usec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.524    10.603 f  count_usec_reg[4]/Q
                         net (fo=2, routed)           0.445    11.048    count_usec_reg[4]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.172 r  send_buffer[7]_i_39/O
                         net (fo=2, routed)           0.555    11.727    send_buffer[7]_i_39_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.851 r  send_buffer[7]_i_27/O
                         net (fo=1, routed)           0.300    12.151    send_buffer[7]_i_27_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.275 r  send_buffer[7]_i_18/O
                         net (fo=8, routed)           0.607    12.883    send_buffer[7]_i_18_n_0
    SLICE_X56Y91         LUT3 (Prop_lut3_I2_O)        0.116    12.999 f  cnt_string_e[4]_i_3/O
                         net (fo=7, routed)           0.456    13.455    cnt_string_e[4]_i_3_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.328    13.783 f  send_buffer[0]_i_2/O
                         net (fo=1, routed)           0.798    14.581    send_buffer[0]_i_2_n_0
    SLICE_X58Y91         LUT6 (Prop_lut6_I0_O)        0.124    14.705 r  send_buffer[0]_i_1/O
                         net (fo=1, routed)           0.000    14.705    send_buffer__0[0]
    SLICE_X58Y91         FDRE                                         r  send_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X58Y91         FDRE                                         r  send_buffer_reg[0]/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X58Y91         FDRE (Setup_fdre_C_D)        0.032    15.103    send_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -14.705    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.405ns  (required time - arrival time)
  Source:                 count_usec_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            send_buffer_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.352ns  (logic 1.268ns (29.135%)  route 3.084ns (70.865%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns = ( 10.079 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.558    10.079    clk_IBUF_BUFG
    SLICE_X54Y91         FDCE                                         r  count_usec_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y91         FDCE (Prop_fdce_C_Q)         0.524    10.603 r  count_usec_reg[4]/Q
                         net (fo=2, routed)           0.445    11.048    count_usec_reg[4]
    SLICE_X55Y91         LUT3 (Prop_lut3_I0_O)        0.124    11.172 f  send_buffer[7]_i_39/O
                         net (fo=2, routed)           0.555    11.727    send_buffer[7]_i_39_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.851 f  send_buffer[7]_i_27/O
                         net (fo=1, routed)           0.300    12.151    send_buffer[7]_i_27_n_0
    SLICE_X57Y93         LUT6 (Prop_lut6_I1_O)        0.124    12.275 f  send_buffer[7]_i_18/O
                         net (fo=8, routed)           0.488    12.764    send_buffer[7]_i_18_n_0
    SLICE_X55Y92         LUT6 (Prop_lut6_I0_O)        0.124    12.888 r  send_buffer[4]_i_3/O
                         net (fo=5, routed)           0.460    13.348    nolabel_line62/send_buffer_reg[0]_2
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    13.472 f  nolabel_line62/send_buffer[7]_i_6/O
                         net (fo=2, routed)           0.294    13.766    nolabel_line62/send_buffer[7]_i_6_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I3_O)        0.124    13.890 r  nolabel_line62/send_buffer[7]_i_1/O
                         net (fo=8, routed)           0.541    14.431    nolabel_line62_n_8
    SLICE_X56Y92         FDRE                                         r  send_buffer_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.442    14.783    clk_IBUF_BUFG
    SLICE_X56Y92         FDRE                                         r  send_buffer_reg[6]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X56Y92         FDRE (Setup_fdre_C_CE)      -0.169    14.837    send_buffer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -14.431    
  -------------------------------------------------------------------
                         slack                                  0.405    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 state_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            security_password_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.110ns  (logic 1.146ns (27.882%)  route 2.964ns (72.119%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.557    10.078    clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  state_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.459    10.537 f  state_reg[6]/Q
                         net (fo=29, routed)          1.100    11.637    state[6]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  password[15]_i_3/O
                         net (fo=11, routed)          0.467    12.228    password[15]_i_3_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.116    12.344 r  entered_password[15]_i_2/O
                         net (fo=5, routed)           0.484    12.828    nolabel_line62/cnt_pw_2_reg[0]
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.328    13.156 f  nolabel_line62/security_password[15]_i_2/O
                         net (fo=4, routed)           0.582    13.738    nolabel_line62/security_password[15]_i_2_n_0
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.119    13.857 r  nolabel_line62/security_password[7]_i_1/O
                         net (fo=4, routed)           0.331    14.188    security_password[7]
    SLICE_X64Y86         FDCE                                         r  security_password_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  security_password_reg[4]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Setup_fdce_C_CE)      -0.377    14.691    security_password_reg[4]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 state_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            security_password_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.110ns  (logic 1.146ns (27.882%)  route 2.964ns (72.119%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.557    10.078    clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  state_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.459    10.537 f  state_reg[6]/Q
                         net (fo=29, routed)          1.100    11.637    state[6]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  password[15]_i_3/O
                         net (fo=11, routed)          0.467    12.228    password[15]_i_3_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.116    12.344 r  entered_password[15]_i_2/O
                         net (fo=5, routed)           0.484    12.828    nolabel_line62/cnt_pw_2_reg[0]
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.328    13.156 f  nolabel_line62/security_password[15]_i_2/O
                         net (fo=4, routed)           0.582    13.738    nolabel_line62/security_password[15]_i_2_n_0
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.119    13.857 r  nolabel_line62/security_password[7]_i_1/O
                         net (fo=4, routed)           0.331    14.188    security_password[7]
    SLICE_X64Y86         FDCE                                         r  security_password_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  security_password_reg[5]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Setup_fdce_C_CE)      -0.377    14.691    security_password_reg[5]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 state_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            security_password_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.110ns  (logic 1.146ns (27.882%)  route 2.964ns (72.119%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.557    10.078    clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  state_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.459    10.537 f  state_reg[6]/Q
                         net (fo=29, routed)          1.100    11.637    state[6]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  password[15]_i_3/O
                         net (fo=11, routed)          0.467    12.228    password[15]_i_3_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.116    12.344 r  entered_password[15]_i_2/O
                         net (fo=5, routed)           0.484    12.828    nolabel_line62/cnt_pw_2_reg[0]
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.328    13.156 f  nolabel_line62/security_password[15]_i_2/O
                         net (fo=4, routed)           0.582    13.738    nolabel_line62/security_password[15]_i_2_n_0
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.119    13.857 r  nolabel_line62/security_password[7]_i_1/O
                         net (fo=4, routed)           0.331    14.188    security_password[7]
    SLICE_X64Y86         FDCE                                         r  security_password_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  security_password_reg[6]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Setup_fdce_C_CE)      -0.377    14.691    security_password_reg[6]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 state_reg[6]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            security_password_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        4.110ns  (logic 1.146ns (27.882%)  route 2.964ns (72.119%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns = ( 10.078 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     6.458 f  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     8.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.521 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.557    10.078    clk_IBUF_BUFG
    SLICE_X57Y89         FDCE                                         r  state_reg[6]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDCE (Prop_fdce_C_Q)         0.459    10.537 f  state_reg[6]/Q
                         net (fo=29, routed)          1.100    11.637    state[6]
    SLICE_X59Y87         LUT6 (Prop_lut6_I2_O)        0.124    11.761 r  password[15]_i_3/O
                         net (fo=11, routed)          0.467    12.228    password[15]_i_3_n_0
    SLICE_X60Y87         LUT3 (Prop_lut3_I0_O)        0.116    12.344 r  entered_password[15]_i_2/O
                         net (fo=5, routed)           0.484    12.828    nolabel_line62/cnt_pw_2_reg[0]
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.328    13.156 f  nolabel_line62/security_password[15]_i_2/O
                         net (fo=4, routed)           0.582    13.738    nolabel_line62/security_password[15]_i_2_n_0
    SLICE_X62Y86         LUT3 (Prop_lut3_I2_O)        0.119    13.857 r  nolabel_line62/security_password[7]_i_1/O
                         net (fo=4, routed)           0.331    14.188    security_password[7]
    SLICE_X64Y86         FDCE                                         r  security_password_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X64Y86         FDCE                                         r  security_password_reg[7]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X64Y86         FDCE (Setup_fdce_C_CE)      -0.377    14.691    security_password_reg[7]
  -------------------------------------------------------------------
                         required time                         14.691    
                         arrival time                         -14.188    
  -------------------------------------------------------------------
                         slack                                  0.502    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 keypad/state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.908%)  route 0.076ns (29.092%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.561     1.444    keypad/clk_IBUF_BUFG
    SLICE_X57Y83         FDPE                                         r  keypad/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y83         FDPE (Prop_fdpe_C_Q)         0.141     1.585 r  keypad/state_reg[0]/Q
                         net (fo=4, routed)           0.076     1.662    keypad/state[0]
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.045     1.707 r  keypad/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.707    keypad/next_state__0[1]
    SLICE_X56Y83         FDCE                                         r  keypad/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.827     1.955    keypad/clk_IBUF_BUFG
    SLICE_X56Y83         FDCE                                         r  keypad/state_reg[1]/C
                         clock pessimism             -0.498     1.457    
    SLICE_X56Y83         FDCE (Hold_fdce_C_D)         0.121     1.578    keypad/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 nolabel_line62/usec_clock/cnt_sysclk_reg[4]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line62/usec_clock/ed/ff_cur_reg/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.286ns  (logic 0.191ns (66.703%)  route 0.095ns (33.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns = ( 6.990 - 5.000 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 6.475 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     5.226 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     5.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     5.884 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.592     6.475    nolabel_line62/usec_clock/clk_IBUF_BUFG
    SLICE_X62Y92         FDCE                                         r  nolabel_line62/usec_clock/cnt_sysclk_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDCE (Prop_fdce_C_Q)         0.146     6.621 r  nolabel_line62/usec_clock/cnt_sysclk_reg[4]/Q
                         net (fo=5, routed)           0.095     6.717    nolabel_line62/usec_clock/ed/Q[3]
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.045     6.762 r  nolabel_line62/usec_clock/ed/ff_cur_i_1/O
                         net (fo=1, routed)           0.000     6.762    nolabel_line62/usec_clock/ed/p_0_out
    SLICE_X63Y92         FDCE                                         r  nolabel_line62/usec_clock/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     6.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     6.128 f  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.862     6.990    nolabel_line62/usec_clock/ed/clk_IBUF_BUFG
    SLICE_X63Y92         FDCE                                         r  nolabel_line62/usec_clock/ed/ff_cur_reg/C  (IS_INVERTED)
                         clock pessimism             -0.502     6.488    
    SLICE_X63Y92         FDCE (Hold_fdce_C_D)         0.099     6.587    nolabel_line62/usec_clock/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -6.587    
                         arrival time                           6.762    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cnt_string_5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_string_5_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.190ns (63.134%)  route 0.111ns (36.866%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  cnt_string_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cnt_string_5_reg[0]/Q
                         net (fo=15, routed)          0.111     1.695    nolabel_line62/cnt_string_5_reg[4][0]
    SLICE_X49Y86         LUT5 (Prop_lut5_I3_O)        0.049     1.744 r  nolabel_line62/cnt_string_5[3]_i_1/O
                         net (fo=1, routed)           0.000     1.744    nolabel_line62_n_127
    SLICE_X49Y86         FDCE                                         r  cnt_string_5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.828     1.956    clk_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  cnt_string_5_reg[3]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X49Y86         FDCE (Hold_fdce_C_D)         0.107     1.563    cnt_string_5_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 keypad/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/key_value_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (71.207%)  route 0.085ns (28.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.562     1.445    keypad/clk_IBUF_BUFG
    SLICE_X56Y84         FDCE                                         r  keypad/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164     1.609 f  keypad/col_reg[1]/Q
                         net (fo=5, routed)           0.085     1.694    keypad/col_reg[3]_0[1]
    SLICE_X57Y84         LUT6 (Prop_lut6_I1_O)        0.045     1.739 r  keypad/key_value[3]_i_2/O
                         net (fo=1, routed)           0.000     1.739    keypad/key_value[3]_i_2_n_0
    SLICE_X57Y84         FDCE                                         r  keypad/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.828     1.956    keypad/clk_IBUF_BUFG
    SLICE_X57Y84         FDCE                                         r  keypad/key_value_reg[3]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X57Y84         FDCE (Hold_fdce_C_D)         0.092     1.550    keypad/key_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 key/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.559     1.442    key/clk_IBUF_BUFG
    SLICE_X55Y83         FDRE                                         r  key/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  key/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.122     1.705    key/ed/S[0]
    SLICE_X54Y82         FDCE                                         r  key/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.826     1.954    key/ed/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  key/ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.455    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.060     1.515    key/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keypad/col_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/key_value_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.209ns (70.965%)  route 0.086ns (29.035%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.562     1.445    keypad/clk_IBUF_BUFG
    SLICE_X56Y84         FDCE                                         r  keypad/col_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y84         FDCE (Prop_fdce_C_Q)         0.164     1.609 r  keypad/col_reg[1]/Q
                         net (fo=5, routed)           0.086     1.695    keypad/col_reg[3]_0[1]
    SLICE_X57Y84         LUT6 (Prop_lut6_I5_O)        0.045     1.740 r  keypad/key_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    keypad/key_value[2]_i_1_n_0
    SLICE_X57Y84         FDCE                                         r  keypad/key_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.828     1.956    keypad/clk_IBUF_BUFG
    SLICE_X57Y84         FDCE                                         r  keypad/key_value_reg[2]/C
                         clock pessimism             -0.498     1.458    
    SLICE_X57Y84         FDCE (Hold_fdce_C_D)         0.091     1.549    keypad/key_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 cnt_string_5_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_string_5_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.637%)  route 0.111ns (37.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y86         FDCE                                         r  cnt_string_5_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  cnt_string_5_reg[0]/Q
                         net (fo=15, routed)          0.111     1.695    nolabel_line62/cnt_string_5_reg[4][0]
    SLICE_X49Y86         LUT4 (Prop_lut4_I2_O)        0.045     1.740 r  nolabel_line62/cnt_string_5[2]_i_1/O
                         net (fo=1, routed)           0.000     1.740    nolabel_line62_n_128
    SLICE_X49Y86         FDCE                                         r  cnt_string_5_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.828     1.956    clk_IBUF_BUFG
    SLICE_X49Y86         FDCE                                         r  cnt_string_5_reg[2]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X49Y86         FDCE (Hold_fdce_C_D)         0.092     1.548    cnt_string_5_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 fnd/rc/clk_div_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fnd/rc/ed/ff_cur_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.164ns (58.314%)  route 0.117ns (41.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.586     1.469    fnd/rc/clk_IBUF_BUFG
    SLICE_X64Y81         FDRE                                         r  fnd/rc/clk_div_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  fnd/rc/clk_div_reg[16]/Q
                         net (fo=2, routed)           0.117     1.750    fnd/rc/ed/S[0]
    SLICE_X62Y80         FDCE                                         r  fnd/rc/ed/ff_cur_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.853     1.981    fnd/rc/ed/clk_IBUF_BUFG
    SLICE_X62Y80         FDCE                                         r  fnd/rc/ed/ff_cur_reg/C
                         clock pessimism             -0.499     1.482    
    SLICE_X62Y80         FDCE (Hold_fdce_C_D)         0.070     1.552    fnd/rc/ed/ff_cur_reg
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 key/ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key/debounced_btn_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.558     1.441    key/ed/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  key/ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.148     1.589 r  key/ed/ff_cur_reg/Q
                         net (fo=2, routed)           0.075     1.664    key/ed/p_0_in[1]
    SLICE_X54Y82         LUT4 (Prop_lut4_I2_O)        0.098     1.762 r  key/ed/debounced_btn_i_1/O
                         net (fo=1, routed)           0.000     1.762    key/ed_n_0
    SLICE_X54Y82         FDCE                                         r  key/debounced_btn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.826     1.954    key/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  key/debounced_btn_reg/C
                         clock pessimism             -0.513     1.441    
    SLICE_X54Y82         FDCE (Hold_fdce_C_D)         0.120     1.561    key/debounced_btn_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 keypad/ed/ff_cur_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keypad/key_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.735%)  route 0.135ns (39.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.558     1.441    keypad/ed/clk_IBUF_BUFG
    SLICE_X54Y82         FDCE                                         r  keypad/ed/ff_cur_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y82         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  keypad/ed/ff_cur_reg/Q
                         net (fo=5, routed)           0.135     1.740    keypad/ed/p_0_in[1]
    SLICE_X54Y83         LUT6 (Prop_lut6_I2_O)        0.045     1.785 r  keypad/ed/key_valid_i_1/O
                         net (fo=1, routed)           0.000     1.785    keypad/ed_n_0
    SLICE_X54Y83         FDCE                                         r  keypad/key_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=395, routed)         0.827     1.955    keypad/clk_IBUF_BUFG
    SLICE_X54Y83         FDCE                                         r  keypad/key_valid_reg/C
                         clock pessimism             -0.499     1.456    
    SLICE_X54Y83         FDCE (Hold_fdce_C_D)         0.121     1.577    keypad/key_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y88   cnt_clear_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89   cnt_clear_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89   cnt_clear_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89   cnt_clear_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X51Y89   cnt_clear_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   cnt_data_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y88   cnt_data_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y88   cnt_data_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y88   cnt_data_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   cnt_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X63Y88   cnt_data_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y87   cnt_pw_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   cnt_pw_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   cnt_pw_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y88   cnt_pw_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   cnt_string_7_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   cnt_string_7_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   cnt_string_7_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y89   cnt_string_7_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88   cnt_clear_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89   cnt_clear_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89   cnt_clear_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89   cnt_clear_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X51Y89   cnt_clear_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y88   cnt_data_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y88   cnt_data_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y88   cnt_data_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   cnt_string_5_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X48Y86   cnt_string_5_reg[1]/C



