// Seed: 4289290124
module module_0 (
    id_1
);
  inout supply0 id_1;
  assign id_1 = -1;
  assign id_1 = 1;
  assign id_1 = id_1;
endmodule
module module_1;
  tri1 id_1, id_2, id_3;
  logic id_4 = -1;
  always return -1;
  assign id_4 = id_3;
  wire id_5;
  generate
    assign id_3 = 1;
  endgenerate
  supply1 [-1 : 1 'b0] id_6;
  assign id_6 = 1;
  assign id_3 = ~-1;
  assign id_3 = 1;
  wire id_7 = id_5;
  assign id_6 = id_1;
  assign id_2 = id_7;
  module_0 modCall_1 (id_4);
  assign id_4 = 1;
endmodule
