// Seed: 383352629
module module_0 (
    output logic id_0,
    output wire  id_1
);
  parameter id_3 = 1 == 1;
  wire id_4;
  assign module_1.id_1 = 0;
  parameter id_5 = id_3;
  wire id_6;
  initial begin : LABEL_0
    id_0 <= id_6;
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd75
) (
    input  wire  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    inout  logic id_5,
    input  tri0  id_6,
    output uwire id_7,
    input  tri0  id_8,
    input  tri   id_9,
    input  wire  id_10,
    output tri   id_11
);
  localparam id_13 = 1;
  logic [1 : -1] _id_14 = id_3 == id_0 - 1;
  assign id_5 = -1;
  assign id_7 = id_9;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  parameter id_15 = 1;
  assign id_5 = id_9;
  always id_5 = @(-1'b0) id_0;
  wire id_16;
  assign id_11 = id_14;
  wire id_17;
  parameter time id_18 = -1 == id_13;
  localparam id_19 = id_13;
  wire [id_14 : -1] id_20;
  logic id_21;
endmodule
