module Accumulator (
  input clk,
  input clear,
  input [23:0] d,
  output [23:0] q
);

  reg [23:0] accumulator;

  always @(posedge clk) begin
    if (clear) begin
      accumulator <= 0;
    end 
    else begin
      if (d > 0) begin
        accumulator <= accumulator + d;
      end
      else begin
        accumulator <= accumulator;
      end
    end
  end

  assign q = accumulator;

endmodule

