#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000000008982f0 .scope module, "RegisterFile_tb" "RegisterFile_tb" 2 4;
 .timescale 0 0;
v00000000008f3980_0 .var "ExchangeData", 2 0;
v00000000008f2da0_0 .var "ExchangeRegister", 2 0;
v00000000008f2e40_0 .net "ReadData1", 7 0, v0000000000898610_0;  1 drivers
v00000000008f3a20_0 .net "ReadData2", 7 0, v00000000008986b0_0;  1 drivers
v00000000008f33e0_0 .var "ReadRegister1", 2 0;
v00000000008f2f80_0 .var "ReadRegister2", 2 0;
v00000000008f2ee0_0 .var "RegExchange", 0 0;
v00000000008f3b60_0 .var "RegWrite", 0 0;
v00000000008f38e0_0 .var "WriteData", 7 0;
v00000000008f3340_0 .var "WriteRegister", 2 0;
v00000000008f3660_0 .var "clk", 0 0;
S_0000000000898480 .scope module, "instance1" "RegisterFile" 2 12, 3 1 0, S_00000000008982f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "ReadRegister1";
    .port_info 2 /INPUT 3 "ReadRegister2";
    .port_info 3 /INPUT 3 "WriteRegister";
    .port_info 4 /INPUT 3 "ExchangeRegister";
    .port_info 5 /INPUT 8 "WriteData";
    .port_info 6 /INPUT 3 "ExchangeData";
    .port_info 7 /INPUT 1 "RegExchange";
    .port_info 8 /INPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 8 "ReadData1";
    .port_info 10 /OUTPUT 8 "ReadData2";
v000000000017bda0_0 .net "ExchangeData", 2 0, v00000000008f3980_0;  1 drivers
v00000000001766a0_0 .net "ExchangeRegister", 2 0, v00000000008f2da0_0;  1 drivers
v0000000000898610_0 .var "ReadData1", 7 0;
v00000000008986b0_0 .var "ReadData2", 7 0;
v00000000008f2850_0 .net "ReadRegister1", 2 0, v00000000008f33e0_0;  1 drivers
v00000000008f28f0_0 .net "ReadRegister2", 2 0, v00000000008f2f80_0;  1 drivers
v00000000008f2990_0 .net "RegExchange", 0 0, v00000000008f2ee0_0;  1 drivers
v00000000008f2a30_0 .net "RegWrite", 0 0, v00000000008f3b60_0;  1 drivers
v00000000008f2ad0_0 .net "WriteData", 7 0, v00000000008f38e0_0;  1 drivers
v00000000008f2b70_0 .net "WriteRegister", 2 0, v00000000008f3340_0;  1 drivers
v00000000008f2c10_0 .net "clk", 0 0, v00000000008f3660_0;  1 drivers
v00000000008f2cb0 .array "data", 7 0, 7 0;
v00000000008f3ca0_0 .var/i "i", 31 0;
E_0000000000884e00 .event negedge, v00000000008f2c10_0;
E_0000000000885340 .event posedge, v00000000008f2c10_0;
E_0000000000884f40/0 .event edge, v00000000008f28f0_0, v00000000008f2850_0;
E_0000000000884f40/1 .event posedge, v00000000008f2c10_0;
E_0000000000884f40 .event/or E_0000000000884f40/0, E_0000000000884f40/1;
    .scope S_0000000000898480;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008f3ca0_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000008f3ca0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000008f3ca0_0;
    %store/vec4a v00000000008f2cb0, 4, 0;
    %load/vec4 v00000000008f3ca0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008f3ca0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000000000898610_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000008986b0_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000000000898480;
T_1 ;
    %wait E_0000000000884f40;
    %load/vec4 v00000000008f2850_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000008f2cb0, 4;
    %store/vec4 v0000000000898610_0, 0, 8;
    %load/vec4 v00000000008f28f0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000008f2cb0, 4;
    %store/vec4 v00000000008986b0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000898480;
T_2 ;
    %wait E_0000000000885340;
    %load/vec4 v00000000008f2990_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v000000000017bda0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000008f2cb0, 4;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v00000000001766a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000008f2cb0, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %load/vec4 v00000000001766a0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000008f2cb0, 4, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_0000000000898480;
T_3 ;
    %wait E_0000000000884e00;
    %load/vec4 v00000000008f2a30_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v00000000008f2ad0_0;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v00000000008f2b70_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v00000000008f2cb0, 4;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %load/vec4 v00000000008f2b70_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000008f2cb0, 4, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008982f0;
T_4 ;
    %vpi_call 2 6 "$dumpfile", "RegisterFile.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008982f0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000008982f0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f3660_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000008982f0;
T_6 ;
    %delay 20, 0;
    %load/vec4 v00000000008f3660_0;
    %inv;
    %store/vec4 v00000000008f3660_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000008982f0;
T_7 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f3980_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008f2da0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2ee0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000008f33e0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f2f80_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f3340_0, 0, 3;
    %pushi/vec4 122, 0, 8;
    %store/vec4 v00000000008f38e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f3b60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f3980_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008f2da0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f2ee0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000008f33e0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f2f80_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f3340_0, 0, 3;
    %pushi/vec4 122, 0, 8;
    %store/vec4 v00000000008f38e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f3b60_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f3980_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008f2da0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f2ee0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008f33e0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f2f80_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000008f3340_0, 0, 3;
    %pushi/vec4 190, 0, 8;
    %store/vec4 v00000000008f38e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f3b60_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 52 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "RegisterFile_tb.v";
    "./RegisterFile.v";
