

================================================================
== Vitis HLS Report for 'KBEST_Pipeline_VITIS_LOOP_31_3'
================================================================
* Date:           Fri Jun 17 13:16:13 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.373 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13|  0.520 us|  0.520 us|   13|   13|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3  |       11|       11|         5|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      81|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|      81|     102|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------+------------------------+-----------+
    |           Instance           |         Module         | Expression|
    +------------------------------+------------------------+-----------+
    |mul_mul_16s_9ns_24_4_1_U1102  |mul_mul_16s_9ns_24_4_1  |    i0 * i1|
    +------------------------------+------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln31_fu_83_p2          |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln31_fu_77_p2         |      icmp|   0|  0|   9|           4|           5|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  25|          10|           9|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |MULQ_out_blk_n           |   9|          2|    1|          2|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    4|          8|
    |i_24_fu_46               |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   11|         22|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_24_fu_46                        |   4|   0|    4|          0|
    |i_reg_126                         |   4|   0|    4|          0|
    |i_reg_126                         |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|  32|   21|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  KBEST_Pipeline_VITIS_LOOP_31_3|  return value|
|MULQ_out_dout     |   in|   16|     ap_fifo|                        MULQ_out|       pointer|
|MULQ_out_empty_n  |   in|    1|     ap_fifo|                        MULQ_out|       pointer|
|MULQ_out_read     |  out|    1|     ap_fifo|                        MULQ_out|       pointer|
|yy_V_address0     |  out|    3|   ap_memory|                            yy_V|         array|
|yy_V_ce0          |  out|    1|   ap_memory|                            yy_V|         array|
|yy_V_we0          |  out|    1|   ap_memory|                            yy_V|         array|
|yy_V_d0           |  out|   16|   ap_memory|                            yy_V|         array|
+------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_24 = alloca i32 1"   --->   Operation 8 'alloca' 'i_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %MULQ_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i_24"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i4 %i_24" [src/KBEST.cpp:31]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.72ns)   --->   "%icmp_ln31 = icmp_eq  i4 %i, i4 8" [src/KBEST.cpp:31]   --->   Operation 14 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln31 = add i4 %i, i4 1" [src/KBEST.cpp:31]   --->   Operation 16 'add' 'add_ln31' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split.i, void %_ZN8ap_fixedILi16ELi8EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit328.i.preheader.exitStub" [src/KBEST.cpp:31]   --->   Operation 17 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln31 = store i4 %add_ln31, i4 %i_24" [src/KBEST.cpp:31]   --->   Operation 18 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 19 [1/1] (1.83ns)   --->   "%tmp_V = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %MULQ_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'read' 'tmp_V' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1168 = sext i16 %tmp_V"   --->   Operation 20 'sext' 'sext_ln1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [4/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 362"   --->   Operation 21 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 22 [3/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 362"   --->   Operation 22 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 23 [2/4] (0.53ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 362"   --->   Operation 23 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%i_25_cast_i = zext i4 %i" [src/KBEST.cpp:31]   --->   Operation 24 'zext' 'i_25_cast_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 25 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 26 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln1168 = mul i24 %sext_ln1168, i24 362"   --->   Operation 26 'mul' 'mul_ln1168' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %mul_ln1168, i32 8, i32 23"   --->   Operation 27 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 28 [1/1] (0.00ns)   --->   "%yy_V_addr = getelementptr i16 %yy_V, i64 0, i64 %i_25_cast_i" [src/KBEST.cpp:32]   --->   Operation 28 'getelementptr' 'yy_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 29 [1/1] (0.67ns)   --->   "%store_ln32 = store i16 %trunc_ln, i3 %yy_V_addr" [src/KBEST.cpp:32]   --->   Operation 29 'store' 'store_ln32' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ yy_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ MULQ_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_24              (alloca           ) [ 010000]
specinterface_ln0 (specinterface    ) [ 000000]
store_ln0         (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
i                 (load             ) [ 011111]
specpipeline_ln0  (specpipeline     ) [ 000000]
icmp_ln31         (icmp             ) [ 011110]
empty             (speclooptripcount) [ 000000]
add_ln31          (add              ) [ 000000]
br_ln31           (br               ) [ 000000]
store_ln31        (store            ) [ 000000]
tmp_V             (read             ) [ 000000]
sext_ln1168       (sext             ) [ 010111]
i_25_cast_i       (zext             ) [ 000000]
specloopname_ln0  (specloopname     ) [ 000000]
mul_ln1168        (mul              ) [ 000000]
trunc_ln          (partselect       ) [ 000000]
yy_V_addr         (getelementptr    ) [ 000000]
store_ln32        (store            ) [ 000000]
br_ln0            (br               ) [ 000000]
ret_ln0           (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="yy_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yy_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="MULQ_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MULQ_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="i_24_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_24/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_V_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="16" slack="0"/>
<pin id="52" dir="0" index="1" bw="16" slack="0"/>
<pin id="53" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="56" class="1004" name="yy_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="16" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="4" slack="0"/>
<pin id="60" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="yy_V_addr/5 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln32_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="3" slack="0"/>
<pin id="65" dir="0" index="1" bw="16" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/5 "/>
</bind>
</comp>

<comp id="69" class="1004" name="store_ln0_store_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="1" slack="0"/>
<pin id="71" dir="0" index="1" bw="4" slack="0"/>
<pin id="72" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="i_load_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="icmp_ln31_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="4" slack="0"/>
<pin id="80" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln31/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln31_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="store_ln31_store_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="4" slack="0"/>
<pin id="91" dir="0" index="1" bw="4" slack="0"/>
<pin id="92" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln31/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="sext_ln1168_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1168/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_25_cast_i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="4"/>
<pin id="100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_25_cast_i/5 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="0" index="3" bw="6" slack="0"/>
<pin id="107" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/5 "/>
</bind>
</comp>

<comp id="112" class="1007" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1168/2 "/>
</bind>
</comp>

<comp id="119" class="1005" name="i_24_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="4" slack="0"/>
<pin id="121" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_24 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="4"/>
<pin id="128" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="131" class="1005" name="icmp_ln31_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="3"/>
<pin id="133" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln31 "/>
</bind>
</comp>

<comp id="135" class="1005" name="sext_ln1168_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="24" slack="1"/>
<pin id="137" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1168 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="30" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="44" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="81"><net_src comp="74" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="22" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="87"><net_src comp="74" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="28" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="50" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="98" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="108"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="40" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="102" pin=3"/></net>

<net id="111"><net_src comp="102" pin="4"/><net_sink comp="63" pin=1"/></net>

<net id="116"><net_src comp="94" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="112" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="122"><net_src comp="46" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="124"><net_src comp="119" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="125"><net_src comp="119" pin="1"/><net_sink comp="89" pin=1"/></net>

<net id="129"><net_src comp="74" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="134"><net_src comp="77" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="94" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="112" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: yy_V | {5 }
	Port: MULQ_out | {}
 - Input state : 
	Port: KBEST_Pipeline_VITIS_LOOP_31_3 : MULQ_out | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		icmp_ln31 : 2
		add_ln31 : 2
		br_ln31 : 3
		store_ln31 : 3
	State 2
		mul_ln1168 : 1
	State 3
	State 4
	State 5
		trunc_ln : 1
		yy_V_addr : 1
		store_ln32 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    add   |   add_ln31_fu_83  |    0    |    0    |    12   |
|----------|-------------------|---------|---------|---------|
|   icmp   |  icmp_ln31_fu_77  |    0    |    0    |    9    |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_112    |    1    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   read   |  tmp_V_read_fu_50 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   sext   | sext_ln1168_fu_94 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   zext   | i_25_cast_i_fu_98 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|  trunc_ln_fu_102  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    1    |    0    |    21   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|    i_24_reg_119   |    4   |
|     i_reg_126     |    4   |
| icmp_ln31_reg_131 |    1   |
|sext_ln1168_reg_135|   24   |
+-------------------+--------+
|       Total       |   33   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_112 |  p0  |   2  |  16  |   32   ||    9    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  0.427  ||    9    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   33   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   33   |   30   |
+-----------+--------+--------+--------+--------+
