{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1726703977116 ""}
{ "Warning" "WQIS_NO_SUCH_FILE" "stp1.stp " "Can't analyze file stp1.stp - no such file exists" {  } {  } 0 16124 "Can't analyze file %1!s! - no such file exists" 0 0 "Design Software" 0 -1 1726703982816 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/oddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1726703982817 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iddr_intel/altera_gpio_core10_2210/synth/altera_gpio.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/iobuf/altera_gpio_core10_2210/synth/altera_gpio.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1726703982817 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1726703982826 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_burst_adapter_1932/synth/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_axi_master_ni_1980/synth/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1726703982827 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv /home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv " "File \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_slave_agent_1921/synth/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/altera_merlin_width_adapter_1940/synth/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1726703982827 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983513 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv fpnew_cast_multi.sv(16) " "Verilog HDL info at fpnew_cast_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_cast_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983513 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983517 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv fpnew_divsqrt_multi.sv(16) " "Verilog HDL info at fpnew_divsqrt_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_divsqrt_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983517 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983518 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv fpnew_fma_multi.sv(16) " "Verilog HDL info at fpnew_fma_multi.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma_multi.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983518 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983521 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv fpnew_fma.sv(16) " "Verilog HDL info at fpnew_fma.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_fma.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983521 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983523 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv fpnew_noncomp.sv(16) " "Verilog HDL info at fpnew_noncomp.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_noncomp.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983524 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983526 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv fpnew_opgroup_multifmt_slice.sv(16) " "Verilog HDL info at fpnew_opgroup_multifmt_slice.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpnew_opgroup_multifmt_slice.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983526 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2348) " "Verilog HDL warning at control_mvp.sv(2348): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2348 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983531 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "control_mvp.sv(2366) " "Verilog HDL warning at control_mvp.sv(2366): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv" 2366 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983531 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "NbInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(19) " "Verilog HDL warning at cvxif_instr_pkg.sv(19): parameter 'NbInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" 19 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983541 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "CoproInstr package cvxif_instr_pkg cvxif_instr_pkg.sv(20) " "Verilog HDL warning at cvxif_instr_pkg.sv(20): parameter 'CoproInstr' declared inside package 'cvxif_instr_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cvxif_example/include/cvxif_instr_pkg.sv" 20 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983541 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh cva6.sv(15) " "Verilog HDL info at cva6.sv(15): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983546 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv cva6.sv(15) " "Verilog HDL info at cva6.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983546 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6.sv(1608) " "Verilog HDL warning at cva6.sv(1608): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 1608 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983547 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(57) " "Verilog HDL warning at alu.sv(57): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 57 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983548 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(59) " "Verilog HDL warning at alu.sv(59): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 59 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983548 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(175) " "Verilog HDL warning at alu.sv(175): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 175 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983549 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "alu.sv(177) " "Verilog HDL warning at alu.sv(177): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/alu.sv" 177 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983549 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_realign.sv(54) " "Verilog HDL warning at instr_realign.sv(54): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/instr_realign.sv" 54 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983565 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(119) " "Verilog HDL warning at id_stage.sv(119): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 119 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983565 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(154) " "Verilog HDL warning at id_stage.sv(154): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 154 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983565 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(205) " "Verilog HDL warning at id_stage.sv(205): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 205 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983565 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "id_stage.sv(215) " "Verilog HDL warning at id_stage.sv(215): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 215 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983565 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(163) " "Verilog HDL warning at issue_read_operands.sv(163): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 163 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983566 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(267) " "Verilog HDL warning at issue_read_operands.sv(267): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 267 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983566 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(430) " "Verilog HDL warning at issue_read_operands.sv(430): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 430 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983566 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(605) " "Verilog HDL warning at issue_read_operands.sv(605): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 605 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983567 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_read_operands.sv(728) " "Verilog HDL warning at issue_read_operands.sv(728): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_read_operands.sv" 728 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983567 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "issue_stage.sv(159) " "Verilog HDL warning at issue_stage.sv(159): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/issue_stage.sv" 159 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983568 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(60) " "Verilog HDL warning at multiplier.sv(60): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 60 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983571 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "multiplier.sv(77) " "Verilog HDL warning at multiplier.sv(77): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 77 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983571 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "ariane_regfile_ff.sv(81) " "Verilog HDL warning at ariane_regfile_ff.sv(81): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_ff.sv" 81 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983572 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(142) " "Verilog HDL warning at scoreboard.sv(142): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 142 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983573 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "scoreboard.sv(451) " "Verilog HDL warning at scoreboard.sv(451): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 451 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983573 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh acc_dispatcher.sv(109) " "Verilog HDL info at acc_dispatcher.sv(109): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" 109 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983577 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv acc_dispatcher.sv(109) " "Verilog HDL info at acc_dispatcher.sv(109): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/acc_dispatcher.sv" 109 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983577 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(322) " "Verilog HDL warning at instr_queue.sv(322): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 322 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983580 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(431) " "Verilog HDL warning at instr_queue.sv(431): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 431 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983580 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "instr_queue.sv(443) " "Verilog HDL warning at instr_queue.sv(443): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/instr_queue.sv" 443 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983580 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "frontend.sv(220) " "Verilog HDL warning at frontend.sv(220): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" 220 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983581 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "NR_BYPASS_PORTS miss_handler miss_handler.sv(72) " "Verilog HDL Parameter Declaration warning at miss_handler.sv(72): Parameter Declaration 'NR_BYPASS_PORTS' in module 'miss_handler' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/miss_handler.sv" 72 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983591 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "std_nbdcache.sv(247) " "Verilog HDL warning at std_nbdcache.sv(247): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/std_nbdcache.sv" 247 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983629 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983634 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv hwpf_stride_wrapper.sv(26) " "Verilog HDL info at hwpf_stride_wrapper.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hwpf_stride/hwpf_stride_wrapper.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983651 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983652 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv hpdcache.sv(26) " "Verilog HDL info at hpdcache.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/hpdcache/rtl/src/hpdcache.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983652 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983665 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv cva6_hpdcache_subsystem.sv(179) " "Verilog HDL info at cva6_hpdcache_subsystem.sv(179): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_subsystem.sv" 179 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983665 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh cva6_hpdcache_wrapper.sv(15) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(15): analyzing included file ../../core/cache_subsystem/hpdcache/rtl/include/hpdcache_typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983667 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv cva6_hpdcache_wrapper.sv(15) " "Verilog HDL info at cva6_hpdcache_wrapper.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_hpdcache_wrapper.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983667 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "pmp.sv(51) " "Verilog HDL warning at pmp.sv(51): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/pmp/src/pmp.sv" 51 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983668 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(184) " "Verilog HDL warning at cva6_ptw.sv(184): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 184 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983671 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_ptw.sv(193) " "Verilog HDL warning at cva6_ptw.sv(193): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 193 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983671 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(122) " "Verilog HDL warning at cva6_tlb.sv(122): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 122 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983672 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(126) " "Verilog HDL warning at cva6_tlb.sv(126): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 126 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983672 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(140) " "Verilog HDL warning at cva6_tlb.sv(140): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 140 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983672 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_tlb.sv(141) " "Verilog HDL warning at cva6_tlb.sv(141): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_tlb.sv" 141 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983672 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_shared_tlb.sv(200) " "Verilog HDL warning at cva6_shared_tlb.sv(200): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_shared_tlb.sv" 200 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983674 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_rvfi.sv(164) " "Verilog HDL warning at cva6_rvfi.sv(164): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" 164 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983675 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "cva6_rvfi.sv(414) " "Verilog HDL warning at cva6_rvfi.sv(414): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_rvfi.sv" 414 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983676 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "axi_riscv_amos.sv(972) " "Verilog HDL warning at axi_riscv_amos.sv(972): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv" 972 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983679 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(133) " "Verilog HDL warning at plic_top.sv(133): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" 133 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983684 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "plic_top.sv(137) " "Verilog HDL warning at plic_top.sv(137): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_top.sv" 137 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983684 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/assign.svh cva6_intel_peripherals.sv(14) " "Verilog HDL info at cva6_intel_peripherals.sv(14): analyzing included file ../register_interface/include/register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 14 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983693 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel_peripherals.sv cva6_intel_peripherals.sv(14) " "Verilog HDL info at cva6_intel_peripherals.sv(14): back to file 'src/cva6_intel_peripherals.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 14 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983694 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/typedef.svh cva6_intel_peripherals.sv(15) " "Verilog HDL info at cva6_intel_peripherals.sv(15): analyzing included file ../register_interface/include/register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983694 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel_peripherals.sv cva6_intel_peripherals.sv(15) " "Verilog HDL info at cva6_intel_peripherals.sv(15): back to file 'src/cva6_intel_peripherals.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983694 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../core/include/rvfi_types.svh cva6_intel.sv(15) " "Verilog HDL info at cva6_intel.sv(15): analyzing included file ../../core/include/rvfi_types.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel.sv cva6_intel.sv(15) " "Verilog HDL info at cva6_intel.sv(15): back to file 'src/cva6_intel.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh cva6_intel.sv(16) " "Verilog HDL info at cva6_intel.sv(16): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel.sv cva6_intel.sv(16) " "Verilog HDL info at cva6_intel.sv(16): back to file 'src/cva6_intel.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh cva6_intel.sv(17) " "Verilog HDL info at cva6_intel.sv(17): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel.sv cva6_intel.sv(17) " "Verilog HDL info at cva6_intel.sv(17): back to file 'src/cva6_intel.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/agilex7.svh cva6_intel.sv(18) " "Verilog HDL info at cva6_intel.sv(18): analyzing included file ../fpga/src/agilex7.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 18 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "src/cva6_intel.sv cva6_intel.sv(18) " "Verilog HDL info at cva6_intel.sv(18): back to file 'src/cva6_intel.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 18 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983695 ""}
{ "Warning" "WVRFX2_VERI_ALREADY_IMPLICITLY_DECLARED" "cal_success 183 cva6_intel.sv(975) " "Verilog HDL warning at cva6_intel.sv(975): cal_success is already implicitly declared on line 183" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 975 0 0 0 } }  } 0 16746 "Verilog HDL warning at %3!s!: %1!s! is already implicitly declared on line %2!d!" 0 0 "Design Software" 0 -1 1726703983697 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh reg_uart_wrap.sv(29) " "Verilog HDL info at reg_uart_wrap.sv(29): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" 29 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983738 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv reg_uart_wrap.sv(29) " "Verilog HDL info at reg_uart_wrap.sv(29): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_uart/src/reg_uart_wrap.sv" 29 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIOCount package gpio_reg_pkg gpio_reg_pkg.sv(10) " "Verilog HDL warning at gpio_reg_pkg.sv(10): parameter 'GPIOCount' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 10 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "BlockAw package gpio_reg_pkg gpio_reg_pkg.sv(13) " "Verilog HDL warning at gpio_reg_pkg.sv(13): parameter 'BlockAw' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 13 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INFO_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(167) " "Verilog HDL warning at gpio_reg_pkg.sv(167): parameter 'GPIO_INFO_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 167 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_CFG_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(168) " "Verilog HDL warning at gpio_reg_pkg.sv(168): parameter 'GPIO_CFG_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 168 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_MODE_0_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(169) " "Verilog HDL warning at gpio_reg_pkg.sv(169): parameter 'GPIO_GPIO_MODE_0_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 169 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_MODE_1_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(170) " "Verilog HDL warning at gpio_reg_pkg.sv(170): parameter 'GPIO_GPIO_MODE_1_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 170 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(171) " "Verilog HDL warning at gpio_reg_pkg.sv(171): parameter 'GPIO_GPIO_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 171 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_IN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(172) " "Verilog HDL warning at gpio_reg_pkg.sv(172): parameter 'GPIO_GPIO_IN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 172 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_OUT_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(173) " "Verilog HDL warning at gpio_reg_pkg.sv(173): parameter 'GPIO_GPIO_OUT_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 173 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983739 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_SET_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(174) " "Verilog HDL warning at gpio_reg_pkg.sv(174): parameter 'GPIO_GPIO_SET_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 174 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_CLEAR_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(175) " "Verilog HDL warning at gpio_reg_pkg.sv(175): parameter 'GPIO_GPIO_CLEAR_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 175 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_TOGGLE_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(176) " "Verilog HDL warning at gpio_reg_pkg.sv(176): parameter 'GPIO_GPIO_TOGGLE_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 176 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_RISE_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(177) " "Verilog HDL warning at gpio_reg_pkg.sv(177): parameter 'GPIO_INTRPT_RISE_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 177 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_FALL_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(178) " "Verilog HDL warning at gpio_reg_pkg.sv(178): parameter 'GPIO_INTRPT_FALL_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 178 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_HIGH_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(179) " "Verilog HDL warning at gpio_reg_pkg.sv(179): parameter 'GPIO_INTRPT_LVL_HIGH_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 179 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_LOW_EN_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(180) " "Verilog HDL warning at gpio_reg_pkg.sv(180): parameter 'GPIO_INTRPT_LVL_LOW_EN_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 180 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(181) " "Verilog HDL warning at gpio_reg_pkg.sv(181): parameter 'GPIO_INTRPT_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 181 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_RISE_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(182) " "Verilog HDL warning at gpio_reg_pkg.sv(182): parameter 'GPIO_INTRPT_RISE_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 182 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_FALL_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(183) " "Verilog HDL warning at gpio_reg_pkg.sv(183): parameter 'GPIO_INTRPT_FALL_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 183 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_HIGH_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(184) " "Verilog HDL warning at gpio_reg_pkg.sv(184): parameter 'GPIO_INTRPT_LVL_HIGH_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 184 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_LVL_LOW_STATUS_OFFSET package gpio_reg_pkg gpio_reg_pkg.sv(185) " "Verilog HDL warning at gpio_reg_pkg.sv(185): parameter 'GPIO_INTRPT_LVL_LOW_STATUS_OFFSET' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 185 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INFO_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(188) " "Verilog HDL warning at gpio_reg_pkg.sv(188): parameter 'GPIO_INFO_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 188 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INFO_VERSION_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(189) " "Verilog HDL warning at gpio_reg_pkg.sv(189): parameter 'GPIO_INFO_VERSION_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 189 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_IN_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(190) " "Verilog HDL warning at gpio_reg_pkg.sv(190): parameter 'GPIO_GPIO_IN_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 190 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_SET_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(191) " "Verilog HDL warning at gpio_reg_pkg.sv(191): parameter 'GPIO_GPIO_SET_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 191 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_CLEAR_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(192) " "Verilog HDL warning at gpio_reg_pkg.sv(192): parameter 'GPIO_GPIO_CLEAR_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 192 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_GPIO_TOGGLE_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(193) " "Verilog HDL warning at gpio_reg_pkg.sv(193): parameter 'GPIO_GPIO_TOGGLE_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 193 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_INTRPT_STATUS_RESVAL package gpio_reg_pkg gpio_reg_pkg.sv(194) " "Verilog HDL warning at gpio_reg_pkg.sv(194): parameter 'GPIO_INTRPT_STATUS_RESVAL' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 194 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "GPIO_PERMIT package gpio_reg_pkg gpio_reg_pkg.sv(220) " "Verilog HDL warning at gpio_reg_pkg.sv(220): parameter 'GPIO_PERMIT' declared inside package 'gpio_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_pkg.sv" 220 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/typedef.svh gpio.sv(25) " "Verilog HDL info at gpio.sv(25): analyzing included file ../register_interface/include/register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv gpio.sv(25) " "Verilog HDL info at gpio.sv(25): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/assign.svh gpio.sv(26) " "Verilog HDL info at gpio.sv(26): analyzing included file ../register_interface/include/register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv gpio.sv(26) " "Verilog HDL info at gpio.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983740 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh gpio_apb_wrap.sv(23) " "Verilog HDL info at gpio_apb_wrap.sv(23): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 23 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983741 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv gpio_apb_wrap.sv(23) " "Verilog HDL info at gpio_apb_wrap.sv(23): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 23 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983741 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh gpio_apb_wrap.sv(24) " "Verilog HDL info at gpio_apb_wrap.sv(24): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 24 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983741 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv gpio_apb_wrap.sv(24) " "Verilog HDL info at gpio_apb_wrap.sv(24): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_apb_wrap.sv" 24 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983741 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "module gpio_input_stage gpio_input_stage.sv(81) " "Verilog HDL warning at gpio_input_stage.sv(81): overwriting previous definition of gpio_input_stage module" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage.sv" 81 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726703983741 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "gpio_input_stage gpio_input_stage_no_clk_gates.sv(39) " "Verilog HDL info at gpio_input_stage_no_clk_gates.sv(39): previous definition of module gpio_input_stage is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage_no_clk_gates.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_input_stage_no_clk_gates.sv" 39 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1726703983741 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/assertions.svh gpio_reg_top.sv(8) " "Verilog HDL info at gpio_reg_top.sv(8): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/assertions.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 8 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983741 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv gpio_reg_top.sv(8) " "Verilog HDL info at gpio_reg_top.sv(8): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 8 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983742 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/typedef.svh gpio_reg_top.sv(15455) " "Verilog HDL info at gpio_reg_top.sv(15455): analyzing included file ../register_interface/include/register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15455 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983754 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv gpio_reg_top.sv(15455) " "Verilog HDL info at gpio_reg_top.sv(15455): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15455 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983754 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/assign.svh gpio_reg_top.sv(15456) " "Verilog HDL info at gpio_reg_top.sv(15456): analyzing included file ../register_interface/include/register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15456 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983754 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv gpio_reg_top.sv(15456) " "Verilog HDL info at gpio_reg_top.sv(15456): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_reg_top.sv" 15456 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983754 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/typedef.svh gpio_axi_lite_wrap.sv(25) " "Verilog HDL info at gpio_axi_lite_wrap.sv(25): analyzing included file ../register_interface/include/register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv gpio_axi_lite_wrap.sv(25) " "Verilog HDL info at gpio_axi_lite_wrap.sv(25): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/assign.svh gpio_axi_lite_wrap.sv(26) " "Verilog HDL info at gpio_axi_lite_wrap.sv(26): analyzing included file ../register_interface/include/register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 26 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv gpio_axi_lite_wrap.sv(26) " "Verilog HDL info at gpio_axi_lite_wrap.sv(26): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 26 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh gpio_axi_lite_wrap.sv(27) " "Verilog HDL info at gpio_axi_lite_wrap.sv(27): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 27 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv gpio_axi_lite_wrap.sv(27) " "Verilog HDL info at gpio_axi_lite_wrap.sv(27): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 27 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh gpio_axi_lite_wrap.sv(28) " "Verilog HDL info at gpio_axi_lite_wrap.sv(28): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 28 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv gpio_axi_lite_wrap.sv(28) " "Verilog HDL info at gpio_axi_lite_wrap.sv(28): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/gpio/src/gpio_axi_lite_wrap.sv" 28 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983755 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "apb_node_wrap.sv(54) " "Verilog HDL warning at apb_node_wrap.sv(54): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_node/src/apb_node_wrap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb_node/src/apb_node_wrap.sv" 54 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983757 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "apb_demux.sv(44) " "Verilog HDL warning at apb_demux.sv(44): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 44 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_demux.sv(61) " "Verilog HDL info at apb_demux.sv(61): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 61 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv apb_demux.sv(61) " "Verilog HDL info at apb_demux.sv(61): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 61 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_demux.sv(62) " "Verilog HDL info at apb_demux.sv(62): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 62 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv apb_demux.sv(62) " "Verilog HDL info at apb_demux.sv(62): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 62 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Warning" "WVRFX2_VERI_1212_UNCONVERTED" "apb_demux.sv(93) " "Verilog HDL warning at apb_demux.sv(93): block identifier is required on this block" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_demux.sv" 93 0 0 0 } }  } 0 16818 "Verilog HDL warning at %1!s!: block identifier is required on this block" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_err_slv.sv(45) " "Verilog HDL info at apb_err_slv.sv(45): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 45 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv apb_err_slv.sv(45) " "Verilog HDL info at apb_err_slv.sv(45): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 45 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_err_slv.sv(46) " "Verilog HDL info at apb_err_slv.sv(46): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 46 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983758 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv apb_err_slv.sv(46) " "Verilog HDL info at apb_err_slv.sv(46): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_err_slv.sv" 46 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983759 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_cdc.sv(236) " "Verilog HDL info at apb_cdc.sv(236): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 236 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983759 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv apb_cdc.sv(236) " "Verilog HDL info at apb_cdc.sv(236): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 236 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983759 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_cdc.sv(237) " "Verilog HDL info at apb_cdc.sv(237): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 237 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983759 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv apb_cdc.sv(237) " "Verilog HDL info at apb_cdc.sv(237): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_cdc.sv" 237 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983759 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh apb_regs.sv(55) " "Verilog HDL info at apb_regs.sv(55): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 55 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983760 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv apb_regs.sv(55) " "Verilog HDL info at apb_regs.sv(55): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 55 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983760 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/assign.svh apb_regs.sv(198) " "Verilog HDL info at apb_regs.sv(198): analyzing included file ../fpga/src/apb/include/apb/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 198 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983760 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv apb_regs.sv(198) " "Verilog HDL info at apb_regs.sv(198): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 198 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983760 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../fpga/src/apb/include/apb/typedef.svh apb_regs.sv(199) " "Verilog HDL info at apb_regs.sv(199): analyzing included file ../fpga/src/apb/include/apb/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 199 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983760 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv apb_regs.sv(199) " "Verilog HDL info at apb_regs.sv(199): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/apb/src/apb_regs.sv" 199 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983760 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/assign.svh ariane_peripherals_xilinx.sv(13) " "Verilog HDL info at ariane_peripherals_xilinx.sv(13): analyzing included file ../register_interface/include/register_interface/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 13 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983762 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv ariane_peripherals_xilinx.sv(13) " "Verilog HDL info at ariane_peripherals_xilinx.sv(13): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 13 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983763 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../register_interface/include/register_interface/typedef.svh ariane_peripherals_xilinx.sv(14) " "Verilog HDL info at ariane_peripherals_xilinx.sv(14): analyzing included file ../register_interface/include/register_interface/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 14 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983763 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv ariane_peripherals_xilinx.sv(14) " "Verilog HDL info at ariane_peripherals_xilinx.sv(14): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane_peripherals_xilinx.sv" 14 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983763 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "STYLE_INT rgmii_lfsr rgmii_lfsr.sv(364) " "Verilog HDL Parameter Declaration warning at rgmii_lfsr.sv(364): Parameter Declaration 'STYLE_INT' in module 'rgmii_lfsr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/ariane-ethernet/rgmii_lfsr.sv" 364 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983766 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_ADDR_BIT_OFFSET axi_dw_adapter_wr axi_dw_adapter_wr.v(128) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(128): Parameter Declaration 'S_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 128 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_ADDR_BIT_OFFSET axi_dw_adapter_wr axi_dw_adapter_wr.v(129) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(129): Parameter Declaration 'M_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 129 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(130) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(130): Parameter Declaration 'S_WORD_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 130 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(131) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(131): Parameter Declaration 'M_WORD_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 131 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(132) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(132): Parameter Declaration 'S_WORD_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 132 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(133) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(133): Parameter Declaration 'M_WORD_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 133 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_BURST_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(134) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(134): Parameter Declaration 'S_BURST_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 134 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_BURST_SIZE axi_dw_adapter_wr axi_dw_adapter_wr.v(135) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(135): Parameter Declaration 'M_BURST_SIZE' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 135 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "EXPAND axi_dw_adapter_wr axi_dw_adapter_wr.v(138) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(138): Parameter Declaration 'EXPAND' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 138 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATA_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(139) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(139): Parameter Declaration 'DATA_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 139 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "STRB_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(140) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(140): Parameter Declaration 'STRB_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 140 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_COUNT axi_dw_adapter_wr axi_dw_adapter_wr.v(142) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(142): Parameter Declaration 'SEGMENT_COUNT' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 142 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_DATA_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(144) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(144): Parameter Declaration 'SEGMENT_DATA_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 144 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_STRB_WIDTH axi_dw_adapter_wr axi_dw_adapter_wr.v(145) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_wr.v(145): Parameter Declaration 'SEGMENT_STRB_WIDTH' in module 'axi_dw_adapter_wr' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 145 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983773 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_ADDR_BIT_OFFSET axi_dw_adapter_rd axi_dw_adapter_rd.v(116) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(116): Parameter Declaration 'S_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 116 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983774 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_ADDR_BIT_OFFSET axi_dw_adapter_rd axi_dw_adapter_rd.v(117) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(117): Parameter Declaration 'M_ADDR_BIT_OFFSET' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 117 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983774 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(118) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(118): Parameter Declaration 'S_WORD_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 118 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(119) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(119): Parameter Declaration 'M_WORD_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 119 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_WORD_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(120) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(120): Parameter Declaration 'S_WORD_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 120 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_WORD_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(121) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(121): Parameter Declaration 'M_WORD_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 121 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "S_BURST_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(122) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(122): Parameter Declaration 'S_BURST_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 122 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "M_BURST_SIZE axi_dw_adapter_rd axi_dw_adapter_rd.v(123) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(123): Parameter Declaration 'M_BURST_SIZE' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 123 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "EXPAND axi_dw_adapter_rd axi_dw_adapter_rd.v(126) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(126): Parameter Declaration 'EXPAND' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 126 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "DATA_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(127) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(127): Parameter Declaration 'DATA_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 127 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "STRB_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(128) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(128): Parameter Declaration 'STRB_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 128 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_COUNT axi_dw_adapter_rd axi_dw_adapter_rd.v(130) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(130): Parameter Declaration 'SEGMENT_COUNT' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 130 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_DATA_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(132) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(132): Parameter Declaration 'SEGMENT_DATA_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 132 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SEGMENT_STRB_WIDTH axi_dw_adapter_rd axi_dw_adapter_rd.v(133) " "Verilog HDL Parameter Declaration warning at axi_dw_adapter_rd.v(133): Parameter Declaration 'SEGMENT_STRB_WIDTH' in module 'axi_dw_adapter_rd' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 133 0 0 0 } }  } 0 13461 "Verilog HDL Parameter Declaration warning at %3!s!: Parameter Declaration '%1!s!' in module '%2!s!' behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Design Software" 0 -1 1726703983775 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_IP_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(451) " "Verilog HDL warning at rv_plic_reg_pkg.sv(451): parameter 'RV_PLIC_IP_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 451 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_LE_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(452) " "Verilog HDL warning at rv_plic_reg_pkg.sv(452): parameter 'RV_PLIC_LE_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 452 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(453) " "Verilog HDL warning at rv_plic_reg_pkg.sv(453): parameter 'RV_PLIC_PRIO0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 453 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO1_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(454) " "Verilog HDL warning at rv_plic_reg_pkg.sv(454): parameter 'RV_PLIC_PRIO1_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 454 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO2_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(455) " "Verilog HDL warning at rv_plic_reg_pkg.sv(455): parameter 'RV_PLIC_PRIO2_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 455 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO3_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(456) " "Verilog HDL warning at rv_plic_reg_pkg.sv(456): parameter 'RV_PLIC_PRIO3_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 456 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO4_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(457) " "Verilog HDL warning at rv_plic_reg_pkg.sv(457): parameter 'RV_PLIC_PRIO4_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 457 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO5_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(458) " "Verilog HDL warning at rv_plic_reg_pkg.sv(458): parameter 'RV_PLIC_PRIO5_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 458 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO6_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(459) " "Verilog HDL warning at rv_plic_reg_pkg.sv(459): parameter 'RV_PLIC_PRIO6_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 459 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO7_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(460) " "Verilog HDL warning at rv_plic_reg_pkg.sv(460): parameter 'RV_PLIC_PRIO7_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 460 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO8_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(461) " "Verilog HDL warning at rv_plic_reg_pkg.sv(461): parameter 'RV_PLIC_PRIO8_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 461 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO9_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(462) " "Verilog HDL warning at rv_plic_reg_pkg.sv(462): parameter 'RV_PLIC_PRIO9_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 462 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO10_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(463) " "Verilog HDL warning at rv_plic_reg_pkg.sv(463): parameter 'RV_PLIC_PRIO10_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 463 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO11_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(464) " "Verilog HDL warning at rv_plic_reg_pkg.sv(464): parameter 'RV_PLIC_PRIO11_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 464 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO12_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(465) " "Verilog HDL warning at rv_plic_reg_pkg.sv(465): parameter 'RV_PLIC_PRIO12_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 465 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO13_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(466) " "Verilog HDL warning at rv_plic_reg_pkg.sv(466): parameter 'RV_PLIC_PRIO13_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 466 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO14_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(467) " "Verilog HDL warning at rv_plic_reg_pkg.sv(467): parameter 'RV_PLIC_PRIO14_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 467 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO15_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(468) " "Verilog HDL warning at rv_plic_reg_pkg.sv(468): parameter 'RV_PLIC_PRIO15_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 468 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO16_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(469) " "Verilog HDL warning at rv_plic_reg_pkg.sv(469): parameter 'RV_PLIC_PRIO16_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 469 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO17_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(470) " "Verilog HDL warning at rv_plic_reg_pkg.sv(470): parameter 'RV_PLIC_PRIO17_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 470 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO18_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(471) " "Verilog HDL warning at rv_plic_reg_pkg.sv(471): parameter 'RV_PLIC_PRIO18_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 471 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO19_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(472) " "Verilog HDL warning at rv_plic_reg_pkg.sv(472): parameter 'RV_PLIC_PRIO19_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 472 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO20_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(473) " "Verilog HDL warning at rv_plic_reg_pkg.sv(473): parameter 'RV_PLIC_PRIO20_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 473 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO21_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(474) " "Verilog HDL warning at rv_plic_reg_pkg.sv(474): parameter 'RV_PLIC_PRIO21_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 474 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO22_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(475) " "Verilog HDL warning at rv_plic_reg_pkg.sv(475): parameter 'RV_PLIC_PRIO22_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 475 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO23_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(476) " "Verilog HDL warning at rv_plic_reg_pkg.sv(476): parameter 'RV_PLIC_PRIO23_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 476 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO24_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(477) " "Verilog HDL warning at rv_plic_reg_pkg.sv(477): parameter 'RV_PLIC_PRIO24_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 477 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO25_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(478) " "Verilog HDL warning at rv_plic_reg_pkg.sv(478): parameter 'RV_PLIC_PRIO25_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 478 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO26_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(479) " "Verilog HDL warning at rv_plic_reg_pkg.sv(479): parameter 'RV_PLIC_PRIO26_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 479 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO27_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(480) " "Verilog HDL warning at rv_plic_reg_pkg.sv(480): parameter 'RV_PLIC_PRIO27_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 480 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO28_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(481) " "Verilog HDL warning at rv_plic_reg_pkg.sv(481): parameter 'RV_PLIC_PRIO28_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 481 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO29_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(482) " "Verilog HDL warning at rv_plic_reg_pkg.sv(482): parameter 'RV_PLIC_PRIO29_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 482 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO30_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(483) " "Verilog HDL warning at rv_plic_reg_pkg.sv(483): parameter 'RV_PLIC_PRIO30_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 483 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_PRIO31_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(484) " "Verilog HDL warning at rv_plic_reg_pkg.sv(484): parameter 'RV_PLIC_PRIO31_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 484 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_IE0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(485) " "Verilog HDL warning at rv_plic_reg_pkg.sv(485): parameter 'RV_PLIC_IE0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 485 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_THRESHOLD0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(486) " "Verilog HDL warning at rv_plic_reg_pkg.sv(486): parameter 'RV_PLIC_THRESHOLD0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 486 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Warning" "WVRFX2_VERI_2418_UNCONVERTED" "RV_PLIC_CC0_OFFSET package rv_plic_reg_pkg rv_plic_reg_pkg.sv(487) " "Verilog HDL warning at rv_plic_reg_pkg.sv(487): parameter 'RV_PLIC_CC0_OFFSET' declared inside package 'rv_plic_reg_pkg' shall be treated as localparam" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/rv_plic_reg_pkg.sv" 487 0 0 0 } }  } 0 21442 "Verilog HDL warning at %4!s!: parameter '%1!s!' declared inside %2!s! '%3!s!' shall be treated as localparam" 0 0 "Design Software" 0 -1 1726703983776 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_mux.sv(21) " "Verilog HDL info at axi_lite_mux.sv(21): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 21 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983781 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv axi_lite_mux.sv(21) " "Verilog HDL info at axi_lite_mux.sv(21): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 21 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983781 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_lite_mux.sv(390) " "Verilog HDL info at axi_lite_mux.sv(390): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 390 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983781 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv axi_lite_mux.sv(390) " "Verilog HDL info at axi_lite_mux.sv(390): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 390 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983782 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_lite_mux.sv(391) " "Verilog HDL info at axi_lite_mux.sv(391): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 391 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983782 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv axi_lite_mux.sv(391) " "Verilog HDL info at axi_lite_mux.sv(391): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mux.sv" 391 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983782 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983782 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(25) " "Verilog HDL info at axi_mux.sv(25): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 25 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983783 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_mux.sv(422) " "Verilog HDL info at axi_mux.sv(422): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 422 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983783 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(422) " "Verilog HDL info at axi_mux.sv(422): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 422 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983784 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_mux.sv(423) " "Verilog HDL info at axi_mux.sv(423): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 423 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983784 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv axi_mux.sv(423) " "Verilog HDL info at axi_mux.sv(423): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 423 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983784 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "interface AXI_BUS axi_intf.sv(101) " "Verilog HDL warning at axi_intf.sv(101): overwriting previous definition of AXI_BUS interface" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 101 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726703983785 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS axi_intf.sv(103) " "Verilog HDL info at axi_intf.sv(103): previous definition of module AXI_BUS is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" 103 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1726703983785 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "interface AXI_BUS_ASYNC axi_intf.sv(335) " "Verilog HDL warning at axi_intf.sv(335): overwriting previous definition of AXI_BUS_ASYNC interface" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 335 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726703983785 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_BUS_ASYNC axi_intf.sv(185) " "Verilog HDL info at axi_intf.sv(185): previous definition of module AXI_BUS_ASYNC is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" 185 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1726703983785 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_intf.sv(338) " "Verilog HDL info at axi_intf.sv(338): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 338 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983785 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv axi_intf.sv(338) " "Verilog HDL info at axi_intf.sv(338): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 338 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983786 ""}
{ "Warning" "WVRFX2_VERI_1206_UNCONVERTED" "interface AXI_LITE axi_intf.sv(444) " "Verilog HDL warning at axi_intf.sv(444): overwriting previous definition of AXI_LITE interface" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_intf.sv" 444 0 0 0 } }  } 0 16817 "Verilog HDL warning at %3!s!: overwriting previous definition of %2!s! %1!s!" 0 0 "Design Software" 0 -1 1726703983786 ""}
{ "Info" "IVRFX2_VERI_2142_UNCONVERTED" "AXI_LITE axi_intf.sv(261) " "Verilog HDL info at axi_intf.sv(261): previous definition of module AXI_LITE is here" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/tb/axi_intf.sv" 261 0 0 0 } }  } 0 18437 "Verilog HDL info at %2!s!: previous definition of module %1!s! is here" 0 0 "Design Software" 0 -1 1726703983786 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_lite_xbar.sv(20) " "Verilog HDL info at axi_lite_xbar.sv(20): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 20 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983787 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv axi_lite_xbar.sv(20) " "Verilog HDL info at axi_lite_xbar.sv(20): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 20 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983787 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_lite_xbar.sv(240) " "Verilog HDL info at axi_lite_xbar.sv(240): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 240 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983787 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv axi_lite_xbar.sv(240) " "Verilog HDL info at axi_lite_xbar.sv(240): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_xbar.sv" 240 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983788 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_cdc_dst.sv(18) " "Verilog HDL info at axi_cdc_dst.sv(18): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 18 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983788 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv axi_cdc_dst.sv(18) " "Verilog HDL info at axi_cdc_dst.sv(18): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 18 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983789 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_cdc_dst.sv(19) " "Verilog HDL info at axi_cdc_dst.sv(19): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 19 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983789 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv axi_cdc_dst.sv(19) " "Verilog HDL info at axi_cdc_dst.sv(19): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_dst.sv" 19 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983789 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_to_axi_lite.sv(247) " "Verilog HDL info at axi_to_axi_lite.sv(247): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 247 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983790 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv axi_to_axi_lite.sv(247) " "Verilog HDL info at axi_to_axi_lite.sv(247): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 247 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983790 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_to_axi_lite.sv(248) " "Verilog HDL info at axi_to_axi_lite.sv(248): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 248 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983790 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv axi_to_axi_lite.sv(248) " "Verilog HDL info at axi_to_axi_lite.sv(248): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_to_axi_lite.sv" 248 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983791 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_cut.sv(115) " "Verilog HDL info at axi_cut.sv(115): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 115 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983791 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv axi_cut.sv(115) " "Verilog HDL info at axi_cut.sv(115): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 115 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983792 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_cut.sv(116) " "Verilog HDL info at axi_cut.sv(116): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 116 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983792 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv axi_cut.sv(116) " "Verilog HDL info at axi_cut.sv(116): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cut.sv" 116 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983792 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_xbar.sv(239) " "Verilog HDL info at axi_xbar.sv(239): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 239 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983793 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv axi_xbar.sv(239) " "Verilog HDL info at axi_xbar.sv(239): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 239 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983794 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_xbar.sv(240) " "Verilog HDL info at axi_xbar.sv(240): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 240 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983794 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv axi_xbar.sv(240) " "Verilog HDL info at axi_xbar.sv(240): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_xbar.sv" 240 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983794 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_id_remap.sv(16) " "Verilog HDL info at axi_id_remap.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983795 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv axi_id_remap.sv(16) " "Verilog HDL info at axi_id_remap.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983795 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_id_remap.sv(574) " "Verilog HDL info at axi_id_remap.sv(574): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 574 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983796 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv axi_id_remap.sv(574) " "Verilog HDL info at axi_id_remap.sv(574): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 574 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983796 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_id_remap.sv(575) " "Verilog HDL info at axi_id_remap.sv(575): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 575 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983796 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv axi_id_remap.sv(575) " "Verilog HDL info at axi_id_remap.sv(575): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_remap.sv" 575 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983797 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_sim_mem.sv(7) " "Verilog HDL info at axi_sim_mem.sv(7): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 7 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983798 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv axi_sim_mem.sv(7) " "Verilog HDL info at axi_sim_mem.sv(7): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_sim_mem.sv" 7 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983798 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_dw_converter.sv(115) " "Verilog HDL info at axi_dw_converter.sv(115): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 115 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983799 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv axi_dw_converter.sv(115) " "Verilog HDL info at axi_dw_converter.sv(115): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 115 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983799 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_dw_converter.sv(116) " "Verilog HDL info at axi_dw_converter.sv(116): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 116 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983799 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv axi_dw_converter.sv(116) " "Verilog HDL info at axi_dw_converter.sv(116): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_dw_converter.sv" 116 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983799 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_cdc_src.sv(18) " "Verilog HDL info at axi_cdc_src.sv(18): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 18 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983800 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv axi_cdc_src.sv(18) " "Verilog HDL info at axi_cdc_src.sv(18): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 18 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983800 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_cdc_src.sv(19) " "Verilog HDL info at axi_cdc_src.sv(19): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 19 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983800 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv axi_cdc_src.sv(19) " "Verilog HDL info at axi_cdc_src.sv(19): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc_src.sv" 19 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983801 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_modify_address.sv(85) " "Verilog HDL info at axi_modify_address.sv(85): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 85 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983804 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv axi_modify_address.sv(85) " "Verilog HDL info at axi_modify_address.sv(85): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 85 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983804 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_modify_address.sv(86) " "Verilog HDL info at axi_modify_address.sv(86): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 86 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983804 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv axi_modify_address.sv(86) " "Verilog HDL info at axi_modify_address.sv(86): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_modify_address.sv" 86 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983804 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_burst_splitter.sv(16) " "Verilog HDL info at axi_burst_splitter.sv(16): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983805 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv axi_burst_splitter.sv(16) " "Verilog HDL info at axi_burst_splitter.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983805 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_burst_splitter.sv(17) " "Verilog HDL info at axi_burst_splitter.sv(17): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983805 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv axi_burst_splitter.sv(17) " "Verilog HDL info at axi_burst_splitter.sv(17): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_burst_splitter.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983805 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_id_serialize.sv(16) " "Verilog HDL info at axi_id_serialize.sv(16): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983807 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv axi_id_serialize.sv(16) " "Verilog HDL info at axi_id_serialize.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983807 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_id_serialize.sv(17) " "Verilog HDL info at axi_id_serialize.sv(17): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 17 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983807 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv axi_id_serialize.sv(17) " "Verilog HDL info at axi_id_serialize.sv(17): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_serialize.sv" 17 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983807 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_isolate.sv(31) " "Verilog HDL info at axi_isolate.sv(31): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 31 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983809 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv axi_isolate.sv(31) " "Verilog HDL info at axi_isolate.sv(31): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 31 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983810 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_isolate.sv(278) " "Verilog HDL info at axi_isolate.sv(278): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 278 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983810 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv axi_isolate.sv(278) " "Verilog HDL info at axi_isolate.sv(278): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 278 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983810 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_isolate.sv(279) " "Verilog HDL info at axi_isolate.sv(279): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 279 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983810 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv axi_isolate.sv(279) " "Verilog HDL info at axi_isolate.sv(279): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_isolate.sv" 279 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983811 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_cdc.sv(19) " "Verilog HDL info at axi_cdc.sv(19): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 19 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983811 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv axi_cdc.sv(19) " "Verilog HDL info at axi_cdc.sv(19): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 19 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983812 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_cdc.sv(124) " "Verilog HDL info at axi_cdc.sv(124): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 124 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983812 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv axi_cdc.sv(124) " "Verilog HDL info at axi_cdc.sv(124): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 124 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983812 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_cdc.sv(125) " "Verilog HDL info at axi_cdc.sv(125): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 125 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983812 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv axi_cdc.sv(125) " "Verilog HDL info at axi_cdc.sv(125): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_cdc.sv" 125 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983812 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_to_apb.sv(48) " "Verilog HDL info at axi_lite_to_apb.sv(48): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 48 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983813 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv axi_lite_to_apb.sv(48) " "Verilog HDL info at axi_lite_to_apb.sv(48): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 48 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983813 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_lite_to_apb.sv(380) " "Verilog HDL info at axi_lite_to_apb.sv(380): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 380 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983814 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv axi_lite_to_apb.sv(380) " "Verilog HDL info at axi_lite_to_apb.sv(380): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 380 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983814 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_lite_to_apb.sv(381) " "Verilog HDL info at axi_lite_to_apb.sv(381): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 381 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983814 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv axi_lite_to_apb.sv(381) " "Verilog HDL info at axi_lite_to_apb.sv(381): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_to_apb.sv" 381 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983815 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_lite_join.sv(16) " "Verilog HDL info at axi_lite_join.sv(16): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983815 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv axi_lite_join.sv(16) " "Verilog HDL info at axi_lite_join.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_join.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983816 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_atop_filter.sv(371) " "Verilog HDL info at axi_atop_filter.sv(371): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 371 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983816 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv axi_atop_filter.sv(371) " "Verilog HDL info at axi_atop_filter.sv(371): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 371 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983817 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_atop_filter.sv(372) " "Verilog HDL info at axi_atop_filter.sv(372): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 372 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983817 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv axi_atop_filter.sv(372) " "Verilog HDL info at axi_atop_filter.sv(372): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_atop_filter.sv" 372 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983817 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_demux.sv(15) " "Verilog HDL info at axi_demux.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983818 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv axi_demux.sv(15) " "Verilog HDL info at axi_demux.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983818 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_demux.sv(698) " "Verilog HDL info at axi_demux.sv(698): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 698 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983819 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv axi_demux.sv(698) " "Verilog HDL info at axi_demux.sv(698): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 698 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983819 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_demux.sv(699) " "Verilog HDL info at axi_demux.sv(699): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 699 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983819 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv axi_demux.sv(699) " "Verilog HDL info at axi_demux.sv(699): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 699 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983819 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_lite_regs.sv(15) " "Verilog HDL info at axi_lite_regs.sv(15): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983821 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv axi_lite_regs.sv(15) " "Verilog HDL info at axi_lite_regs.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983821 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_regs.sv(16) " "Verilog HDL info at axi_lite_regs.sv(16): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983821 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv axi_lite_regs.sv(16) " "Verilog HDL info at axi_lite_regs.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983821 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_lite_regs.sv(409) " "Verilog HDL info at axi_lite_regs.sv(409): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 409 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983822 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv axi_lite_regs.sv(409) " "Verilog HDL info at axi_lite_regs.sv(409): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_regs.sv" 409 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983822 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_mailbox.sv(19) " "Verilog HDL info at axi_lite_mailbox.sv(19): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 19 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983824 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv axi_lite_mailbox.sv(19) " "Verilog HDL info at axi_lite_mailbox.sv(19): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 19 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983824 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_lite_mailbox.sv(201) " "Verilog HDL info at axi_lite_mailbox.sv(201): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 201 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983824 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv axi_lite_mailbox.sv(201) " "Verilog HDL info at axi_lite_mailbox.sv(201): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 201 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983825 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_lite_mailbox.sv(556) " "Verilog HDL info at axi_lite_mailbox.sv(556): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 556 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983825 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv axi_lite_mailbox.sv(556) " "Verilog HDL info at axi_lite_mailbox.sv(556): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_mailbox.sv" 556 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983826 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_multicut.sv(92) " "Verilog HDL info at axi_multicut.sv(92): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 92 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983826 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv axi_multicut.sv(92) " "Verilog HDL info at axi_multicut.sv(92): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 92 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983827 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_multicut.sv(93) " "Verilog HDL info at axi_multicut.sv(93): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 93 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983827 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv axi_multicut.sv(93) " "Verilog HDL info at axi_multicut.sv(93): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_multicut.sv" 93 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983827 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_lite_demux.sv(15) " "Verilog HDL info at axi_lite_demux.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983828 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv axi_lite_demux.sv(15) " "Verilog HDL info at axi_lite_demux.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983828 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_lite_demux.sv(395) " "Verilog HDL info at axi_lite_demux.sv(395): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 395 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983829 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv axi_lite_demux.sv(395) " "Verilog HDL info at axi_lite_demux.sv(395): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 395 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983829 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_lite_demux.sv(396) " "Verilog HDL info at axi_lite_demux.sv(396): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 396 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983829 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv axi_lite_demux.sv(396) " "Verilog HDL info at axi_lite_demux.sv(396): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_lite_demux.sv" 396 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983830 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_iw_converter.sv(16) " "Verilog HDL info at axi_iw_converter.sv(16): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983830 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv axi_iw_converter.sv(16) " "Verilog HDL info at axi_iw_converter.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983830 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_iw_converter.sv(258) " "Verilog HDL info at axi_iw_converter.sv(258): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 258 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983831 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv axi_iw_converter.sv(258) " "Verilog HDL info at axi_iw_converter.sv(258): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_iw_converter.sv" 258 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983831 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh axi_serializer.sv(15) " "Verilog HDL info at axi_serializer.sv(15): analyzing included file ../../vendor/pulp-platform/common_cells/include/common_cells/registers.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 15 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983832 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv axi_serializer.sv(15) " "Verilog HDL info at axi_serializer.sv(15): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 15 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983832 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_serializer.sv(220) " "Verilog HDL info at axi_serializer.sv(220): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 220 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983833 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv axi_serializer.sv(220) " "Verilog HDL info at axi_serializer.sv(220): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 220 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983833 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_serializer.sv(221) " "Verilog HDL info at axi_serializer.sv(221): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 221 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983833 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv axi_serializer.sv(221) " "Verilog HDL info at axi_serializer.sv(221): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_serializer.sv" 221 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983833 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_join.sv(16) " "Verilog HDL info at axi_join.sv(16): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 16 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983834 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv axi_join.sv(16) " "Verilog HDL info at axi_join.sv(16): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_join.sv" 16 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983834 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/typedef.svh axi_delayer.sv(123) " "Verilog HDL info at axi_delayer.sv(123): analyzing included file ../../vendor/pulp-platform/axi/include/axi/typedef.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 123 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983835 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv axi_delayer.sv(123) " "Verilog HDL info at axi_delayer.sv(123): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 123 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983835 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "../../vendor/pulp-platform/axi/include/axi/assign.svh axi_delayer.sv(124) " "Verilog HDL info at axi_delayer.sv(124): analyzing included file ../../vendor/pulp-platform/axi/include/axi/assign.svh" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 124 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1726703983835 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv axi_delayer.sv(124) " "Verilog HDL info at axi_delayer.sv(124): back to file '/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_delayer.sv" 124 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1726703983835 ""}
{ "Critical Warning" "WQIS_RESET_IP_NOT_EXISTS_IN_FM_DESIGN" "Agilex 7 " "Use the Reset Release IP in Intel Agilex 7 FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide." {  } {  } 1 20759 "Use the Reset Release IP in Intel %1!s! FPGA designs to ensure a successful configuration. For more information about the Reset Release IP, refer to the Configuration User Guide." 0 0 "Design Software" 0 -1 1726703983917 ""}
{ "Info" "0" "" "Elaborating from top-level entity \"cva6_intel\"" {  } {  } 0 0 "Elaborating from top-level entity \"cva6_intel\"" 0 0 "0" 0 0 1726703983953 ""}
{ "Info" "IVRFX2_USER_LIBRARY_SEARCH_ORDER" "altera_iopll_1931; io_pll; altera_gpio_core10_2210; altera_gpio_2210; iobuf; oddr_intel; iddr_intel; altera_emif_arch_fm_191; altera_emif_ecc_fm_191; altera_emif_ecc_191; altera_emif_fm_274; ed_synth_emif_fm_0; altera_emif_cal_iossm_274; altera_emif_cal_274; emif_cal; vJTAG; altera_avalon_jtag_uart_1924; cva6_intel_jtag_uart_0 " "Library search order is as follows: \"altera_iopll_1931; io_pll; altera_gpio_core10_2210; altera_gpio_2210; iobuf; oddr_intel; iddr_intel; altera_emif_arch_fm_191; altera_emif_ecc_fm_191; altera_emif_ecc_191; altera_emif_fm_274; ed_synth_emif_fm_0; altera_emif_cal_iossm_274; altera_emif_cal_274; emif_cal; vJTAG; altera_avalon_jtag_uart_1924; cva6_intel_jtag_uart_0\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." {  } {  } 0 18235 "Library search order is as follows: \"%1!s!\". Quartus will look for undefined design units in your libraries in that order. To modify the ordering, please specify a semi-colon separated library list using the assignment LIBRARY_SEARCH_ORDER." 0 0 "Design Software" 0 -1 1726703983957 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "user_o cva6_intel.sv(335) " "Verilog HDL warning at cva6_intel.sv(335): port \"user_o\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 335 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984733 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "s_axi_buser cva6_intel.sv(431) " "Verilog HDL warning at cva6_intel.sv(431): port \"s_axi_buser\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 431 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984733 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "s_axi_buser cva6_intel.sv(626) " "Verilog HDL warning at cva6_intel.sv(626): port \"s_axi_buser\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 626 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984734 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "user_o cva6_intel.sv(716) " "Verilog HDL warning at cva6_intel.sv(716): port \"user_o\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 716 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984734 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "tx_o cva6_intel.sv(790) " "Verilog HDL warning at cva6_intel.sv(790): port \"tx_o\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 790 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984734 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "local_reset_done cva6_intel.sv(1024) " "Verilog HDL warning at cva6_intel.sv(1024): port \"local_reset_done\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1024 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984735 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "outclk_4 cva6_intel.sv(1129) " "Verilog HDL warning at cva6_intel.sv(1129): port \"outclk_4\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 1129 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984735 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "BUSER_o cva6_intel_peripherals.sv(614) " "Verilog HDL warning at cva6_intel_peripherals.sv(614): port \"BUSER_o\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel_peripherals.sv" 614 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984834 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "dataavailable cva6_intel_jtag_uart_0.v(30) " "Verilog HDL warning at cva6_intel_jtag_uart_0.v(30): port \"dataavailable\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0/synth/cva6_intel_jtag_uart_0.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0/synth/cva6_intel_jtag_uart_0.v" 30 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984854 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "tdo cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq.v(624) " "Verilog HDL warning at cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq.v(624): port \"tdo\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/cva6_intel_jtag_uart_0/altera_avalon_jtag_uart_1924/synth/cva6_intel_jtag_uart_0_altera_avalon_jtag_uart_1924_v3imxwq.v" 624 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984854 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "raw_tms alt_jtag_atlantic.v(276) " "Verilog HDL warning at alt_jtag_atlantic.v(276): port \"raw_tms\" remains unconnected for this instance" {  } { { "/opt/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" "" { Text "/opt/Quartus/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984854 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "irq sld_jtag_endpoint_adapter_impl.sv(120) " "Verilog HDL warning at sld_jtag_endpoint_adapter_impl.sv(120): port \"irq\" remains unconnected for this instance" {  } { { "/opt/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv" "" { Text "/opt/Quartus/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv" 120 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984855 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "dbc2ctl altera_emif_arch_fm_io_tiles.sv(2101) " "Verilog HDL warning at altera_emif_arch_fm_io_tiles.sv(2101): port \"dbc2ctl\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/altera_emif_arch_fm_191/synth/altera_emif_arch_fm_io_tiles.sv" 2101 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984868 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "slave_rd_data_type altera_emif_ecc_core.v(621) " "Verilog HDL warning at altera_emif_ecc_core.v(621): port \"slave_rd_data_type\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/altera_emif_ecc_fm_191/synth/altera_emif_ecc_core.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/altera_emif_ecc_fm_191/synth/altera_emif_ecc_core.v" 621 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984953 ""}
{ "Warning" "WVRFX2_VERI_PORT_UNCONNECTED" "fifo_full fmiohmc_ecc.v(1202) " "Verilog HDL warning at fmiohmc_ecc.v(1202): port \"fifo_full\" remains unconnected for this instance" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/altera_emif_ecc_fm_191/synth/fmiohmc_ecc.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/ip/ed_synth_emif_fm_0/altera_emif_ecc_fm_191/synth/fmiohmc_ecc.v" 1202 0 0 0 } }  } 0 16751 "Verilog HDL warning at %2!s!: port \"%1!s!\" remains unconnected for this instance" 1 0 "Design Software" 0 -1 1726703984991 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axi_demux.sv(617) " "Verilog HDL assignment warning at axi_demux.sv(617): truncated value with size 32 to match size of target (16)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 617 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985074 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axi_demux.sv(618) " "Verilog HDL assignment warning at axi_demux.sv(618): truncated value with size 32 to match size of target (16)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 618 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985074 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 axi_demux.sv(619) " "Verilog HDL assignment warning at axi_demux.sv(619): truncated value with size 32 to match size of target (16)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_demux.sv" 619 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985074 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985077 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985077 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985077 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985077 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985111 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985111 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985111 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985111 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985113 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 4 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985113 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985113 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985113 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985114 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985114 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985114 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985114 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985115 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 4 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985115 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985115 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985115 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 38 axi_id_prepend.sv(95) " "Verilog HDL assignment warning at axi_id_prepend.sv(95): truncated value with size 39 to match size of target (38)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985131 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "104 103 axi_id_prepend.sv(96) " "Verilog HDL assignment warning at axi_id_prepend.sv(96): truncated value with size 104 to match size of target (103)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_id_prepend.sv" 96 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985131 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985135 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985135 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985135 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985135 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_mux.sv(314) " "Verilog HDL assignment warning at axi_mux.sv(314): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 314 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985137 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 axi_mux.sv(373) " "Verilog HDL assignment warning at axi_mux.sv(373): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/axi/src/axi_mux.sv" 373 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985142 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985181 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985181 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985181 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985181 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 axi2mem.sv(217) " "Verilog HDL assignment warning at axi2mem.sv(217): truncated value with size 9 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" 217 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985200 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 axi2mem.sv(253) " "Verilog HDL assignment warning at axi2mem.sv(253): truncated value with size 9 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" 253 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985200 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi_dw_adapter_wr.v(490) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(490): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 490 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985205 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 axi_dw_adapter_wr.v(491) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(491): truncated value with size 8 to match size of target (4)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 491 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985205 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_wr.v(516) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(516): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 516 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985205 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_wr.v(518) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(518): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 518 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985205 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi_dw_adapter_wr.v(551) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(551): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 551 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985206 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 axi_dw_adapter_wr.v(552) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(552): truncated value with size 8 to match size of target (4)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 552 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985206 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_wr.v(556) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(556): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 556 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985206 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_wr.v(558) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(558): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 558 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985206 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi_dw_adapter_wr.v(579) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(579): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 579 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985206 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 axi_dw_adapter_wr.v(580) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(580): truncated value with size 8 to match size of target (4)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 580 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985206 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_wr.v(584) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(584): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 584 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985206 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_rd.v(470) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(470): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 470 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985210 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_rd.v(472) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(472): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 472 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985210 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_rd.v(512) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(512): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 512 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985210 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_rd.v(517) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(517): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 517 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985211 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_adapter.sv(286) " "Verilog HDL assignment warning at axi_adapter.sv(286): truncated value with size 32 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" 286 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985222 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_adapter.sv(297) " "Verilog HDL assignment warning at axi_adapter.sv(297): truncated value with size 32 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" 297 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985270 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_adapter.sv(333) " "Verilog HDL assignment warning at axi_adapter.sv(333): truncated value with size 32 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" 333 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985270 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 axi_adapter.sv(381) " "Verilog HDL assignment warning at axi_adapter.sv(381): truncated value with size 4 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" 381 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985271 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 axi_adapter.sv(433) " "Verilog HDL assignment warning at axi_adapter.sv(433): truncated value with size 32 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" 433 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985271 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 axi_adapter.sv(453) " "Verilog HDL assignment warning at axi_adapter.sv(453): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/axi_adapter.sv" 453 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985272 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "32 128 wdata_i cva6_intel.sv(512) " "Verilog HDL warning at cva6_intel.sv(512): actual bit length 32 differs from formal bit length 128 for port \"wdata_i\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 512 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1726703985275 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "4 16 be_i cva6_intel.sv(513) " "Verilog HDL warning at cva6_intel.sv(513): actual bit length 4 differs from formal bit length 16 for port \"be_i\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 513 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1726703985275 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "32 128 rdata_o cva6_intel.sv(517) " "Verilog HDL warning at cva6_intel.sv(517): actual bit length 32 differs from formal bit length 128 for port \"rdata_o\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 517 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1726703985276 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_wr.v(452) " "Verilog HDL assignment warning at axi_dw_adapter_wr.v(452): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_wr.v" 452 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985279 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi_dw_adapter_rd.v(313) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(313): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 313 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985283 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi_dw_adapter_rd.v(368) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(368): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 368 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985283 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi_dw_adapter_rd.v(393) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(393): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 393 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985284 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_rd.v(398) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(398): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 398 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985284 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi_dw_adapter_rd.v(420) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(420): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 420 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985284 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 axi_dw_adapter_rd.v(425) " "Verilog HDL assignment warning at axi_dw_adapter_rd.v(425): truncated value with size 32 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi_dw_adapter/axi_dw_adapter_rd.v" 425 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985284 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 frontend.sv(378) " "Verilog HDL assignment warning at frontend.sv(378): truncated value with size 33 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/frontend.sv" 378 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985332 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "Mem_DP SyncDpRam.sv(62) " "Verilog HDL info at SyncDpRam.sv(62): extracting RAM for identifier 'Mem_DP'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncDpRam.sv" 62 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985343 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bht.sv(231) " "Verilog HDL assignment warning at bht.sv(231): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" 231 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985354 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 bht.sv(237) " "Verilog HDL assignment warning at bht.sv(237): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" 237 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985354 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 bht.sv(241) " "Verilog HDL assignment warning at bht.sv(241): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" 241 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985354 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 bht.sv(242) " "Verilog HDL assignment warning at bht.sv(242): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" 242 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985354 ""}
{ "Warning" "WVRFX2_VERI_9006_UNCONVERTED" "bht_prediction_o\[1\].valid bht.sv(273) " "Verilog HDL warning at bht.sv(273): latch inferred for net bht_prediction_o\[1\].valid" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" 273 0 0 0 } }  } 0 19651 "Verilog HDL warning at %2!s!: latch inferred for net %1!s!" 0 0 "Design Software" 0 -1 1726703985355 ""}
{ "Warning" "WVRFX2_VERI_NOT_COMB_LOGIC" "bht_prediction_o\[1\].valid bht.sv(273) " "Verilog HDL warning at bht.sv(273): \"bht_prediction_o\[1\].valid\" inside always_comb block does not represent combinational logic" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/frontend/bht.sv" 273 0 0 0 } }  } 0 16750 "Verilog HDL warning at %2!s!: \"%1!s!\" inside always_comb block does not represent combinational logic" 0 0 "Design Software" 0 -1 1726703985355 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem AsyncThreePortRam.sv(89) " "Verilog HDL info at AsyncThreePortRam.sv(89): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncThreePortRam.sv" 89 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985355 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(107) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(107): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 107 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985388 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 cva6_fifo_v3.sv(109) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(109): truncated value with size 4 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985388 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(123) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(123): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 123 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985388 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cva6_fifo_v3.sv(125) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(125): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985388 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem AsyncDpRam.sv(82) " "Verilog HDL info at AsyncDpRam.sv(82): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" 82 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985388 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(107) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(107): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 107 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985392 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 cva6_fifo_v3.sv(109) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(109): truncated value with size 4 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985392 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(123) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(123): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 123 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985392 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cva6_fifo_v3.sv(125) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(125): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985392 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem AsyncDpRam.sv(82) " "Verilog HDL info at AsyncDpRam.sv(82): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" 82 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985392 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "stall_instr_fetch id_stage.sv(101) " "Net \"stall_instr_fetch\" does not have a driver at id_stage.sv(101)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/id_stage.sv" 101 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1726703985443 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 scoreboard.sv(141) " "Verilog HDL assignment warning at scoreboard.sv(141): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/scoreboard.sv" 141 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985475 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem ariane_regfile_fpga.sv(53) " "Verilog HDL info at ariane_regfile_fpga.sv(53): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_fpga.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ariane_regfile_fpga.sv" 53 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985543 ""}
{ "Warning" "WVRFX2_VERI_SHIFT_GREATER_THAN_WIDTH" "right multiplier.sv(70) " "Verilog HDL warning at multiplier.sv(70): right shift count is greater than or equal to the width of the value" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/multiplier.sv" 70 0 0 0 } }  } 0 16753 "Verilog HDL warning at %2!s!: %1!s! shift count is greater than or equal to the width of the value" 0 0 "Design Software" 0 -1 1726703985680 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 serdiv.sv(165) " "Verilog HDL assignment warning at serdiv.sv(165): truncated value with size 32 to match size of target (5)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/serdiv.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/serdiv.sv" 165 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985696 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "satp_ppn load_store_unit.sv(234) " "Verilog HDL info at load_store_unit.sv(234): extracting RAM for identifier 'satp_ppn'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_store_unit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_store_unit.sv" 234 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985708 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "vaddr_to_be_flushed load_store_unit.sv(236) " "Verilog HDL info at load_store_unit.sv(236): extracting RAM for identifier 'vaddr_to_be_flushed'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_store_unit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_store_unit.sv" 236 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985709 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "Mem_DP SyncSpRamBeNx64.sv(62) " "Verilog HDL info at SyncSpRamBeNx64.sv(62): extracting RAM for identifier 'Mem_DP'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv" 62 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703985794 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "ptw_stage_q.G_INTERMED_STAGE cva6_ptw.sv(126) " "Net \"ptw_stage_q.G_INTERMED_STAGE\" does not have a driver at cva6_ptw.sv(126)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_mmu/cva6_ptw.sv" 126 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1726703985846 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 cva6_fifo_v3.sv(107) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(107): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 107 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985908 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(109) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(109): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985908 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 cva6_fifo_v3.sv(123) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(123): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 123 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985908 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cva6_fifo_v3.sv(125) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985908 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 load_unit.sv(499) " "Verilog HDL assignment warning at load_unit.sv(499): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_unit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/load_unit.sv" 499 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985924 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ex_stage.sv(625) " "Verilog HDL assignment warning at ex_stage.sv(625): truncated value with size 32 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ex_stage.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/ex_stage.sv" 625 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703985950 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 cva6_icache.sv(160) " "Verilog HDL assignment warning at cva6_icache.sv(160): truncated value with size 32 to match size of target (4)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache.sv" 160 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986127 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 cva6_icache.sv(367) " "Verilog HDL assignment warning at cva6_icache.sv(367): truncated value with size 9 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/cva6_icache.sv" 367 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986130 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "Mem_DP SyncSpRamBeNx64.sv(62) " "Verilog HDL info at SyncSpRamBeNx64.sv(62): extracting RAM for identifier 'Mem_DP'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/SyncSpRamBeNx64.sv" 62 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703986136 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 wt_dcache_missunit.sv(163) " "Verilog HDL assignment warning at wt_dcache_missunit.sv(163): truncated value with size 9 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_missunit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_missunit.sv" 163 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986165 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 wt_dcache_missunit.sv(337) " "Verilog HDL assignment warning at wt_dcache_missunit.sv(337): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_missunit.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_dcache_missunit.sv" 337 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986180 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(107) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(107): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 107 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986241 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 cva6_fifo_v3.sv(109) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(109): truncated value with size 4 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986241 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(123) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(123): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 123 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986241 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cva6_fifo_v3.sv(125) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(125): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986241 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem AsyncDpRam.sv(39) " "Verilog HDL info at AsyncDpRam.sv(39): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" 39 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703986242 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 cva6_fifo_v3.sv(107) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(107): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 107 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986362 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(109) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(109): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986385 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 cva6_fifo_v3.sv(123) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(123): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 123 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986385 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cva6_fifo_v3.sv(125) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986385 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem AsyncDpRam.sv(82) " "Verilog HDL info at AsyncDpRam.sv(82): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" 82 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703986386 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 cva6_fifo_v3.sv(107) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(107): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 107 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986388 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(109) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(109): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986388 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 cva6_fifo_v3.sv(123) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(123): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 123 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986388 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cva6_fifo_v3.sv(125) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(125): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986388 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem AsyncDpRam.sv(82) " "Verilog HDL info at AsyncDpRam.sv(82): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" 82 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703986389 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(107) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(107): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 107 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986391 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 cva6_fifo_v3.sv(109) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(109): truncated value with size 4 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 109 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986391 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 cva6_fifo_v3.sv(123) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(123): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 123 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986391 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 cva6_fifo_v3.sv(125) " "Verilog HDL assignment warning at cva6_fifo_v3.sv(125): truncated value with size 32 to match size of target (3)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6_fifo_v3.sv" 125 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986391 ""}
{ "Info" "IVRFX2_VERI_2571_UNCONVERTED" "mem AsyncDpRam.sv(39) " "Verilog HDL info at AsyncDpRam.sv(39): extracting RAM for identifier 'mem'" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/fpga-support/rtl/AsyncDpRam.sv" 39 0 0 0 } }  } 0 22567 "Verilog HDL info at %2!s!: extracting RAM for identifier '%1!s!'" 0 0 "Design Software" 0 -1 1726703986392 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "axi_wr_data\[1\]\[63\] wt_axi_adapter.sv(89) " "Net \"axi_wr_data\[1\]\[63\]\" does not have a driver at wt_axi_adapter.sv(89)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_axi_adapter.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cache_subsystem/wt_axi_adapter.sv" 89 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1726703986412 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "single_step_acc_commit cva6.sv(428) " "Net \"single_step_acc_commit\" does not have a driver at cva6.sv(428)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/core/cva6.sv" 428 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1726703986434 ""}
{ "Warning" "WVRFX2_VDB_NET_DOES_NOT_HAVE_DRIVER" "cvxif_resp.x_compressed_ready ariane.sv(54) " "Net \"cvxif_resp.x_compressed_ready\" does not have a driver at ariane.sv(54)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/ariane.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/src/ariane.sv" 54 0 0 0 } }  } 0 16788 "Net \"%1!s!\" does not have a driver at %2!s!" 0 0 "Design Software" 0 -1 1726703986435 ""}
{ "Warning" "WVRFX2_VERI_PORT_BIT_LENGTH_DIFFER" "64 32 boot_addr_i cva6_intel.sv(647) " "Verilog HDL warning at cva6_intel.sv(647): actual bit length 64 differs from formal bit length 32 for port \"boot_addr_i\"" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/intel/src/cva6_intel.sv" 647 0 0 0 } }  } 0 16735 "Verilog HDL warning at %4!s!: actual bit length %1!d! differs from formal bit length %2!d! for port \"%3!s!\"" 0 0 "Design Software" 0 -1 1726703986435 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 axi2mem.sv(217) " "Verilog HDL assignment warning at axi2mem.sv(217): truncated value with size 9 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" 217 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986449 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 axi2mem.sv(253) " "Verilog HDL assignment warning at axi2mem.sv(253): truncated value with size 9 to match size of target (8)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/axi_mem_if/src/axi2mem.sv" 253 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986450 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986496 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986497 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986497 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986497 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986501 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986501 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986501 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986501 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986504 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986504 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986504 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986504 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(81) " "Verilog HDL assignment warning at fifo_v3.sv(81): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 81 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986507 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 fifo_v3.sv(83) " "Verilog HDL assignment warning at fifo_v3.sv(83): truncated value with size 3 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 83 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986507 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 fifo_v3.sv(93) " "Verilog HDL assignment warning at fifo_v3.sv(93): truncated value with size 2 to match size of target (1)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 93 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986507 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fifo_v3.sv(95) " "Verilog HDL assignment warning at fifo_v3.sv(95): truncated value with size 32 to match size of target (2)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/vendor/pulp-platform/common_cells/src/fifo_v3.sv" 95 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986507 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(388) " "Verilog HDL assignment warning at axi2apb_64_32.sv(388): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 388 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(420) " "Verilog HDL assignment warning at axi2apb_64_32.sv(420): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 420 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(448) " "Verilog HDL assignment warning at axi2apb_64_32.sv(448): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 448 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(479) " "Verilog HDL assignment warning at axi2apb_64_32.sv(479): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 479 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(517) " "Verilog HDL assignment warning at axi2apb_64_32.sv(517): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 517 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(545) " "Verilog HDL assignment warning at axi2apb_64_32.sv(545): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 545 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(569) " "Verilog HDL assignment warning at axi2apb_64_32.sv(569): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 569 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(595) " "Verilog HDL assignment warning at axi2apb_64_32.sv(595): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 595 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(622) " "Verilog HDL assignment warning at axi2apb_64_32.sv(622): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 622 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(646) " "Verilog HDL assignment warning at axi2apb_64_32.sv(646): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 646 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 axi2apb_64_32.sv(675) " "Verilog HDL assignment warning at axi2apb_64_32.sv(675): truncated value with size 64 to match size of target (32)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 675 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986509 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 axi2apb_64_32.sv(712) " "Verilog HDL assignment warning at axi2apb_64_32.sv(712): truncated value with size 10 to match size of target (9)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 712 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986510 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 axi2apb_64_32.sv(714) " "Verilog HDL assignment warning at axi2apb_64_32.sv(714): truncated value with size 32 to match size of target (9)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 714 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986510 ""}
{ "Warning" "WVRFX2_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 axi2apb_64_32.sv(725) " "Verilog HDL assignment warning at axi2apb_64_32.sv(725): truncated value with size 32 to match size of target (9)" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv" 725 0 0 0 } }  } 3 13469 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1726703986510 ""}
{ "Warning" "WVRFX2_VERI_9006_UNCONVERTED" "ip_re_o\[0\] plic_regmap.sv(355) " "Verilog HDL warning at plic_regmap.sv(355): latch inferred for net ip_re_o\[0\]" {  } { { "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv" "" { Text "/home/mustafa/projects/cva6_intel_fpga/cva6/corev_apu/rv_plic/rtl/plic_regmap.sv" 355 0 0 0 } }  } 0 19651 "Verilog HDL warning at %2!s!: latch inferred for net %1!s!" 0 0 "Design Software" 0 -1 1726703986521 ""}