{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1560413827156 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1560413827157 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 13 16:17:07 2019 " "Processing started: Thu Jun 13 16:17:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1560413827157 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1560413827157 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 5-3 -c 5-3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off 5-3 -c 5-3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1560413827157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1560413827503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "5-3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 5-3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 keyseg7scan-behav " "Found design unit 1: keyseg7scan-behav" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560413828076 ""} { "Info" "ISGN_ENTITY_NAME" "1 keyseg7scan " "Found entity 1: keyseg7scan" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1560413828076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1560413828076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "keyseg7scan " "Elaborating entity \"keyseg7scan\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1560413828106 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num1 5-3.vhd(16) " "VHDL Signal Declaration warning at 5-3.vhd(16): used implicit default value for signal \"num1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560413828108 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num2 5-3.vhd(16) " "VHDL Signal Declaration warning at 5-3.vhd(16): used implicit default value for signal \"num2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560413828108 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "num3 5-3.vhd(16) " "VHDL Signal Declaration warning at 5-3.vhd(16): used implicit default value for signal \"num3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 16 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1560413828108 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num 5-3.vhd(62) " "VHDL Process Statement warning at 5-3.vhd(62): signal \"num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828109 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 5-3.vhd(64) " "VHDL Process Statement warning at 5-3.vhd(64): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828109 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 5-3.vhd(66) " "VHDL Process Statement warning at 5-3.vhd(66): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828109 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 5-3.vhd(68) " "VHDL Process Statement warning at 5-3.vhd(68): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828109 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(115) " "VHDL Process Statement warning at 5-3.vhd(115): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828110 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(136) " "VHDL Process Statement warning at 5-3.vhd(136): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828110 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(155) " "VHDL Process Statement warning at 5-3.vhd(155): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828111 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(174) " "VHDL Process Statement warning at 5-3.vhd(174): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 174 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828111 "|keyseg7scan"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divclk 5-3.vhd(193) " "VHDL Process Statement warning at 5-3.vhd(193): signal \"divclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1560413828112 "|keyseg7scan"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "5-3.vhd" "" { Text "C:/SCNU/Study/Test/Quartus/5-3(QZX)/5-3.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1560413829011 "|keyseg7scan|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1560413829011 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1560413829463 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1560413829463 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "263 " "Implemented 263 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1560413829610 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1560413829610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "245 " "Implemented 245 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1560413829610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1560413829610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1560413829641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 13 16:17:09 2019 " "Processing ended: Thu Jun 13 16:17:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1560413829641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1560413829641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1560413829641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1560413829641 ""}
