
Automotive.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075f0  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000310  08007730  08007730  00017730  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007a40  08007a40  000200d4  2**0
                  CONTENTS
  4 .ARM          00000000  08007a40  08007a40  000200d4  2**0
                  CONTENTS
  5 .preinit_array 00000000  08007a40  08007a40  000200d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007a40  08007a40  00017a40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007a44  08007a44  00017a44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d4  20000000  08007a48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b88  200000d4  08007b1c  000200d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001c5c  08007b1c  00021c5c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00029cf0  00000000  00000000  000200fd  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005485  00000000  00000000  00049ded  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001960  00000000  00000000  0004f278  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001688  00000000  00000000  00050bd8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ec2e  00000000  00000000  00052260  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001c2d1  00000000  00000000  00070e8e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000a9795  00000000  00000000  0008d15f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001368f4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000064c0  00000000  00000000  00136970  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	200000d4 	.word	0x200000d4
 800015c:	00000000 	.word	0x00000000
 8000160:	08007718 	.word	0x08007718

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	200000d8 	.word	0x200000d8
 800017c:	08007718 	.word	0x08007718

08000180 <strcmp>:
 8000180:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000184:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000188:	2a01      	cmp	r2, #1
 800018a:	bf28      	it	cs
 800018c:	429a      	cmpcs	r2, r3
 800018e:	d0f7      	beq.n	8000180 <strcmp>
 8000190:	1ad0      	subs	r0, r2, r3
 8000192:	4770      	bx	lr

08000194 <strlen>:
 8000194:	4603      	mov	r3, r0
 8000196:	f813 2b01 	ldrb.w	r2, [r3], #1
 800019a:	2a00      	cmp	r2, #0
 800019c:	d1fb      	bne.n	8000196 <strlen+0x2>
 800019e:	1a18      	subs	r0, r3, r0
 80001a0:	3801      	subs	r0, #1
 80001a2:	4770      	bx	lr

080001a4 <h_bridge_init>:
//#define RIGHT_PWM_HANDLER htim3
//#define RIGHT_PWM_CHANNEL
//#define SERVO_PWM_HANDLER htim2
//#define LEFT_PWM_HANDLER htim9
//htim3 RIGHT ENGINE
bool h_bridge_init(void) {
 80001a4:	b580      	push	{r7, lr}
 80001a6:	af00      	add	r7, sp, #0
	;

//	htim2->Instance->CCR1
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 80001a8:	2108      	movs	r1, #8
 80001aa:	4809      	ldr	r0, [pc, #36]	; (80001d0 <h_bridge_init+0x2c>)
 80001ac:	f003 fbf8 	bl	80039a0 <HAL_TIM_PWM_Start>
//	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_2);
 80001b0:	2104      	movs	r1, #4
 80001b2:	4808      	ldr	r0, [pc, #32]	; (80001d4 <h_bridge_init+0x30>)
 80001b4:	f003 fbf4 	bl	80039a0 <HAL_TIM_PWM_Start>
	htim9.Instance->CCR2 = 0;
 80001b8:	4b06      	ldr	r3, [pc, #24]	; (80001d4 <h_bridge_init+0x30>)
 80001ba:	681b      	ldr	r3, [r3, #0]
 80001bc:	2200      	movs	r2, #0
 80001be:	639a      	str	r2, [r3, #56]	; 0x38
	htim3.Instance->CCR3 = 0;
 80001c0:	4b03      	ldr	r3, [pc, #12]	; (80001d0 <h_bridge_init+0x2c>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	2200      	movs	r2, #0
 80001c6:	63da      	str	r2, [r3, #60]	; 0x3c
	return true;
 80001c8:	2301      	movs	r3, #1
}
 80001ca:	4618      	mov	r0, r3
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	20001b20 	.word	0x20001b20
 80001d4:	20001b5c 	.word	0x20001b5c

080001d8 <ble_init>:

/**
 *
 * @return true when initialized
 */
bool ble_init(void) {
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0

	//	close
	//	HAL_GPIO_WritePin(OUT_BLE_EN_GPIO_Port, OUT_BLE_EN_Pin, GPIO_PIN_SET);
	//	turn on serial communication
	//	HAL_GPIO_WritePin(OUT_BLE_EN_GPIO_Port, OUT_BLE_EN_Pin, GPIO_PIN_RESET);
	ble_turn_off_transmittion;
 80001de:	2201      	movs	r2, #1
 80001e0:	2110      	movs	r1, #16
 80001e2:	480d      	ldr	r0, [pc, #52]	; (8000218 <ble_init+0x40>)
 80001e4:	f001 fe58 	bl	8001e98 <HAL_GPIO_WritePin>
	ble_turn_on_transmittion;
 80001e8:	2200      	movs	r2, #0
 80001ea:	2110      	movs	r1, #16
 80001ec:	480a      	ldr	r0, [pc, #40]	; (8000218 <ble_init+0x40>)
 80001ee:	f001 fe53 	bl	8001e98 <HAL_GPIO_WritePin>

	bool status = ble_test_command();
 80001f2:	f000 f813 	bl	800021c <ble_test_command>
 80001f6:	4603      	mov	r3, r0
 80001f8:	71fb      	strb	r3, [r7, #7]
	ble_turn_off_transmittion;
 80001fa:	2201      	movs	r2, #1
 80001fc:	2110      	movs	r1, #16
 80001fe:	4806      	ldr	r0, [pc, #24]	; (8000218 <ble_init+0x40>)
 8000200:	f001 fe4a 	bl	8001e98 <HAL_GPIO_WritePin>

	if (status)
 8000204:	79fb      	ldrb	r3, [r7, #7]
 8000206:	2b00      	cmp	r3, #0
 8000208:	d001      	beq.n	800020e <ble_init+0x36>
		return true;
 800020a:	2301      	movs	r3, #1
 800020c:	e000      	b.n	8000210 <ble_init+0x38>
	else
		return false;
 800020e:	2300      	movs	r3, #0

}
 8000210:	4618      	mov	r0, r3
 8000212:	3708      	adds	r7, #8
 8000214:	46bd      	mov	sp, r7
 8000216:	bd80      	pop	{r7, pc}
 8000218:	40020800 	.word	0x40020800

0800021c <ble_test_command>:

/**
 *
 * @return true otherwise false if not OK
 */
bool ble_test_command(void) {
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0

//	const char *OK = (char*) malloc(sizeof(char)*)

	char *pData = (char*) malloc(sizeof(char) * 4);
 8000222:	2004      	movs	r0, #4
 8000224:	f007 f99c 	bl	8007560 <malloc>
 8000228:	4603      	mov	r3, r0
 800022a:	607b      	str	r3, [r7, #4]

//	char *strcpy (char* strTo, const char* strFrom);

	strcpy(pData, "AT\r");
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a2d      	ldr	r2, [pc, #180]	; (80002e4 <ble_test_command+0xc8>)
 8000230:	6810      	ldr	r0, [r2, #0]
 8000232:	6018      	str	r0, [r3, #0]

	ble_turn_on_transmittion;
 8000234:	2200      	movs	r2, #0
 8000236:	2110      	movs	r1, #16
 8000238:	482b      	ldr	r0, [pc, #172]	; (80002e8 <ble_test_command+0xcc>)
 800023a:	f001 fe2d 	bl	8001e98 <HAL_GPIO_WritePin>
	if (HAL_UART_Transmit(&huart3, (uint8_t*) pData, strlen(pData),
 800023e:	6878      	ldr	r0, [r7, #4]
 8000240:	f7ff ffa8 	bl	8000194 <strlen>
 8000244:	4603      	mov	r3, r0
 8000246:	b29a      	uxth	r2, r3
 8000248:	f04f 33ff 	mov.w	r3, #4294967295
 800024c:	6879      	ldr	r1, [r7, #4]
 800024e:	4827      	ldr	r0, [pc, #156]	; (80002ec <ble_test_command+0xd0>)
 8000250:	f004 f8f6 	bl	8004440 <HAL_UART_Transmit>
 8000254:	4603      	mov	r3, r0
 8000256:	2b00      	cmp	r3, #0
 8000258:	d009      	beq.n	800026e <ble_test_command+0x52>
	HAL_MAX_DELAY) != HAL_OK) {
		ble_turn_off_transmittion;
 800025a:	2201      	movs	r2, #1
 800025c:	2110      	movs	r1, #16
 800025e:	4822      	ldr	r0, [pc, #136]	; (80002e8 <ble_test_command+0xcc>)
 8000260:	f001 fe1a 	bl	8001e98 <HAL_GPIO_WritePin>
		free(pData);
 8000264:	6878      	ldr	r0, [r7, #4]
 8000266:	f007 f983 	bl	8007570 <free>
		return false;
 800026a:	2300      	movs	r3, #0
 800026c:	e036      	b.n	80002dc <ble_test_command+0xc0>
	}

	ble_turn_off_transmittion;
 800026e:	2201      	movs	r2, #1
 8000270:	2110      	movs	r1, #16
 8000272:	481d      	ldr	r0, [pc, #116]	; (80002e8 <ble_test_command+0xcc>)
 8000274:	f001 fe10 	bl	8001e98 <HAL_GPIO_WritePin>

	ble_turn_on_transmittion;
 8000278:	2200      	movs	r2, #0
 800027a:	2110      	movs	r1, #16
 800027c:	481a      	ldr	r0, [pc, #104]	; (80002e8 <ble_test_command+0xcc>)
 800027e:	f001 fe0b 	bl	8001e98 <HAL_GPIO_WritePin>

	if (HAL_UART_Receive(&huart3, (uint8_t*) pData, strlen(pData),
 8000282:	6878      	ldr	r0, [r7, #4]
 8000284:	f7ff ff86 	bl	8000194 <strlen>
 8000288:	4603      	mov	r3, r0
 800028a:	b29a      	uxth	r2, r3
 800028c:	f04f 33ff 	mov.w	r3, #4294967295
 8000290:	6879      	ldr	r1, [r7, #4]
 8000292:	4816      	ldr	r0, [pc, #88]	; (80002ec <ble_test_command+0xd0>)
 8000294:	f004 f96d 	bl	8004572 <HAL_UART_Receive>
 8000298:	4603      	mov	r3, r0
 800029a:	2b00      	cmp	r3, #0
 800029c:	d009      	beq.n	80002b2 <ble_test_command+0x96>
	HAL_MAX_DELAY) != HAL_OK) {
		ble_turn_off_transmittion;
 800029e:	2201      	movs	r2, #1
 80002a0:	2110      	movs	r1, #16
 80002a2:	4811      	ldr	r0, [pc, #68]	; (80002e8 <ble_test_command+0xcc>)
 80002a4:	f001 fdf8 	bl	8001e98 <HAL_GPIO_WritePin>
		free(pData);
 80002a8:	6878      	ldr	r0, [r7, #4]
 80002aa:	f007 f961 	bl	8007570 <free>
		return false;
 80002ae:	2300      	movs	r3, #0
 80002b0:	e014      	b.n	80002dc <ble_test_command+0xc0>
	}

	ble_turn_off_transmittion;
 80002b2:	2201      	movs	r2, #1
 80002b4:	2110      	movs	r1, #16
 80002b6:	480c      	ldr	r0, [pc, #48]	; (80002e8 <ble_test_command+0xcc>)
 80002b8:	f001 fdee 	bl	8001e98 <HAL_GPIO_WritePin>

	if (strcmp(pData, its_OK) == 0) {
 80002bc:	490c      	ldr	r1, [pc, #48]	; (80002f0 <ble_test_command+0xd4>)
 80002be:	6878      	ldr	r0, [r7, #4]
 80002c0:	f7ff ff5e 	bl	8000180 <strcmp>
 80002c4:	4603      	mov	r3, r0
 80002c6:	2b00      	cmp	r3, #0
 80002c8:	d104      	bne.n	80002d4 <ble_test_command+0xb8>
		free(pData);
 80002ca:	6878      	ldr	r0, [r7, #4]
 80002cc:	f007 f950 	bl	8007570 <free>
		return true;
 80002d0:	2301      	movs	r3, #1
 80002d2:	e003      	b.n	80002dc <ble_test_command+0xc0>
	} else {
		free(pData);
 80002d4:	6878      	ldr	r0, [r7, #4]
 80002d6:	f007 f94b 	bl	8007570 <free>
		return false;
 80002da:	2300      	movs	r3, #0
	}

}
 80002dc:	4618      	mov	r0, r3
 80002de:	3708      	adds	r7, #8
 80002e0:	46bd      	mov	sp, r7
 80002e2:	bd80      	pop	{r7, pc}
 80002e4:	08007730 	.word	0x08007730
 80002e8:	40020800 	.word	0x40020800
 80002ec:	20001bd4 	.word	0x20001bd4
 80002f0:	08007960 	.word	0x08007960

080002f4 <eeprom_init>:
 */

#include "eeprom.h"
#include "i2c.h"

bool eeprom_init(void) {
 80002f4:	b480      	push	{r7}
 80002f6:	af00      	add	r7, sp, #0
	;
	return true;
 80002f8:	2301      	movs	r3, #1
}
 80002fa:	4618      	mov	r0, r3
 80002fc:	46bd      	mov	sp, r7
 80002fe:	bc80      	pop	{r7}
 8000300:	4770      	bx	lr

08000302 <hall_init>:

/**
 *
 * @return true
 */
bool hall_init(void) {
 8000302:	b480      	push	{r7}
 8000304:	af00      	add	r7, sp, #0
	;
	return true;
 8000306:	2301      	movs	r3, #1
}
 8000308:	4618      	mov	r0, r3
 800030a:	46bd      	mov	sp, r7
 800030c:	bc80      	pop	{r7}
 800030e:	4770      	bx	lr

08000310 <magnetometer_init>:
#define MAGNETOMETR_CONTROL1_REGISTER 0x09
#define MAGNETOMETR_CONTROL2_REGISTER 0x0A
#define MAGNETOMETR_PERIOD_REGISTER 0x0B
#define MAGNETOMETR_CHIP_ID_REGISTER 0x0D

bool magnetometer_init(void) {
 8000310:	b580      	push	{r7, lr}
 8000312:	b082      	sub	sp, #8
 8000314:	af00      	add	r7, sp, #0
	uint8_t buff = 0;
 8000316:	2300      	movs	r3, #0
 8000318:	71fb      	strb	r3, [r7, #7]

	magnetometer_read(MAGNETOMETR_CHIP_ID_REGISTER, &buff, 1);
 800031a:	1dfb      	adds	r3, r7, #7
 800031c:	2201      	movs	r2, #1
 800031e:	4619      	mov	r1, r3
 8000320:	200d      	movs	r0, #13
 8000322:	f000 f85d 	bl	80003e0 <magnetometer_read>
	if (buff != 0xFF)
 8000326:	79fb      	ldrb	r3, [r7, #7]
 8000328:	2bff      	cmp	r3, #255	; 0xff
 800032a:	d001      	beq.n	8000330 <magnetometer_init+0x20>
		return false;
 800032c:	2300      	movs	r3, #0
 800032e:	e038      	b.n	80003a2 <magnetometer_init+0x92>

	// soft restart
	magnetometer_read(MAGNETOMETR_CONTROL2_REGISTER, &buff, 1);
 8000330:	1dfb      	adds	r3, r7, #7
 8000332:	2201      	movs	r2, #1
 8000334:	4619      	mov	r1, r3
 8000336:	200a      	movs	r0, #10
 8000338:	f000 f852 	bl	80003e0 <magnetometer_read>
	buff |= (0b1 << 7); // soft restart
 800033c:	79fb      	ldrb	r3, [r7, #7]
 800033e:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000342:	b2db      	uxtb	r3, r3
 8000344:	71fb      	strb	r3, [r7, #7]
	magnetometer_write(MAGNETOMETR_CONTROL2_REGISTER, &buff, 1);
 8000346:	1dfb      	adds	r3, r7, #7
 8000348:	2201      	movs	r2, #1
 800034a:	4619      	mov	r1, r3
 800034c:	200a      	movs	r0, #10
 800034e:	f000 f82d 	bl	80003ac <magnetometer_write>

	magnetometer_read(MAGNETOMETR_CONTROL1_REGISTER, &buff, 1);
 8000352:	1dfb      	adds	r3, r7, #7
 8000354:	2201      	movs	r2, #1
 8000356:	4619      	mov	r1, r3
 8000358:	2009      	movs	r0, #9
 800035a:	f000 f841 	bl	80003e0 <magnetometer_read>
	buff |= (0b10 << 0); // Continuous mode
 800035e:	79fb      	ldrb	r3, [r7, #7]
 8000360:	f043 0302 	orr.w	r3, r3, #2
 8000364:	b2db      	uxtb	r3, r3
 8000366:	71fb      	strb	r3, [r7, #7]
	magnetometer_write(MAGNETOMETR_CONTROL1_REGISTER, &buff, 1);
 8000368:	1dfb      	adds	r3, r7, #7
 800036a:	2201      	movs	r2, #1
 800036c:	4619      	mov	r1, r3
 800036e:	2009      	movs	r0, #9
 8000370:	f000 f81c 	bl	80003ac <magnetometer_write>

	magnetometer_read(MAGNETOMETR_CONTROL2_REGISTER, &buff, 1);
 8000374:	1dfb      	adds	r3, r7, #7
 8000376:	2201      	movs	r2, #1
 8000378:	4619      	mov	r1, r3
 800037a:	200a      	movs	r0, #10
 800037c:	f000 f830 	bl	80003e0 <magnetometer_read>
	buff |= (0b1 << 0); // disable interrupt PIN
 8000380:	79fb      	ldrb	r3, [r7, #7]
 8000382:	f043 0301 	orr.w	r3, r3, #1
 8000386:	b2db      	uxtb	r3, r3
 8000388:	71fb      	strb	r3, [r7, #7]
	buff |= (0b1 << 6); // Enable pointer roll-over function
 800038a:	79fb      	ldrb	r3, [r7, #7]
 800038c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000390:	b2db      	uxtb	r3, r3
 8000392:	71fb      	strb	r3, [r7, #7]
	magnetometer_write(MAGNETOMETR_CONTROL2_REGISTER, &buff, 1);
 8000394:	1dfb      	adds	r3, r7, #7
 8000396:	2201      	movs	r2, #1
 8000398:	4619      	mov	r1, r3
 800039a:	200a      	movs	r0, #10
 800039c:	f000 f806 	bl	80003ac <magnetometer_write>
	return true;
 80003a0:	2301      	movs	r3, #1
}
 80003a2:	4618      	mov	r0, r3
 80003a4:	3708      	adds	r7, #8
 80003a6:	46bd      	mov	sp, r7
 80003a8:	bd80      	pop	{r7, pc}
	...

080003ac <magnetometer_write>:

bool magnetometer_write(uint8_t reg_address, uint8_t *pData, uint16_t size) {
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b084      	sub	sp, #16
 80003b0:	af02      	add	r7, sp, #8
 80003b2:	4603      	mov	r3, r0
 80003b4:	6039      	str	r1, [r7, #0]
 80003b6:	71fb      	strb	r3, [r7, #7]
 80003b8:	4613      	mov	r3, r2
 80003ba:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Transmit(&hi2c1, MAGNETOMETR_DEVICE_ADDRESS, pData, size,
 80003bc:	88ba      	ldrh	r2, [r7, #4]
 80003be:	f04f 33ff 	mov.w	r3, #4294967295
 80003c2:	9300      	str	r3, [sp, #0]
 80003c4:	4613      	mov	r3, r2
 80003c6:	683a      	ldr	r2, [r7, #0]
 80003c8:	210d      	movs	r1, #13
 80003ca:	4804      	ldr	r0, [pc, #16]	; (80003dc <magnetometer_write+0x30>)
 80003cc:	f001 febc 	bl	8002148 <HAL_I2C_Master_Transmit>
	HAL_MAX_DELAY);
	return true;
 80003d0:	2301      	movs	r3, #1
}
 80003d2:	4618      	mov	r0, r3
 80003d4:	3708      	adds	r7, #8
 80003d6:	46bd      	mov	sp, r7
 80003d8:	bd80      	pop	{r7, pc}
 80003da:	bf00      	nop
 80003dc:	20001a90 	.word	0x20001a90

080003e0 <magnetometer_read>:
bool magnetometer_read(uint8_t reg_address, uint8_t *buff, uint16_t size) {
 80003e0:	b580      	push	{r7, lr}
 80003e2:	b084      	sub	sp, #16
 80003e4:	af02      	add	r7, sp, #8
 80003e6:	4603      	mov	r3, r0
 80003e8:	6039      	str	r1, [r7, #0]
 80003ea:	71fb      	strb	r3, [r7, #7]
 80003ec:	4613      	mov	r3, r2
 80003ee:	80bb      	strh	r3, [r7, #4]
	HAL_I2C_Master_Receive(&hi2c1, MAGNETOMETR_DEVICE_ADDRESS, buff, size,
 80003f0:	88ba      	ldrh	r2, [r7, #4]
 80003f2:	f04f 33ff 	mov.w	r3, #4294967295
 80003f6:	9300      	str	r3, [sp, #0]
 80003f8:	4613      	mov	r3, r2
 80003fa:	683a      	ldr	r2, [r7, #0]
 80003fc:	210d      	movs	r1, #13
 80003fe:	4804      	ldr	r0, [pc, #16]	; (8000410 <magnetometer_read+0x30>)
 8000400:	f001 ffa0 	bl	8002344 <HAL_I2C_Master_Receive>
	HAL_MAX_DELAY);
	return true;
 8000404:	2301      	movs	r3, #1
}
 8000406:	4618      	mov	r0, r3
 8000408:	3708      	adds	r7, #8
 800040a:	46bd      	mov	sp, r7
 800040c:	bd80      	pop	{r7, pc}
 800040e:	bf00      	nop
 8000410:	20001a90 	.word	0x20001a90

08000414 <servo_init>:
 *      Author: Arkadiusz
 */
#include "servo.h"
#include "tim.h"

bool servo_init(void) {
 8000414:	b580      	push	{r7, lr}
 8000416:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000418:	2100      	movs	r1, #0
 800041a:	4805      	ldr	r0, [pc, #20]	; (8000430 <servo_init+0x1c>)
 800041c:	f003 fac0 	bl	80039a0 <HAL_TIM_PWM_Start>
	htim2.Instance->CCR1 = 0;
 8000420:	4b03      	ldr	r3, [pc, #12]	; (8000430 <servo_init+0x1c>)
 8000422:	681b      	ldr	r3, [r3, #0]
 8000424:	2200      	movs	r2, #0
 8000426:	635a      	str	r2, [r3, #52]	; 0x34
	return true;
 8000428:	2301      	movs	r3, #1
}
 800042a:	4618      	mov	r0, r3
 800042c:	bd80      	pop	{r7, pc}
 800042e:	bf00      	nop
 8000430:	20001b98 	.word	0x20001b98

08000434 <optocoupler_init>:
 *  Created on: Mar 28, 2021
 *      Author: Arkadiusz
 */

#include "optocoupler.h"
bool optocoupler_init(void) {
 8000434:	b480      	push	{r7}
 8000436:	af00      	add	r7, sp, #0
	;
	return true;
 8000438:	2301      	movs	r3, #1
}
 800043a:	4618      	mov	r0, r3
 800043c:	46bd      	mov	sp, r7
 800043e:	bc80      	pop	{r7}
 8000440:	4770      	bx	lr

08000442 <ultrasound_init>:

#define MAX_SENSOR_DISTANCE 500 // Maximum sensor distance can be as high as 500cm, no reason to wait for ping longer than sound takes to travel this distance and back. Default=500
#define US_ROUNDTRIP_CM 57      // Microseconds (uS) it takes sound to travel round-trip 1cm (2cm total), uses integer to save compiled code space. Default=57
#define US_ROUNDTRIP_IN 146     // Microseconds (uS) it takes sound to travel round-trip 1 inch (2 inches total), uses integer to save compiled code space. Defalult=146

bool ultrasound_init(void) {
 8000442:	b480      	push	{r7}
 8000444:	af00      	add	r7, sp, #0
	;
	return true;
 8000446:	2301      	movs	r3, #1
}
 8000448:	4618      	mov	r0, r3
 800044a:	46bd      	mov	sp, r7
 800044c:	bc80      	pop	{r7}
 800044e:	4770      	bx	lr

08000450 <device_init>:

#include "device_init.h"
#include "stdint.h"


void device_init(void) {
 8000450:	b580      	push	{r7, lr}
 8000452:	b082      	sub	sp, #8
 8000454:	af00      	add	r7, sp, #0

	uint16_t successCnt = 0;
 8000456:	2300      	movs	r3, #0
 8000458:	80fb      	strh	r3, [r7, #6]
	uint16_t modsToInit = 0;
 800045a:	2300      	movs	r3, #0
 800045c:	80bb      	strh	r3, [r7, #4]

	for (uint16_t i = 0; i < mod_N; i++) {
 800045e:	2300      	movs	r3, #0
 8000460:	807b      	strh	r3, [r7, #2]
 8000462:	e01f      	b.n	80004a4 <device_init+0x54>
		if (modules_cfg[i].active == true) {
 8000464:	887a      	ldrh	r2, [r7, #2]
 8000466:	4915      	ldr	r1, [pc, #84]	; (80004bc <device_init+0x6c>)
 8000468:	4613      	mov	r3, r2
 800046a:	005b      	lsls	r3, r3, #1
 800046c:	4413      	add	r3, r2
 800046e:	009b      	lsls	r3, r3, #2
 8000470:	440b      	add	r3, r1
 8000472:	3308      	adds	r3, #8
 8000474:	781b      	ldrb	r3, [r3, #0]
 8000476:	2b00      	cmp	r3, #0
 8000478:	d00e      	beq.n	8000498 <device_init+0x48>

			if (modules_cfg[i].init_function() == true) {
 800047a:	887a      	ldrh	r2, [r7, #2]
 800047c:	490f      	ldr	r1, [pc, #60]	; (80004bc <device_init+0x6c>)
 800047e:	4613      	mov	r3, r2
 8000480:	005b      	lsls	r3, r3, #1
 8000482:	4413      	add	r3, r2
 8000484:	009b      	lsls	r3, r3, #2
 8000486:	440b      	add	r3, r1
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	4798      	blx	r3
 800048c:	4603      	mov	r3, r0
 800048e:	2b00      	cmp	r3, #0
 8000490:	d002      	beq.n	8000498 <device_init+0x48>
				successCnt++;
 8000492:	88fb      	ldrh	r3, [r7, #6]
 8000494:	3301      	adds	r3, #1
 8000496:	80fb      	strh	r3, [r7, #6]
			}
		}

		modsToInit++;
 8000498:	88bb      	ldrh	r3, [r7, #4]
 800049a:	3301      	adds	r3, #1
 800049c:	80bb      	strh	r3, [r7, #4]
	for (uint16_t i = 0; i < mod_N; i++) {
 800049e:	887b      	ldrh	r3, [r7, #2]
 80004a0:	3301      	adds	r3, #1
 80004a2:	807b      	strh	r3, [r7, #2]
 80004a4:	887b      	ldrh	r3, [r7, #2]
 80004a6:	2b07      	cmp	r3, #7
 80004a8:	d9dc      	bls.n	8000464 <device_init+0x14>
	}

	if (modsToInit != successCnt) {
 80004aa:	88ba      	ldrh	r2, [r7, #4]
 80004ac:	88fb      	ldrh	r3, [r7, #6]
 80004ae:	429a      	cmp	r2, r3
 80004b0:	d000      	beq.n	80004b4 <device_init+0x64>
		// some kind of error
		while (1)
 80004b2:	e7fe      	b.n	80004b2 <device_init+0x62>
			; //TODO: call some error handler
	}

}
 80004b4:	bf00      	nop
 80004b6:	3708      	adds	r7, #8
 80004b8:	46bd      	mov	sp, r7
 80004ba:	bd80      	pop	{r7, pc}
 80004bc:	20000000 	.word	0x20000000

080004c0 <rt_init>:
TaskHandle_t rt_tasks[rt_task_N];
QueueHandle_t rt_queues[rt_queue_N];
EventGroupHandle_t rt_evgroups[rt_evgroup_N];
TimerHandle_t rt_timers[rt_timer_N];

void rt_init(void) {
 80004c0:	b5b0      	push	{r4, r5, r7, lr}
 80004c2:	b08a      	sub	sp, #40	; 0x28
 80004c4:	af02      	add	r7, sp, #8

	for (rt_task_t task = rt_task_0; task < rt_task_N; task++) {
 80004c6:	2300      	movs	r3, #0
 80004c8:	77fb      	strb	r3, [r7, #31]
 80004ca:	e02c      	b.n	8000526 <rt_init+0x66>
		rt_task_def_t const *def = rt_task_def + task;
 80004cc:	7ffa      	ldrb	r2, [r7, #31]
 80004ce:	4613      	mov	r3, r2
 80004d0:	009b      	lsls	r3, r3, #2
 80004d2:	4413      	add	r3, r2
 80004d4:	009b      	lsls	r3, r3, #2
 80004d6:	461a      	mov	r2, r3
 80004d8:	4b47      	ldr	r3, [pc, #284]	; (80005f8 <rt_init+0x138>)
 80004da:	4413      	add	r3, r2
 80004dc:	607b      	str	r3, [r7, #4]
		TaskHandle_t *handle = rt_tasks + task;
 80004de:	7ffb      	ldrb	r3, [r7, #31]
 80004e0:	009b      	lsls	r3, r3, #2
 80004e2:	4a46      	ldr	r2, [pc, #280]	; (80005fc <rt_init+0x13c>)
 80004e4:	4413      	add	r3, r2
 80004e6:	603b      	str	r3, [r7, #0]
		if (def->active) {
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	7c9b      	ldrb	r3, [r3, #18]
 80004ec:	2b00      	cmp	r3, #0
 80004ee:	d014      	beq.n	800051a <rt_init+0x5a>
			if (xTaskCreate(def->pvTaskCode, def->pcName, def->usStackDepth,
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	6818      	ldr	r0, [r3, #0]
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	6859      	ldr	r1, [r3, #4]
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	8a1c      	ldrh	r4, [r3, #16]
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	689d      	ldr	r5, [r3, #8]
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	68db      	ldr	r3, [r3, #12]
 8000504:	683a      	ldr	r2, [r7, #0]
 8000506:	9201      	str	r2, [sp, #4]
 8000508:	9300      	str	r3, [sp, #0]
 800050a:	462b      	mov	r3, r5
 800050c:	4622      	mov	r2, r4
 800050e:	f005 fa4c 	bl	80059aa <xTaskCreate>
 8000512:	4603      	mov	r3, r0
 8000514:	2b01      	cmp	r3, #1
 8000516:	d003      	beq.n	8000520 <rt_init+0x60>
					def->pvParameters, def->uxPriority, handle) != pdPASS) {
//				error :-(
				while (1)
 8000518:	e7fe      	b.n	8000518 <rt_init+0x58>
					;
			}
		} else {
			*handle = 0;
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	2200      	movs	r2, #0
 800051e:	601a      	str	r2, [r3, #0]
	for (rt_task_t task = rt_task_0; task < rt_task_N; task++) {
 8000520:	7ffb      	ldrb	r3, [r7, #31]
 8000522:	3301      	adds	r3, #1
 8000524:	77fb      	strb	r3, [r7, #31]
 8000526:	7ffb      	ldrb	r3, [r7, #31]
 8000528:	2b04      	cmp	r3, #4
 800052a:	d9cf      	bls.n	80004cc <rt_init+0xc>
		}
	}

	for (rt_queue_t queue = rt_queue_0; queue < rt_queue_N; queue++) {
 800052c:	2300      	movs	r3, #0
 800052e:	77bb      	strb	r3, [r7, #30]
 8000530:	e01c      	b.n	800056c <rt_init+0xac>
		rt_queue_def_t const *def = rt_queue_def + queue;
 8000532:	7fbb      	ldrb	r3, [r7, #30]
 8000534:	00db      	lsls	r3, r3, #3
 8000536:	4a32      	ldr	r2, [pc, #200]	; (8000600 <rt_init+0x140>)
 8000538:	4413      	add	r3, r2
 800053a:	60fb      	str	r3, [r7, #12]
		QueueHandle_t *handle = rt_queues + queue;
 800053c:	7fbb      	ldrb	r3, [r7, #30]
 800053e:	009b      	lsls	r3, r3, #2
 8000540:	4a30      	ldr	r2, [pc, #192]	; (8000604 <rt_init+0x144>)
 8000542:	4413      	add	r3, r2
 8000544:	60bb      	str	r3, [r7, #8]

		if ((*handle = xQueueCreate(def->uxQueueLength, def->uxItemSize))
 8000546:	68fb      	ldr	r3, [r7, #12]
 8000548:	6818      	ldr	r0, [r3, #0]
 800054a:	68fb      	ldr	r3, [r7, #12]
 800054c:	685b      	ldr	r3, [r3, #4]
 800054e:	2200      	movs	r2, #0
 8000550:	4619      	mov	r1, r3
 8000552:	f004 fd9b 	bl	800508c <xQueueGenericCreate>
 8000556:	4602      	mov	r2, r0
 8000558:	68bb      	ldr	r3, [r7, #8]
 800055a:	601a      	str	r2, [r3, #0]
 800055c:	68bb      	ldr	r3, [r7, #8]
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	2b00      	cmp	r3, #0
 8000562:	d100      	bne.n	8000566 <rt_init+0xa6>
				== 0) {
			while (1)
 8000564:	e7fe      	b.n	8000564 <rt_init+0xa4>
	for (rt_queue_t queue = rt_queue_0; queue < rt_queue_N; queue++) {
 8000566:	7fbb      	ldrb	r3, [r7, #30]
 8000568:	3301      	adds	r3, #1
 800056a:	77bb      	strb	r3, [r7, #30]
 800056c:	7fbb      	ldrb	r3, [r7, #30]
 800056e:	2b01      	cmp	r3, #1
 8000570:	d9df      	bls.n	8000532 <rt_init+0x72>
				;
		}
	}

	for (rt_timer_t timer = rt_timer_0; timer < rt_timer_N; timer++) {
 8000572:	2300      	movs	r3, #0
 8000574:	777b      	strb	r3, [r7, #29]
 8000576:	e020      	b.n	80005ba <rt_init+0xfa>
		rt_timer_def_t const *def = rt_timer_def + timer;
 8000578:	7f7b      	ldrb	r3, [r7, #29]
 800057a:	011b      	lsls	r3, r3, #4
 800057c:	4a22      	ldr	r2, [pc, #136]	; (8000608 <rt_init+0x148>)
 800057e:	4413      	add	r3, r2
 8000580:	617b      	str	r3, [r7, #20]
		TimerHandle_t *handle = rt_timers + timer;
 8000582:	7f7b      	ldrb	r3, [r7, #29]
 8000584:	009b      	lsls	r3, r3, #2
 8000586:	4a21      	ldr	r2, [pc, #132]	; (800060c <rt_init+0x14c>)
 8000588:	4413      	add	r3, r2
 800058a:	613b      	str	r3, [r7, #16]

		if ((*handle = xTimerCreate(def->pcTimerName, def->xTimerPeriodInTicks,
 800058c:	697b      	ldr	r3, [r7, #20]
 800058e:	6818      	ldr	r0, [r3, #0]
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	6859      	ldr	r1, [r3, #4]
 8000594:	697b      	ldr	r3, [r7, #20]
 8000596:	689a      	ldr	r2, [r3, #8]
 8000598:	697b      	ldr	r3, [r7, #20]
 800059a:	68db      	ldr	r3, [r3, #12]
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	2300      	movs	r3, #0
 80005a0:	f006 f8e8 	bl	8006774 <xTimerCreate>
 80005a4:	4602      	mov	r2, r0
 80005a6:	693b      	ldr	r3, [r7, #16]
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	693b      	ldr	r3, [r7, #16]
 80005ac:	681b      	ldr	r3, [r3, #0]
 80005ae:	2b00      	cmp	r3, #0
 80005b0:	d100      	bne.n	80005b4 <rt_init+0xf4>
				def->uxAutoReload, NULL, def->pxCallbackFunction)) == 0)
			while (1)
 80005b2:	e7fe      	b.n	80005b2 <rt_init+0xf2>
	for (rt_timer_t timer = rt_timer_0; timer < rt_timer_N; timer++) {
 80005b4:	7f7b      	ldrb	r3, [r7, #29]
 80005b6:	3301      	adds	r3, #1
 80005b8:	777b      	strb	r3, [r7, #29]
 80005ba:	7f7b      	ldrb	r3, [r7, #29]
 80005bc:	2b01      	cmp	r3, #1
 80005be:	d9db      	bls.n	8000578 <rt_init+0xb8>
				;
	}

	for (rt_evgroup_t evgroup = rt_evgroup_0; evgroup < rt_evgroup_N;
 80005c0:	2300      	movs	r3, #0
 80005c2:	773b      	strb	r3, [r7, #28]
 80005c4:	e011      	b.n	80005ea <rt_init+0x12a>
			evgroup++) {
		EventGroupHandle_t *handle = rt_evgroups + evgroup;
 80005c6:	7f3b      	ldrb	r3, [r7, #28]
 80005c8:	009b      	lsls	r3, r3, #2
 80005ca:	4a11      	ldr	r2, [pc, #68]	; (8000610 <rt_init+0x150>)
 80005cc:	4413      	add	r3, r2
 80005ce:	61bb      	str	r3, [r7, #24]

		if ((*handle = xEventGroupCreate()) == 0) {
 80005d0:	f004 fbb8 	bl	8004d44 <xEventGroupCreate>
 80005d4:	4602      	mov	r2, r0
 80005d6:	69bb      	ldr	r3, [r7, #24]
 80005d8:	601a      	str	r2, [r3, #0]
 80005da:	69bb      	ldr	r3, [r7, #24]
 80005dc:	681b      	ldr	r3, [r3, #0]
 80005de:	2b00      	cmp	r3, #0
 80005e0:	d100      	bne.n	80005e4 <rt_init+0x124>
			while (1)
 80005e2:	e7fe      	b.n	80005e2 <rt_init+0x122>
			evgroup++) {
 80005e4:	7f3b      	ldrb	r3, [r7, #28]
 80005e6:	3301      	adds	r3, #1
 80005e8:	773b      	strb	r3, [r7, #28]
	for (rt_evgroup_t evgroup = rt_evgroup_0; evgroup < rt_evgroup_N;
 80005ea:	7f3b      	ldrb	r3, [r7, #28]
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d9ea      	bls.n	80005c6 <rt_init+0x106>
				;
		}
	}

}
 80005f0:	bf00      	nop
 80005f2:	3720      	adds	r7, #32
 80005f4:	46bd      	mov	sp, r7
 80005f6:	bdb0      	pop	{r4, r5, r7, pc}
 80005f8:	08007964 	.word	0x08007964
 80005fc:	20001a0c 	.word	0x20001a0c
 8000600:	080079c8 	.word	0x080079c8
 8000604:	20001a30 	.word	0x20001a30
 8000608:	080079d8 	.word	0x080079d8
 800060c:	20001a20 	.word	0x20001a20
 8000610:	20001a28 	.word	0x20001a28

08000614 <task_ble>:
 *      Author: Arkadiusz
 */

//#include "task_ble.h"

void task_ble(void *pvParameters) {
 8000614:	b480      	push	{r7}
 8000616:	b083      	sub	sp, #12
 8000618:	af00      	add	r7, sp, #0
 800061a:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;

	for (;;) {
 800061c:	e7fe      	b.n	800061c <task_ble+0x8>

0800061e <task_eyes>:
 *      Author: Arkadiusz
 */

//#include "task_eyes.h"

void task_eyes(void *pvParameters) {
 800061e:	b480      	push	{r7}
 8000620:	b083      	sub	sp, #12
 8000622:	af00      	add	r7, sp, #0
 8000624:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;

	for (;;) {
 8000626:	e7fe      	b.n	8000626 <task_eyes+0x8>

08000628 <task_memory>:
 *      Author: Arkadiusz
 */

//#include "task_memory.h"

void task_memory(void *pvParameters) {
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;

	for (;;) {
 8000630:	e7fe      	b.n	8000630 <task_memory+0x8>
	...

08000634 <HAL_GPIO_EXTI_Callback>:

uint32_t ultrasound_timer = 0;
bool ultrasound_was = false;

// interrupt pin callback
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0
 800063a:	4603      	mov	r3, r0
 800063c:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin & (1 << IRQ_ULTRASOUND_ECHO_Pin)) {
 800063e:	88fb      	ldrh	r3, [r7, #6]
 8000640:	f003 0304 	and.w	r3, r3, #4
 8000644:	2b00      	cmp	r3, #0
 8000646:	d014      	beq.n	8000672 <HAL_GPIO_EXTI_Callback+0x3e>

		if (ultrasound_was == false) {
 8000648:	4b0c      	ldr	r3, [pc, #48]	; (800067c <HAL_GPIO_EXTI_Callback+0x48>)
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	f083 0301 	eor.w	r3, r3, #1
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2b00      	cmp	r3, #0
 8000654:	d005      	beq.n	8000662 <HAL_GPIO_EXTI_Callback+0x2e>
			ultrasound_timer = xTaskGetTickCountFromISR();
 8000656:	f005 fc33 	bl	8005ec0 <xTaskGetTickCountFromISR>
 800065a:	4602      	mov	r2, r0
 800065c:	4b08      	ldr	r3, [pc, #32]	; (8000680 <HAL_GPIO_EXTI_Callback+0x4c>)
 800065e:	601a      	str	r2, [r3, #0]
		} else {
			ultrasound_timer = xTaskGetTickCountFromISR() - ultrasound_timer;
		}
	}
}
 8000660:	e007      	b.n	8000672 <HAL_GPIO_EXTI_Callback+0x3e>
			ultrasound_timer = xTaskGetTickCountFromISR() - ultrasound_timer;
 8000662:	f005 fc2d 	bl	8005ec0 <xTaskGetTickCountFromISR>
 8000666:	4602      	mov	r2, r0
 8000668:	4b05      	ldr	r3, [pc, #20]	; (8000680 <HAL_GPIO_EXTI_Callback+0x4c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	1ad3      	subs	r3, r2, r3
 800066e:	4a04      	ldr	r2, [pc, #16]	; (8000680 <HAL_GPIO_EXTI_Callback+0x4c>)
 8000670:	6013      	str	r3, [r2, #0]
}
 8000672:	bf00      	nop
 8000674:	3708      	adds	r7, #8
 8000676:	46bd      	mov	sp, r7
 8000678:	bd80      	pop	{r7, pc}
 800067a:	bf00      	nop
 800067c:	200000f4 	.word	0x200000f4
 8000680:	200000f0 	.word	0x200000f0

08000684 <task_sensors>:

void task_sensors(void *pvParameters) {
 8000684:	b480      	push	{r7}
 8000686:	b083      	sub	sp, #12
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
	(void*) pvParameters;

	for (;;) {
 800068c:	e7fe      	b.n	800068c <task_sensors+0x8>

0800068e <task_state_machine>:
 *      Author: Arkadiusz
 */

//#include "task_state_machine.h"

void task_state_machine(void *pvParameters) {
 800068e:	b480      	push	{r7}
 8000690:	b083      	sub	sp, #12
 8000692:	af00      	add	r7, sp, #0
 8000694:	6078      	str	r0, [r7, #4]

	(void*) pvParameters;

	for (;;) {
 8000696:	e7fe      	b.n	8000696 <task_state_machine+0x8>

08000698 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b084      	sub	sp, #16
 800069c:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	2200      	movs	r2, #0
 80006a2:	601a      	str	r2, [r3, #0]
 80006a4:	605a      	str	r2, [r3, #4]
 80006a6:	609a      	str	r2, [r3, #8]

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion) 
  */
  hadc.Instance = ADC1;
 80006a8:	4b25      	ldr	r3, [pc, #148]	; (8000740 <MX_ADC_Init+0xa8>)
 80006aa:	4a26      	ldr	r2, [pc, #152]	; (8000744 <MX_ADC_Init+0xac>)
 80006ac:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006ae:	4b24      	ldr	r3, [pc, #144]	; (8000740 <MX_ADC_Init+0xa8>)
 80006b0:	2200      	movs	r2, #0
 80006b2:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80006b4:	4b22      	ldr	r3, [pc, #136]	; (8000740 <MX_ADC_Init+0xa8>)
 80006b6:	2200      	movs	r2, #0
 80006b8:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006ba:	4b21      	ldr	r3, [pc, #132]	; (8000740 <MX_ADC_Init+0xa8>)
 80006bc:	2200      	movs	r2, #0
 80006be:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80006c0:	4b1f      	ldr	r3, [pc, #124]	; (8000740 <MX_ADC_Init+0xa8>)
 80006c2:	2200      	movs	r2, #0
 80006c4:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80006c6:	4b1e      	ldr	r3, [pc, #120]	; (8000740 <MX_ADC_Init+0xa8>)
 80006c8:	2200      	movs	r2, #0
 80006ca:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = ADC_AUTOWAIT_DISABLE;
 80006cc:	4b1c      	ldr	r3, [pc, #112]	; (8000740 <MX_ADC_Init+0xa8>)
 80006ce:	2200      	movs	r2, #0
 80006d0:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = ADC_AUTOPOWEROFF_DISABLE;
 80006d2:	4b1b      	ldr	r3, [pc, #108]	; (8000740 <MX_ADC_Init+0xa8>)
 80006d4:	2200      	movs	r2, #0
 80006d6:	61da      	str	r2, [r3, #28]
  hadc.Init.ChannelsBank = ADC_CHANNELS_BANK_A;
 80006d8:	4b19      	ldr	r3, [pc, #100]	; (8000740 <MX_ADC_Init+0xa8>)
 80006da:	2200      	movs	r2, #0
 80006dc:	621a      	str	r2, [r3, #32]
  hadc.Init.ContinuousConvMode = DISABLE;
 80006de:	4b18      	ldr	r3, [pc, #96]	; (8000740 <MX_ADC_Init+0xa8>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc.Init.NbrOfConversion = 1;
 80006e6:	4b16      	ldr	r3, [pc, #88]	; (8000740 <MX_ADC_Init+0xa8>)
 80006e8:	2201      	movs	r2, #1
 80006ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80006ec:	4b14      	ldr	r3, [pc, #80]	; (8000740 <MX_ADC_Init+0xa8>)
 80006ee:	2200      	movs	r2, #0
 80006f0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80006f4:	4b12      	ldr	r3, [pc, #72]	; (8000740 <MX_ADC_Init+0xa8>)
 80006f6:	2210      	movs	r2, #16
 80006f8:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80006fa:	4b11      	ldr	r3, [pc, #68]	; (8000740 <MX_ADC_Init+0xa8>)
 80006fc:	2200      	movs	r2, #0
 80006fe:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000700:	4b0f      	ldr	r3, [pc, #60]	; (8000740 <MX_ADC_Init+0xa8>)
 8000702:	2200      	movs	r2, #0
 8000704:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000708:	480d      	ldr	r0, [pc, #52]	; (8000740 <MX_ADC_Init+0xa8>)
 800070a:	f000 fea5 	bl	8001458 <HAL_ADC_Init>
 800070e:	4603      	mov	r3, r0
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <MX_ADC_Init+0x80>
  {
    Error_Handler();
 8000714:	f000 fa96 	bl	8000c44 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time. 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000718:	2301      	movs	r3, #1
 800071a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800071c:	2301      	movs	r3, #1
 800071e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_4CYCLES;
 8000720:	2300      	movs	r3, #0
 8000722:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8000724:	1d3b      	adds	r3, r7, #4
 8000726:	4619      	mov	r1, r3
 8000728:	4805      	ldr	r0, [pc, #20]	; (8000740 <MX_ADC_Init+0xa8>)
 800072a:	f000 ffdb 	bl	80016e4 <HAL_ADC_ConfigChannel>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <MX_ADC_Init+0xa0>
  {
    Error_Handler();
 8000734:	f000 fa86 	bl	8000c44 <Error_Handler>
  }

}
 8000738:	bf00      	nop
 800073a:	3710      	adds	r7, #16
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	20001a38 	.word	0x20001a38
 8000744:	40012400 	.word	0x40012400

08000748 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000748:	b580      	push	{r7, lr}
 800074a:	b08c      	sub	sp, #48	; 0x30
 800074c:	af00      	add	r7, sp, #0
 800074e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000750:	f107 031c 	add.w	r3, r7, #28
 8000754:	2200      	movs	r2, #0
 8000756:	601a      	str	r2, [r3, #0]
 8000758:	605a      	str	r2, [r3, #4]
 800075a:	609a      	str	r2, [r3, #8]
 800075c:	60da      	str	r2, [r3, #12]
 800075e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4a2d      	ldr	r2, [pc, #180]	; (800081c <HAL_ADC_MspInit+0xd4>)
 8000766:	4293      	cmp	r3, r2
 8000768:	d154      	bne.n	8000814 <HAL_ADC_MspInit+0xcc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800076a:	4b2d      	ldr	r3, [pc, #180]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 800076c:	6a1b      	ldr	r3, [r3, #32]
 800076e:	4a2c      	ldr	r2, [pc, #176]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 8000770:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000774:	6213      	str	r3, [r2, #32]
 8000776:	4b2a      	ldr	r3, [pc, #168]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 8000778:	6a1b      	ldr	r3, [r3, #32]
 800077a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800077e:	61bb      	str	r3, [r7, #24]
 8000780:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000782:	4b27      	ldr	r3, [pc, #156]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 8000784:	69db      	ldr	r3, [r3, #28]
 8000786:	4a26      	ldr	r2, [pc, #152]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 8000788:	f043 0304 	orr.w	r3, r3, #4
 800078c:	61d3      	str	r3, [r2, #28]
 800078e:	4b24      	ldr	r3, [pc, #144]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 8000790:	69db      	ldr	r3, [r3, #28]
 8000792:	f003 0304 	and.w	r3, r3, #4
 8000796:	617b      	str	r3, [r7, #20]
 8000798:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800079a:	4b21      	ldr	r3, [pc, #132]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 800079c:	69db      	ldr	r3, [r3, #28]
 800079e:	4a20      	ldr	r2, [pc, #128]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 80007a0:	f043 0301 	orr.w	r3, r3, #1
 80007a4:	61d3      	str	r3, [r2, #28]
 80007a6:	4b1e      	ldr	r3, [pc, #120]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 80007a8:	69db      	ldr	r3, [r3, #28]
 80007aa:	f003 0301 	and.w	r3, r3, #1
 80007ae:	613b      	str	r3, [r7, #16]
 80007b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80007b2:	4b1b      	ldr	r3, [pc, #108]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 80007b4:	69db      	ldr	r3, [r3, #28]
 80007b6:	4a1a      	ldr	r2, [pc, #104]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 80007b8:	f043 0302 	orr.w	r3, r3, #2
 80007bc:	61d3      	str	r3, [r2, #28]
 80007be:	4b18      	ldr	r3, [pc, #96]	; (8000820 <HAL_ADC_MspInit+0xd8>)
 80007c0:	69db      	ldr	r3, [r3, #28]
 80007c2:	f003 0302 	and.w	r3, r3, #2
 80007c6:	60fb      	str	r3, [r7, #12]
 80007c8:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC_IN1
    PA2     ------> ADC_IN2
    PA7     ------> ADC_IN7
    PB15     ------> ADC_IN21 
    */
    GPIO_InitStruct.Pin = ADC_BATTERY_VOLTAGE_Pin;
 80007ca:	2301      	movs	r3, #1
 80007cc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007ce:	2303      	movs	r3, #3
 80007d0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_BATTERY_VOLTAGE_GPIO_Port, &GPIO_InitStruct);
 80007d6:	f107 031c 	add.w	r3, r7, #28
 80007da:	4619      	mov	r1, r3
 80007dc:	4811      	ldr	r0, [pc, #68]	; (8000824 <HAL_ADC_MspInit+0xdc>)
 80007de:	f001 f9cd 	bl	8001b7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_PHOTO_BACK_Pin|ADC_OPTO_LEFT_Pin|ADC_PHOTO_FRONT_Pin;
 80007e2:	2386      	movs	r3, #134	; 0x86
 80007e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007e6:	2303      	movs	r3, #3
 80007e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007ea:	2300      	movs	r3, #0
 80007ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ee:	f107 031c 	add.w	r3, r7, #28
 80007f2:	4619      	mov	r1, r3
 80007f4:	480c      	ldr	r0, [pc, #48]	; (8000828 <HAL_ADC_MspInit+0xe0>)
 80007f6:	f001 f9c1 	bl	8001b7c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_OPTO_RIGHT_Pin;
 80007fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000800:	2303      	movs	r3, #3
 8000802:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000804:	2300      	movs	r3, #0
 8000806:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC_OPTO_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8000808:	f107 031c 	add.w	r3, r7, #28
 800080c:	4619      	mov	r1, r3
 800080e:	4807      	ldr	r0, [pc, #28]	; (800082c <HAL_ADC_MspInit+0xe4>)
 8000810:	f001 f9b4 	bl	8001b7c <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000814:	bf00      	nop
 8000816:	3730      	adds	r7, #48	; 0x30
 8000818:	46bd      	mov	sp, r7
 800081a:	bd80      	pop	{r7, pc}
 800081c:	40012400 	.word	0x40012400
 8000820:	40023800 	.word	0x40023800
 8000824:	40020800 	.word	0x40020800
 8000828:	40020000 	.word	0x40020000
 800082c:	40020400 	.word	0x40020400

08000830 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000834:	4a05      	ldr	r2, [pc, #20]	; (800084c <MX_FREERTOS_Init+0x1c>)
 8000836:	2100      	movs	r1, #0
 8000838:	4805      	ldr	r0, [pc, #20]	; (8000850 <MX_FREERTOS_Init+0x20>)
 800083a:	f004 f979 	bl	8004b30 <osThreadNew>
 800083e:	4602      	mov	r2, r0
 8000840:	4b04      	ldr	r3, [pc, #16]	; (8000854 <MX_FREERTOS_Init+0x24>)
 8000842:	601a      	str	r2, [r3, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  rt_init();
 8000844:	f7ff fe3c 	bl	80004c0 <rt_init>
  /* USER CODE END RTOS_THREADS */

}
 8000848:	bf00      	nop
 800084a:	bd80      	pop	{r7, pc}
 800084c:	080079f8 	.word	0x080079f8
 8000850:	08000859 	.word	0x08000859
 8000854:	20001a8c 	.word	0x20001a8c

08000858 <StartDefaultTask>:
  * @param  argument: Not used 
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000858:	b580      	push	{r7, lr}
 800085a:	b082      	sub	sp, #8
 800085c:	af00      	add	r7, sp, #0
 800085e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000860:	2001      	movs	r0, #1
 8000862:	f004 fa0f 	bl	8004c84 <osDelay>
 8000866:	e7fb      	b.n	8000860 <StartDefaultTask+0x8>

08000868 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through 
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	b08a      	sub	sp, #40	; 0x28
 800086c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800086e:	f107 0314 	add.w	r3, r7, #20
 8000872:	2200      	movs	r2, #0
 8000874:	601a      	str	r2, [r3, #0]
 8000876:	605a      	str	r2, [r3, #4]
 8000878:	609a      	str	r2, [r3, #8]
 800087a:	60da      	str	r2, [r3, #12]
 800087c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800087e:	4b72      	ldr	r3, [pc, #456]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 8000880:	69db      	ldr	r3, [r3, #28]
 8000882:	4a71      	ldr	r2, [pc, #452]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 8000884:	f043 0304 	orr.w	r3, r3, #4
 8000888:	61d3      	str	r3, [r2, #28]
 800088a:	4b6f      	ldr	r3, [pc, #444]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 800088c:	69db      	ldr	r3, [r3, #28]
 800088e:	f003 0304 	and.w	r3, r3, #4
 8000892:	613b      	str	r3, [r7, #16]
 8000894:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000896:	4b6c      	ldr	r3, [pc, #432]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 8000898:	69db      	ldr	r3, [r3, #28]
 800089a:	4a6b      	ldr	r2, [pc, #428]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 800089c:	f043 0320 	orr.w	r3, r3, #32
 80008a0:	61d3      	str	r3, [r2, #28]
 80008a2:	4b69      	ldr	r3, [pc, #420]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008a4:	69db      	ldr	r3, [r3, #28]
 80008a6:	f003 0320 	and.w	r3, r3, #32
 80008aa:	60fb      	str	r3, [r7, #12]
 80008ac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008ae:	4b66      	ldr	r3, [pc, #408]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008b0:	69db      	ldr	r3, [r3, #28]
 80008b2:	4a65      	ldr	r2, [pc, #404]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008b4:	f043 0301 	orr.w	r3, r3, #1
 80008b8:	61d3      	str	r3, [r2, #28]
 80008ba:	4b63      	ldr	r3, [pc, #396]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008bc:	69db      	ldr	r3, [r3, #28]
 80008be:	f003 0301 	and.w	r3, r3, #1
 80008c2:	60bb      	str	r3, [r7, #8]
 80008c4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80008c6:	4b60      	ldr	r3, [pc, #384]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008c8:	69db      	ldr	r3, [r3, #28]
 80008ca:	4a5f      	ldr	r2, [pc, #380]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008cc:	f043 0302 	orr.w	r3, r3, #2
 80008d0:	61d3      	str	r3, [r2, #28]
 80008d2:	4b5d      	ldr	r3, [pc, #372]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008d4:	69db      	ldr	r3, [r3, #28]
 80008d6:	f003 0302 	and.w	r3, r3, #2
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80008de:	4b5a      	ldr	r3, [pc, #360]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008e0:	69db      	ldr	r3, [r3, #28]
 80008e2:	4a59      	ldr	r2, [pc, #356]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008e4:	f043 0308 	orr.w	r3, r3, #8
 80008e8:	61d3      	str	r3, [r2, #28]
 80008ea:	4b57      	ldr	r3, [pc, #348]	; (8000a48 <MX_GPIO_Init+0x1e0>)
 80008ec:	69db      	ldr	r3, [r3, #28]
 80008ee:	f003 0308 	and.w	r3, r3, #8
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_INa_ENGINE_LEFT_Pin|OUT_INnb_ENGINE_LEFT_Pin|OUT_SEL0_ENGINE_LEFT_Pin|OUT_BLE_TEST_Pin 
 80008f6:	2200      	movs	r2, #0
 80008f8:	f640 616e 	movw	r1, #3694	; 0xe6e
 80008fc:	4853      	ldr	r0, [pc, #332]	; (8000a4c <MX_GPIO_Init+0x1e4>)
 80008fe:	f001 facb 	bl	8001e98 <HAL_GPIO_WritePin>
                          |OUT_ULTRASOUND_TRIG_Pin|OUT_INb_RIGHT_Pin|OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_OPTO_EN_LEFT_Pin|OUT_INa_ENGINE_RIGHT_Pin|OUT_SEL0_ENGINE_RIGHT_Pin|OUT_OPTO_EN_RIGHT_Pin 
 8000902:	2200      	movs	r2, #0
 8000904:	f248 7108 	movw	r1, #34568	; 0x8708
 8000908:	4851      	ldr	r0, [pc, #324]	; (8000a50 <MX_GPIO_Init+0x1e8>)
 800090a:	f001 fac5 	bl	8001e98 <HAL_GPIO_WritePin>
                          |OUT_LED0_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_BLE_EN_GPIO_Port, OUT_BLE_EN_Pin, GPIO_PIN_SET);
 800090e:	2201      	movs	r2, #1
 8000910:	2110      	movs	r1, #16
 8000912:	484e      	ldr	r0, [pc, #312]	; (8000a4c <MX_GPIO_Init+0x1e4>)
 8000914:	f001 fac0 	bl	8001e98 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_12;
 8000918:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800091c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800091e:	2303      	movs	r3, #3
 8000920:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000922:	2300      	movs	r3, #0
 8000924:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000926:	f107 0314 	add.w	r3, r7, #20
 800092a:	4619      	mov	r1, r3
 800092c:	4847      	ldr	r0, [pc, #284]	; (8000a4c <MX_GPIO_Init+0x1e4>)
 800092e:	f001 f925 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin 
                           PCPin PCPin PCPin PCPin 
                           PCPin */
  GPIO_InitStruct.Pin = OUT_INa_ENGINE_LEFT_Pin|OUT_INnb_ENGINE_LEFT_Pin|OUT_SEL0_ENGINE_LEFT_Pin|OUT_BLE_EN_Pin 
 8000932:	f640 637e 	movw	r3, #3710	; 0xe7e
 8000936:	617b      	str	r3, [r7, #20]
                          |OUT_BLE_TEST_Pin|OUT_ULTRASOUND_TRIG_Pin|OUT_INb_RIGHT_Pin|OUT_LED1_Pin 
                          |OUT_LED2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000938:	2301      	movs	r3, #1
 800093a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800093c:	2300      	movs	r3, #0
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000940:	2300      	movs	r3, #0
 8000942:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000944:	f107 0314 	add.w	r3, r7, #20
 8000948:	4619      	mov	r1, r3
 800094a:	4840      	ldr	r0, [pc, #256]	; (8000a4c <MX_GPIO_Init+0x1e4>)
 800094c:	f001 f916 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin 
                           PAPin */
  GPIO_InitStruct.Pin = OUT_OPTO_EN_LEFT_Pin|OUT_INa_ENGINE_RIGHT_Pin|OUT_SEL0_ENGINE_RIGHT_Pin|OUT_OPTO_EN_RIGHT_Pin 
 8000950:	f248 7308 	movw	r3, #34568	; 0x8708
 8000954:	617b      	str	r3, [r7, #20]
                          |OUT_LED0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000956:	2301      	movs	r3, #1
 8000958:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800095a:	2300      	movs	r3, #0
 800095c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800095e:	2300      	movs	r3, #0
 8000960:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000962:	f107 0314 	add.w	r3, r7, #20
 8000966:	4619      	mov	r1, r3
 8000968:	4839      	ldr	r0, [pc, #228]	; (8000a50 <MX_GPIO_Init+0x1e8>)
 800096a:	f001 f907 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA5 PA6 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_12;
 800096e:	f241 0370 	movw	r3, #4208	; 0x1070
 8000972:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000974:	2303      	movs	r3, #3
 8000976:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000978:	2300      	movs	r3, #0
 800097a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097c:	f107 0314 	add.w	r3, r7, #20
 8000980:	4619      	mov	r1, r3
 8000982:	4833      	ldr	r0, [pc, #204]	; (8000a50 <MX_GPIO_Init+0x1e8>)
 8000984:	f001 f8fa 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = IRQ_BLE_Pin|IRQ_ULTRASOUND_ECHO_Pin;
 8000988:	2303      	movs	r3, #3
 800098a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800098c:	4b31      	ldr	r3, [pc, #196]	; (8000a54 <MX_GPIO_Init+0x1ec>)
 800098e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	2300      	movs	r3, #0
 8000992:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000994:	f107 0314 	add.w	r3, r7, #20
 8000998:	4619      	mov	r1, r3
 800099a:	482f      	ldr	r0, [pc, #188]	; (8000a58 <MX_GPIO_Init+0x1f0>)
 800099c:	f001 f8ee 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB13 PB3 PB4 
                           PB5 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_13|GPIO_PIN_3|GPIO_PIN_4 
 80009a0:	f242 333c 	movw	r3, #9020	; 0x233c
 80009a4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_5|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80009a6:	2303      	movs	r3, #3
 80009a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009aa:	2300      	movs	r3, #0
 80009ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009ae:	f107 0314 	add.w	r3, r7, #20
 80009b2:	4619      	mov	r1, r3
 80009b4:	4828      	ldr	r0, [pc, #160]	; (8000a58 <MX_GPIO_Init+0x1f0>)
 80009b6:	f001 f8e1 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INPUT_HALL_LEFT_Pin;
 80009ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80009be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009c0:	2300      	movs	r3, #0
 80009c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009c4:	2300      	movs	r3, #0
 80009c6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INPUT_HALL_LEFT_GPIO_Port, &GPIO_InitStruct);
 80009c8:	f107 0314 	add.w	r3, r7, #20
 80009cc:	4619      	mov	r1, r3
 80009ce:	4822      	ldr	r0, [pc, #136]	; (8000a58 <MX_GPIO_Init+0x1f0>)
 80009d0:	f001 f8d4 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IN_HALL_FRONT_Pin;
 80009d4:	2380      	movs	r3, #128	; 0x80
 80009d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009d8:	2300      	movs	r3, #0
 80009da:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009dc:	2300      	movs	r3, #0
 80009de:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IN_HALL_FRONT_GPIO_Port, &GPIO_InitStruct);
 80009e0:	f107 0314 	add.w	r3, r7, #20
 80009e4:	4619      	mov	r1, r3
 80009e6:	4819      	ldr	r0, [pc, #100]	; (8000a4c <MX_GPIO_Init+0x1e4>)
 80009e8:	f001 f8c8 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INPUT_HALL_RIGHT_Pin;
 80009ec:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80009f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f2:	2300      	movs	r3, #0
 80009f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f6:	2300      	movs	r3, #0
 80009f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(INPUT_HALL_RIGHT_GPIO_Port, &GPIO_InitStruct);
 80009fa:	f107 0314 	add.w	r3, r7, #20
 80009fe:	4619      	mov	r1, r3
 8000a00:	4813      	ldr	r0, [pc, #76]	; (8000a50 <MX_GPIO_Init+0x1e8>)
 8000a02:	f001 f8bb 	bl	8001b7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a06:	2304      	movs	r3, #4
 8000a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a0a:	2303      	movs	r3, #3
 8000a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a12:	f107 0314 	add.w	r3, r7, #20
 8000a16:	4619      	mov	r1, r3
 8000a18:	4810      	ldr	r0, [pc, #64]	; (8000a5c <MX_GPIO_Init+0x1f4>)
 8000a1a:	f001 f8af 	bl	8001b7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 8000a1e:	2200      	movs	r2, #0
 8000a20:	2105      	movs	r1, #5
 8000a22:	2006      	movs	r0, #6
 8000a24:	f001 f87f 	bl	8001b26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000a28:	2006      	movs	r0, #6
 8000a2a:	f001 f898 	bl	8001b5e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8000a2e:	2200      	movs	r2, #0
 8000a30:	2105      	movs	r1, #5
 8000a32:	2007      	movs	r0, #7
 8000a34:	f001 f877 	bl	8001b26 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000a38:	2007      	movs	r0, #7
 8000a3a:	f001 f890 	bl	8001b5e <HAL_NVIC_EnableIRQ>

}
 8000a3e:	bf00      	nop
 8000a40:	3728      	adds	r7, #40	; 0x28
 8000a42:	46bd      	mov	sp, r7
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	40023800 	.word	0x40023800
 8000a4c:	40020800 	.word	0x40020800
 8000a50:	40020000 	.word	0x40020000
 8000a54:	10110000 	.word	0x10110000
 8000a58:	40020400 	.word	0x40020400
 8000a5c:	40020c00 	.word	0x40020c00

08000a60 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8000a64:	4b12      	ldr	r3, [pc, #72]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a66:	4a13      	ldr	r2, [pc, #76]	; (8000ab4 <MX_I2C1_Init+0x54>)
 8000a68:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000a6a:	4b11      	ldr	r3, [pc, #68]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a6c:	4a12      	ldr	r2, [pc, #72]	; (8000ab8 <MX_I2C1_Init+0x58>)
 8000a6e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000a70:	4b0f      	ldr	r3, [pc, #60]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000a76:	4b0e      	ldr	r3, [pc, #56]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a7c:	4b0c      	ldr	r3, [pc, #48]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a7e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000a82:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a84:	4b0a      	ldr	r3, [pc, #40]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000a8a:	4b09      	ldr	r3, [pc, #36]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a90:	4b07      	ldr	r3, [pc, #28]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a96:	4b06      	ldr	r3, [pc, #24]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000a9c:	4804      	ldr	r0, [pc, #16]	; (8000ab0 <MX_I2C1_Init+0x50>)
 8000a9e:	f001 fa2b 	bl	8001ef8 <HAL_I2C_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	d001      	beq.n	8000aac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000aa8:	f000 f8cc 	bl	8000c44 <Error_Handler>
  }

}
 8000aac:	bf00      	nop
 8000aae:	bd80      	pop	{r7, pc}
 8000ab0:	20001a90 	.word	0x20001a90
 8000ab4:	40005400 	.word	0x40005400
 8000ab8:	000186a0 	.word	0x000186a0

08000abc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b08a      	sub	sp, #40	; 0x28
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac4:	f107 0314 	add.w	r3, r7, #20
 8000ac8:	2200      	movs	r2, #0
 8000aca:	601a      	str	r2, [r3, #0]
 8000acc:	605a      	str	r2, [r3, #4]
 8000ace:	609a      	str	r2, [r3, #8]
 8000ad0:	60da      	str	r2, [r3, #12]
 8000ad2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a17      	ldr	r2, [pc, #92]	; (8000b38 <HAL_I2C_MspInit+0x7c>)
 8000ada:	4293      	cmp	r3, r2
 8000adc:	d127      	bne.n	8000b2e <HAL_I2C_MspInit+0x72>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ade:	4b17      	ldr	r3, [pc, #92]	; (8000b3c <HAL_I2C_MspInit+0x80>)
 8000ae0:	69db      	ldr	r3, [r3, #28]
 8000ae2:	4a16      	ldr	r2, [pc, #88]	; (8000b3c <HAL_I2C_MspInit+0x80>)
 8000ae4:	f043 0302 	orr.w	r3, r3, #2
 8000ae8:	61d3      	str	r3, [r2, #28]
 8000aea:	4b14      	ldr	r3, [pc, #80]	; (8000b3c <HAL_I2C_MspInit+0x80>)
 8000aec:	69db      	ldr	r3, [r3, #28]
 8000aee:	f003 0302 	and.w	r3, r3, #2
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000af6:	23c0      	movs	r3, #192	; 0xc0
 8000af8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000afa:	2312      	movs	r3, #18
 8000afc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000afe:	2301      	movs	r3, #1
 8000b00:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b02:	2303      	movs	r3, #3
 8000b04:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000b06:	2304      	movs	r3, #4
 8000b08:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b0a:	f107 0314 	add.w	r3, r7, #20
 8000b0e:	4619      	mov	r1, r3
 8000b10:	480b      	ldr	r0, [pc, #44]	; (8000b40 <HAL_I2C_MspInit+0x84>)
 8000b12:	f001 f833 	bl	8001b7c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000b16:	4b09      	ldr	r3, [pc, #36]	; (8000b3c <HAL_I2C_MspInit+0x80>)
 8000b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b1a:	4a08      	ldr	r2, [pc, #32]	; (8000b3c <HAL_I2C_MspInit+0x80>)
 8000b1c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000b20:	6253      	str	r3, [r2, #36]	; 0x24
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <HAL_I2C_MspInit+0x80>)
 8000b24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b26:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b2a:	60fb      	str	r3, [r7, #12]
 8000b2c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000b2e:	bf00      	nop
 8000b30:	3728      	adds	r7, #40	; 0x28
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bd80      	pop	{r7, pc}
 8000b36:	bf00      	nop
 8000b38:	40005400 	.word	0x40005400
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40020400 	.word	0x40020400

08000b44 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b48:	f000 fc51 	bl	80013ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b4c:	f000 f818 	bl	8000b80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b50:	f7ff fe8a 	bl	8000868 <MX_GPIO_Init>
  MX_ADC_Init();
 8000b54:	f7ff fda0 	bl	8000698 <MX_ADC_Init>
  MX_I2C1_Init();
 8000b58:	f7ff ff82 	bl	8000a60 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000b5c:	f000 f992 	bl	8000e84 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b60:	f000 fa02 	bl	8000f68 <MX_TIM3_Init>
  MX_TIM9_Init();
 8000b64:	f000 fa74 	bl	8001050 <MX_TIM9_Init>
  MX_USART3_UART_Init();
 8000b68:	f000 fbae 	bl	80012c8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
	device_init();
 8000b6c:	f7ff fc70 	bl	8000450 <device_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8000b70:	f003 ff78 	bl	8004a64 <osKernelInitialize>
  MX_FREERTOS_Init(); 
 8000b74:	f7ff fe5c 	bl	8000830 <MX_FREERTOS_Init>
  /* Start scheduler */
  osKernelStart();
 8000b78:	f003 ffa6 	bl	8004ac8 <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8000b7c:	e7fe      	b.n	8000b7c <main+0x38>
	...

08000b80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b092      	sub	sp, #72	; 0x48
 8000b84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b86:	f107 0314 	add.w	r3, r7, #20
 8000b8a:	2234      	movs	r2, #52	; 0x34
 8000b8c:	2100      	movs	r1, #0
 8000b8e:	4618      	mov	r0, r3
 8000b90:	f006 fd01 	bl	8007596 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b94:	463b      	mov	r3, r7
 8000b96:	2200      	movs	r2, #0
 8000b98:	601a      	str	r2, [r3, #0]
 8000b9a:	605a      	str	r2, [r3, #4]
 8000b9c:	609a      	str	r2, [r3, #8]
 8000b9e:	60da      	str	r2, [r3, #12]
 8000ba0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ba2:	4b1e      	ldr	r3, [pc, #120]	; (8000c1c <SystemClock_Config+0x9c>)
 8000ba4:	681b      	ldr	r3, [r3, #0]
 8000ba6:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000baa:	4a1c      	ldr	r2, [pc, #112]	; (8000c1c <SystemClock_Config+0x9c>)
 8000bac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000bb0:	6013      	str	r3, [r2, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSE;
 8000bb2:	2303      	movs	r3, #3
 8000bb4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000bba:	2301      	movs	r3, #1
 8000bbc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000bbe:	2310      	movs	r3, #16
 8000bc0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000bc2:	2302      	movs	r3, #2
 8000bc4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000bc6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000bca:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL8;
 8000bcc:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8000bd0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV2;
 8000bd2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000bd6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bd8:	f107 0314 	add.w	r3, r7, #20
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f002 f8df 	bl	8002da0 <HAL_RCC_OscConfig>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d001      	beq.n	8000bec <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8000be8:	f000 f82c 	bl	8000c44 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bec:	230f      	movs	r3, #15
 8000bee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bf0:	2303      	movs	r3, #3
 8000bf2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000c00:	463b      	mov	r3, r7
 8000c02:	2101      	movs	r1, #1
 8000c04:	4618      	mov	r0, r3
 8000c06:	f002 fbfb 	bl	8003400 <HAL_RCC_ClockConfig>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c10:	f000 f818 	bl	8000c44 <Error_Handler>
  }
}
 8000c14:	bf00      	nop
 8000c16:	3748      	adds	r7, #72	; 0x48
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	40007000 	.word	0x40007000

08000c20 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b082      	sub	sp, #8
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a04      	ldr	r2, [pc, #16]	; (8000c40 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000c2e:	4293      	cmp	r3, r2
 8000c30:	d101      	bne.n	8000c36 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000c32:	f000 fbf5 	bl	8001420 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000c36:	bf00      	nop
 8000c38:	3708      	adds	r7, #8
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	bf00      	nop
 8000c40:	40000c00 	.word	0x40000c00

08000c44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000c48:	bf00      	nop
 8000c4a:	46bd      	mov	sp, r7
 8000c4c:	bc80      	pop	{r7}
 8000c4e:	4770      	bx	lr

08000c50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 8000c56:	4b17      	ldr	r3, [pc, #92]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c5a:	4a16      	ldr	r2, [pc, #88]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c5c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c60:	6253      	str	r3, [r2, #36]	; 0x24
 8000c62:	4b14      	ldr	r3, [pc, #80]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c66:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8000c6a:	60fb      	str	r3, [r7, #12]
 8000c6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c6e:	4b11      	ldr	r3, [pc, #68]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c70:	6a1b      	ldr	r3, [r3, #32]
 8000c72:	4a10      	ldr	r2, [pc, #64]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c74:	f043 0301 	orr.w	r3, r3, #1
 8000c78:	6213      	str	r3, [r2, #32]
 8000c7a:	4b0e      	ldr	r3, [pc, #56]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c7c:	6a1b      	ldr	r3, [r3, #32]
 8000c7e:	f003 0301 	and.w	r3, r3, #1
 8000c82:	60bb      	str	r3, [r7, #8]
 8000c84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c86:	4b0b      	ldr	r3, [pc, #44]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000c90:	6253      	str	r3, [r2, #36]	; 0x24
 8000c92:	4b08      	ldr	r3, [pc, #32]	; (8000cb4 <HAL_MspInit+0x64>)
 8000c94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000c9a:	607b      	str	r3, [r7, #4]
 8000c9c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	210f      	movs	r1, #15
 8000ca2:	f06f 0001 	mvn.w	r0, #1
 8000ca6:	f000 ff3e 	bl	8001b26 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000caa:	bf00      	nop
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	40023800 	.word	0x40023800

08000cb8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08c      	sub	sp, #48	; 0x30
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM5 IRQ priority */
  HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority ,0); 
 8000cc8:	2200      	movs	r2, #0
 8000cca:	6879      	ldr	r1, [r7, #4]
 8000ccc:	202e      	movs	r0, #46	; 0x2e
 8000cce:	f000 ff2a 	bl	8001b26 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM5 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM5_IRQn); 
 8000cd2:	202e      	movs	r0, #46	; 0x2e
 8000cd4:	f000 ff43 	bl	8001b5e <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8000cd8:	4b1e      	ldr	r3, [pc, #120]	; (8000d54 <HAL_InitTick+0x9c>)
 8000cda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cdc:	4a1d      	ldr	r2, [pc, #116]	; (8000d54 <HAL_InitTick+0x9c>)
 8000cde:	f043 0308 	orr.w	r3, r3, #8
 8000ce2:	6253      	str	r3, [r2, #36]	; 0x24
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	; (8000d54 <HAL_InitTick+0x9c>)
 8000ce6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ce8:	f003 0308 	and.w	r3, r3, #8
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000cf0:	f107 0210 	add.w	r2, r7, #16
 8000cf4:	f107 0314 	add.w	r3, r7, #20
 8000cf8:	4611      	mov	r1, r2
 8000cfa:	4618      	mov	r0, r3
 8000cfc:	f002 fd3e 	bl	800377c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM5 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000d00:	f002 fd14 	bl	800372c <HAL_RCC_GetPCLK1Freq>
 8000d04:	62f8      	str	r0, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000d08:	4a13      	ldr	r2, [pc, #76]	; (8000d58 <HAL_InitTick+0xa0>)
 8000d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d0e:	0c9b      	lsrs	r3, r3, #18
 8000d10:	3b01      	subs	r3, #1
 8000d12:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8000d14:	4b11      	ldr	r3, [pc, #68]	; (8000d5c <HAL_InitTick+0xa4>)
 8000d16:	4a12      	ldr	r2, [pc, #72]	; (8000d60 <HAL_InitTick+0xa8>)
 8000d18:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000 / 1000) - 1;
 8000d1a:	4b10      	ldr	r3, [pc, #64]	; (8000d5c <HAL_InitTick+0xa4>)
 8000d1c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d20:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8000d22:	4a0e      	ldr	r2, [pc, #56]	; (8000d5c <HAL_InitTick+0xa4>)
 8000d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000d26:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8000d28:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <HAL_InitTick+0xa4>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d2e:	4b0b      	ldr	r3, [pc, #44]	; (8000d5c <HAL_InitTick+0xa4>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim5) == HAL_OK)
 8000d34:	4809      	ldr	r0, [pc, #36]	; (8000d5c <HAL_InitTick+0xa4>)
 8000d36:	f002 fdb1 	bl	800389c <HAL_TIM_Base_Init>
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d104      	bne.n	8000d4a <HAL_InitTick+0x92>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim5);
 8000d40:	4806      	ldr	r0, [pc, #24]	; (8000d5c <HAL_InitTick+0xa4>)
 8000d42:	f002 fdd6 	bl	80038f2 <HAL_TIM_Base_Start_IT>
 8000d46:	4603      	mov	r3, r0
 8000d48:	e000      	b.n	8000d4c <HAL_InitTick+0x94>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000d4a:	2301      	movs	r3, #1
}
 8000d4c:	4618      	mov	r0, r3
 8000d4e:	3730      	adds	r7, #48	; 0x30
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bd80      	pop	{r7, pc}
 8000d54:	40023800 	.word	0x40023800
 8000d58:	431bde83 	.word	0x431bde83
 8000d5c:	20001ae4 	.word	0x20001ae4
 8000d60:	40000c00 	.word	0x40000c00

08000d64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d64:	b480      	push	{r7}
 8000d66:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000d68:	bf00      	nop
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	bc80      	pop	{r7}
 8000d6e:	4770      	bx	lr

08000d70 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d70:	b480      	push	{r7}
 8000d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d74:	e7fe      	b.n	8000d74 <HardFault_Handler+0x4>

08000d76 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d76:	b480      	push	{r7}
 8000d78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d7a:	e7fe      	b.n	8000d7a <MemManage_Handler+0x4>

08000d7c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000d80:	e7fe      	b.n	8000d80 <BusFault_Handler+0x4>

08000d82 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000d82:	b480      	push	{r7}
 8000d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000d86:	e7fe      	b.n	8000d86 <UsageFault_Handler+0x4>

08000d88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d88:	b480      	push	{r7}
 8000d8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d8c:	bf00      	nop
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bc80      	pop	{r7}
 8000d92:	4770      	bx	lr

08000d94 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000d94:	b580      	push	{r7, lr}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000d98:	2001      	movs	r0, #1
 8000d9a:	f001 f895 	bl	8001ec8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000d9e:	bf00      	nop
 8000da0:	bd80      	pop	{r7, pc}

08000da2 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000da2:	b580      	push	{r7, lr}
 8000da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000da6:	2002      	movs	r0, #2
 8000da8:	f001 f88e 	bl	8001ec8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000dac:	bf00      	nop
 8000dae:	bd80      	pop	{r7, pc}

08000db0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8000db4:	4802      	ldr	r0, [pc, #8]	; (8000dc0 <TIM5_IRQHandler+0x10>)
 8000db6:	f002 fe15 	bl	80039e4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	20001ae4 	.word	0x20001ae4

08000dc4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	b084      	sub	sp, #16
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000dcc:	4b11      	ldr	r3, [pc, #68]	; (8000e14 <_sbrk+0x50>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d102      	bne.n	8000dda <_sbrk+0x16>
		heap_end = &end;
 8000dd4:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <_sbrk+0x50>)
 8000dd6:	4a10      	ldr	r2, [pc, #64]	; (8000e18 <_sbrk+0x54>)
 8000dd8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000dda:	4b0e      	ldr	r3, [pc, #56]	; (8000e14 <_sbrk+0x50>)
 8000ddc:	681b      	ldr	r3, [r3, #0]
 8000dde:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000de0:	4b0c      	ldr	r3, [pc, #48]	; (8000e14 <_sbrk+0x50>)
 8000de2:	681a      	ldr	r2, [r3, #0]
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	4413      	add	r3, r2
 8000de8:	466a      	mov	r2, sp
 8000dea:	4293      	cmp	r3, r2
 8000dec:	d907      	bls.n	8000dfe <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000dee:	f006 fb8d 	bl	800750c <__errno>
 8000df2:	4602      	mov	r2, r0
 8000df4:	230c      	movs	r3, #12
 8000df6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000df8:	f04f 33ff 	mov.w	r3, #4294967295
 8000dfc:	e006      	b.n	8000e0c <_sbrk+0x48>
	}

	heap_end += incr;
 8000dfe:	4b05      	ldr	r3, [pc, #20]	; (8000e14 <_sbrk+0x50>)
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	4413      	add	r3, r2
 8000e06:	4a03      	ldr	r2, [pc, #12]	; (8000e14 <_sbrk+0x50>)
 8000e08:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000e0a:	68fb      	ldr	r3, [r7, #12]
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	3710      	adds	r7, #16
 8000e10:	46bd      	mov	sp, r7
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	200000f8 	.word	0x200000f8
 8000e18:	20001c60 	.word	0x20001c60

08000e1c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000e1c:	b480      	push	{r7}
 8000e1e:	af00      	add	r7, sp, #0
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000e20:	4b15      	ldr	r3, [pc, #84]	; (8000e78 <SystemInit+0x5c>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a14      	ldr	r2, [pc, #80]	; (8000e78 <SystemInit+0x5c>)
 8000e26:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e2a:	6013      	str	r3, [r2, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000e2c:	4b12      	ldr	r3, [pc, #72]	; (8000e78 <SystemInit+0x5c>)
 8000e2e:	689a      	ldr	r2, [r3, #8]
 8000e30:	4911      	ldr	r1, [pc, #68]	; (8000e78 <SystemInit+0x5c>)
 8000e32:	4b12      	ldr	r3, [pc, #72]	; (8000e7c <SystemInit+0x60>)
 8000e34:	4013      	ands	r3, r2
 8000e36:	608b      	str	r3, [r1, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000e38:	4b0f      	ldr	r3, [pc, #60]	; (8000e78 <SystemInit+0x5c>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0e      	ldr	r2, [pc, #56]	; (8000e78 <SystemInit+0x5c>)
 8000e3e:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8000e42:	f023 1301 	bic.w	r3, r3, #65537	; 0x10001
 8000e46:	6013      	str	r3, [r2, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000e48:	4b0b      	ldr	r3, [pc, #44]	; (8000e78 <SystemInit+0x5c>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a0a      	ldr	r2, [pc, #40]	; (8000e78 <SystemInit+0x5c>)
 8000e4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000e52:	6013      	str	r3, [r2, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000e54:	4b08      	ldr	r3, [pc, #32]	; (8000e78 <SystemInit+0x5c>)
 8000e56:	689b      	ldr	r3, [r3, #8]
 8000e58:	4a07      	ldr	r2, [pc, #28]	; (8000e78 <SystemInit+0x5c>)
 8000e5a:	f423 037d 	bic.w	r3, r3, #16580608	; 0xfd0000
 8000e5e:	6093      	str	r3, [r2, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000e60:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <SystemInit+0x5c>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	60da      	str	r2, [r3, #12]
#endif /* DATA_IN_ExtSRAM */
    
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000e66:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <SystemInit+0x64>)
 8000e68:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000e6c:	609a      	str	r2, [r3, #8]
#endif
}
 8000e6e:	bf00      	nop
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bc80      	pop	{r7}
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	88ffc00c 	.word	0x88ffc00c
 8000e80:	e000ed00 	.word	0xe000ed00

08000e84 <MX_TIM2_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim9;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b08a      	sub	sp, #40	; 0x28
 8000e88:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000e8a:	f107 0318 	add.w	r3, r7, #24
 8000e8e:	2200      	movs	r2, #0
 8000e90:	601a      	str	r2, [r3, #0]
 8000e92:	605a      	str	r2, [r3, #4]
 8000e94:	609a      	str	r2, [r3, #8]
 8000e96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e98:	f107 0310 	add.w	r3, r7, #16
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	601a      	str	r2, [r3, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ea2:	463b      	mov	r3, r7
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	601a      	str	r2, [r3, #0]
 8000ea8:	605a      	str	r2, [r3, #4]
 8000eaa:	609a      	str	r2, [r3, #8]
 8000eac:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 8000eae:	4b2d      	ldr	r3, [pc, #180]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000eb0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000eb4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000eb6:	4b2b      	ldr	r3, [pc, #172]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000eb8:	2200      	movs	r2, #0
 8000eba:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ebc:	4b29      	ldr	r3, [pc, #164]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 3200;
 8000ec2:	4b28      	ldr	r3, [pc, #160]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000ec4:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8000ec8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000eca:	4b26      	ldr	r3, [pc, #152]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000ed0:	4b24      	ldr	r3, [pc, #144]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000ed2:	2280      	movs	r2, #128	; 0x80
 8000ed4:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ed6:	4823      	ldr	r0, [pc, #140]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000ed8:	f002 fce0 	bl	800389c <HAL_TIM_Base_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 8000ee2:	f7ff feaf 	bl	8000c44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000ee6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eea:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000eec:	f107 0318 	add.w	r3, r7, #24
 8000ef0:	4619      	mov	r1, r3
 8000ef2:	481c      	ldr	r0, [pc, #112]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000ef4:	f002 ff18 	bl	8003d28 <HAL_TIM_ConfigClockSource>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d001      	beq.n	8000f02 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8000efe:	f7ff fea1 	bl	8000c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f02:	4818      	ldr	r0, [pc, #96]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000f04:	f002 fd18 	bl	8003938 <HAL_TIM_PWM_Init>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8000f0e:	f7ff fe99 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f12:	2300      	movs	r3, #0
 8000f14:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f16:	2300      	movs	r3, #0
 8000f18:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f1a:	f107 0310 	add.w	r3, r7, #16
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4810      	ldr	r0, [pc, #64]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000f22:	f003 f9fc 	bl	800431e <HAL_TIMEx_MasterConfigSynchronization>
 8000f26:	4603      	mov	r3, r0
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d001      	beq.n	8000f30 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 8000f2c:	f7ff fe8a 	bl	8000c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f30:	2360      	movs	r3, #96	; 0x60
 8000f32:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000f34:	2300      	movs	r3, #0
 8000f36:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000f40:	463b      	mov	r3, r7
 8000f42:	2200      	movs	r2, #0
 8000f44:	4619      	mov	r1, r3
 8000f46:	4807      	ldr	r0, [pc, #28]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000f48:	f002 fe28 	bl	8003b9c <HAL_TIM_PWM_ConfigChannel>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d001      	beq.n	8000f56 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8000f52:	f7ff fe77 	bl	8000c44 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8000f56:	4803      	ldr	r0, [pc, #12]	; (8000f64 <MX_TIM2_Init+0xe0>)
 8000f58:	f000 f932 	bl	80011c0 <HAL_TIM_MspPostInit>

}
 8000f5c:	bf00      	nop
 8000f5e:	3728      	adds	r7, #40	; 0x28
 8000f60:	46bd      	mov	sp, r7
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20001b98 	.word	0x20001b98

08000f68 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	; 0x28
 8000f6c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000f6e:	f107 0318 	add.w	r3, r7, #24
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
 8000f7a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f7c:	f107 0310 	add.w	r3, r7, #16
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
 8000f84:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f86:	463b      	mov	r3, r7
 8000f88:	2200      	movs	r2, #0
 8000f8a:	601a      	str	r2, [r3, #0]
 8000f8c:	605a      	str	r2, [r3, #4]
 8000f8e:	609a      	str	r2, [r3, #8]
 8000f90:	60da      	str	r2, [r3, #12]

  htim3.Instance = TIM3;
 8000f92:	4b2d      	ldr	r3, [pc, #180]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000f94:	4a2d      	ldr	r2, [pc, #180]	; (800104c <MX_TIM3_Init+0xe4>)
 8000f96:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000f98:	4b2b      	ldr	r3, [pc, #172]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f9e:	4b2a      	ldr	r3, [pc, #168]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 3200;
 8000fa4:	4b28      	ldr	r3, [pc, #160]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000fa6:	f44f 6248 	mov.w	r2, #3200	; 0xc80
 8000faa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000fac:	4b26      	ldr	r3, [pc, #152]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000fb2:	4b25      	ldr	r3, [pc, #148]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000fb4:	2280      	movs	r2, #128	; 0x80
 8000fb6:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000fb8:	4823      	ldr	r0, [pc, #140]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000fba:	f002 fc6f 	bl	800389c <HAL_TIM_Base_Init>
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	d001      	beq.n	8000fc8 <MX_TIM3_Init+0x60>
  {
    Error_Handler();
 8000fc4:	f7ff fe3e 	bl	8000c44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000fc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fcc:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000fce:	f107 0318 	add.w	r3, r7, #24
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	481c      	ldr	r0, [pc, #112]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000fd6:	f002 fea7 	bl	8003d28 <HAL_TIM_ConfigClockSource>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000fe0:	f7ff fe30 	bl	8000c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000fe4:	4818      	ldr	r0, [pc, #96]	; (8001048 <MX_TIM3_Init+0xe0>)
 8000fe6:	f002 fca7 	bl	8003938 <HAL_TIM_PWM_Init>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8000ff0:	f7ff fe28 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ff4:	2300      	movs	r3, #0
 8000ff6:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000ffc:	f107 0310 	add.w	r3, r7, #16
 8001000:	4619      	mov	r1, r3
 8001002:	4811      	ldr	r0, [pc, #68]	; (8001048 <MX_TIM3_Init+0xe0>)
 8001004:	f003 f98b 	bl	800431e <HAL_TIMEx_MasterConfigSynchronization>
 8001008:	4603      	mov	r3, r0
 800100a:	2b00      	cmp	r3, #0
 800100c:	d001      	beq.n	8001012 <MX_TIM3_Init+0xaa>
  {
    Error_Handler();
 800100e:	f7ff fe19 	bl	8000c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001012:	2360      	movs	r3, #96	; 0x60
 8001014:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001016:	2300      	movs	r3, #0
 8001018:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800101a:	2300      	movs	r3, #0
 800101c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800101e:	2300      	movs	r3, #0
 8001020:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001022:	463b      	mov	r3, r7
 8001024:	2208      	movs	r2, #8
 8001026:	4619      	mov	r1, r3
 8001028:	4807      	ldr	r0, [pc, #28]	; (8001048 <MX_TIM3_Init+0xe0>)
 800102a:	f002 fdb7 	bl	8003b9c <HAL_TIM_PWM_ConfigChannel>
 800102e:	4603      	mov	r3, r0
 8001030:	2b00      	cmp	r3, #0
 8001032:	d001      	beq.n	8001038 <MX_TIM3_Init+0xd0>
  {
    Error_Handler();
 8001034:	f7ff fe06 	bl	8000c44 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8001038:	4803      	ldr	r0, [pc, #12]	; (8001048 <MX_TIM3_Init+0xe0>)
 800103a:	f000 f8c1 	bl	80011c0 <HAL_TIM_MspPostInit>

}
 800103e:	bf00      	nop
 8001040:	3728      	adds	r7, #40	; 0x28
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	20001b20 	.word	0x20001b20
 800104c:	40000400 	.word	0x40000400

08001050 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b08a      	sub	sp, #40	; 0x28
 8001054:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001056:	f107 0318 	add.w	r3, r7, #24
 800105a:	2200      	movs	r2, #0
 800105c:	601a      	str	r2, [r3, #0]
 800105e:	605a      	str	r2, [r3, #4]
 8001060:	609a      	str	r2, [r3, #8]
 8001062:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001064:	f107 0310 	add.w	r3, r7, #16
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]
 800106c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800106e:	463b      	mov	r3, r7
 8001070:	2200      	movs	r2, #0
 8001072:	601a      	str	r2, [r3, #0]
 8001074:	605a      	str	r2, [r3, #4]
 8001076:	609a      	str	r2, [r3, #8]
 8001078:	60da      	str	r2, [r3, #12]

  htim9.Instance = TIM9;
 800107a:	4b2d      	ldr	r3, [pc, #180]	; (8001130 <MX_TIM9_Init+0xe0>)
 800107c:	4a2d      	ldr	r2, [pc, #180]	; (8001134 <MX_TIM9_Init+0xe4>)
 800107e:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 32768;
 8001080:	4b2b      	ldr	r3, [pc, #172]	; (8001130 <MX_TIM9_Init+0xe0>)
 8001082:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001086:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001088:	4b29      	ldr	r3, [pc, #164]	; (8001130 <MX_TIM9_Init+0xe0>)
 800108a:	2200      	movs	r2, #0
 800108c:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 19;
 800108e:	4b28      	ldr	r3, [pc, #160]	; (8001130 <MX_TIM9_Init+0xe0>)
 8001090:	2213      	movs	r2, #19
 8001092:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001094:	4b26      	ldr	r3, [pc, #152]	; (8001130 <MX_TIM9_Init+0xe0>)
 8001096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800109a:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800109c:	4b24      	ldr	r3, [pc, #144]	; (8001130 <MX_TIM9_Init+0xe0>)
 800109e:	2280      	movs	r2, #128	; 0x80
 80010a0:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 80010a2:	4823      	ldr	r0, [pc, #140]	; (8001130 <MX_TIM9_Init+0xe0>)
 80010a4:	f002 fbfa 	bl	800389c <HAL_TIM_Base_Init>
 80010a8:	4603      	mov	r3, r0
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d001      	beq.n	80010b2 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 80010ae:	f7ff fdc9 	bl	8000c44 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010b2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010b6:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 80010b8:	f107 0318 	add.w	r3, r7, #24
 80010bc:	4619      	mov	r1, r3
 80010be:	481c      	ldr	r0, [pc, #112]	; (8001130 <MX_TIM9_Init+0xe0>)
 80010c0:	f002 fe32 	bl	8003d28 <HAL_TIM_ConfigClockSource>
 80010c4:	4603      	mov	r3, r0
 80010c6:	2b00      	cmp	r3, #0
 80010c8:	d001      	beq.n	80010ce <MX_TIM9_Init+0x7e>
  {
    Error_Handler();
 80010ca:	f7ff fdbb 	bl	8000c44 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 80010ce:	4818      	ldr	r0, [pc, #96]	; (8001130 <MX_TIM9_Init+0xe0>)
 80010d0:	f002 fc32 	bl	8003938 <HAL_TIM_PWM_Init>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d001      	beq.n	80010de <MX_TIM9_Init+0x8e>
  {
    Error_Handler();
 80010da:	f7ff fdb3 	bl	8000c44 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010e2:	2300      	movs	r3, #0
 80010e4:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim9, &sMasterConfig) != HAL_OK)
 80010e6:	f107 0310 	add.w	r3, r7, #16
 80010ea:	4619      	mov	r1, r3
 80010ec:	4810      	ldr	r0, [pc, #64]	; (8001130 <MX_TIM9_Init+0xe0>)
 80010ee:	f003 f916 	bl	800431e <HAL_TIMEx_MasterConfigSynchronization>
 80010f2:	4603      	mov	r3, r0
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d001      	beq.n	80010fc <MX_TIM9_Init+0xac>
  {
    Error_Handler();
 80010f8:	f7ff fda4 	bl	8000c44 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010fc:	2360      	movs	r3, #96	; 0x60
 80010fe:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001100:	2300      	movs	r3, #0
 8001102:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001104:	2300      	movs	r3, #0
 8001106:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001108:	2300      	movs	r3, #0
 800110a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800110c:	463b      	mov	r3, r7
 800110e:	2204      	movs	r2, #4
 8001110:	4619      	mov	r1, r3
 8001112:	4807      	ldr	r0, [pc, #28]	; (8001130 <MX_TIM9_Init+0xe0>)
 8001114:	f002 fd42 	bl	8003b9c <HAL_TIM_PWM_ConfigChannel>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d001      	beq.n	8001122 <MX_TIM9_Init+0xd2>
  {
    Error_Handler();
 800111e:	f7ff fd91 	bl	8000c44 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim9);
 8001122:	4803      	ldr	r0, [pc, #12]	; (8001130 <MX_TIM9_Init+0xe0>)
 8001124:	f000 f84c 	bl	80011c0 <HAL_TIM_MspPostInit>

}
 8001128:	bf00      	nop
 800112a:	3728      	adds	r7, #40	; 0x28
 800112c:	46bd      	mov	sp, r7
 800112e:	bd80      	pop	{r7, pc}
 8001130:	20001b5c 	.word	0x20001b5c
 8001134:	40010800 	.word	0x40010800

08001138 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001138:	b480      	push	{r7}
 800113a:	b087      	sub	sp, #28
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	681b      	ldr	r3, [r3, #0]
 8001144:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001148:	d10c      	bne.n	8001164 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800114a:	4b1a      	ldr	r3, [pc, #104]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 800114c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800114e:	4a19      	ldr	r2, [pc, #100]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6253      	str	r3, [r2, #36]	; 0x24
 8001156:	4b17      	ldr	r3, [pc, #92]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 8001158:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	617b      	str	r3, [r7, #20]
 8001160:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM9_CLK_ENABLE();
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 8001162:	e022      	b.n	80011aa <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM3)
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a13      	ldr	r2, [pc, #76]	; (80011b8 <HAL_TIM_Base_MspInit+0x80>)
 800116a:	4293      	cmp	r3, r2
 800116c:	d10c      	bne.n	8001188 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800116e:	4b11      	ldr	r3, [pc, #68]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 8001170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001172:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 8001174:	f043 0302 	orr.w	r3, r3, #2
 8001178:	6253      	str	r3, [r2, #36]	; 0x24
 800117a:	4b0e      	ldr	r3, [pc, #56]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 800117c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800117e:	f003 0302 	and.w	r3, r3, #2
 8001182:	613b      	str	r3, [r7, #16]
 8001184:	693b      	ldr	r3, [r7, #16]
}
 8001186:	e010      	b.n	80011aa <HAL_TIM_Base_MspInit+0x72>
  else if(tim_baseHandle->Instance==TIM9)
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	4a0b      	ldr	r2, [pc, #44]	; (80011bc <HAL_TIM_Base_MspInit+0x84>)
 800118e:	4293      	cmp	r3, r2
 8001190:	d10b      	bne.n	80011aa <HAL_TIM_Base_MspInit+0x72>
    __HAL_RCC_TIM9_CLK_ENABLE();
 8001192:	4b08      	ldr	r3, [pc, #32]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 8001194:	6a1b      	ldr	r3, [r3, #32]
 8001196:	4a07      	ldr	r2, [pc, #28]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 8001198:	f043 0304 	orr.w	r3, r3, #4
 800119c:	6213      	str	r3, [r2, #32]
 800119e:	4b05      	ldr	r3, [pc, #20]	; (80011b4 <HAL_TIM_Base_MspInit+0x7c>)
 80011a0:	6a1b      	ldr	r3, [r3, #32]
 80011a2:	f003 0304 	and.w	r3, r3, #4
 80011a6:	60fb      	str	r3, [r7, #12]
 80011a8:	68fb      	ldr	r3, [r7, #12]
}
 80011aa:	bf00      	nop
 80011ac:	371c      	adds	r7, #28
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bc80      	pop	{r7}
 80011b2:	4770      	bx	lr
 80011b4:	40023800 	.word	0x40023800
 80011b8:	40000400 	.word	0x40000400
 80011bc:	40010800 	.word	0x40010800

080011c0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08a      	sub	sp, #40	; 0x28
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c8:	f107 0314 	add.w	r3, r7, #20
 80011cc:	2200      	movs	r2, #0
 80011ce:	601a      	str	r2, [r3, #0]
 80011d0:	605a      	str	r2, [r3, #4]
 80011d2:	609a      	str	r2, [r3, #8]
 80011d4:	60da      	str	r2, [r3, #12]
 80011d6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	681b      	ldr	r3, [r3, #0]
 80011dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011e0:	d11c      	bne.n	800121c <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	4b33      	ldr	r3, [pc, #204]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 80011e4:	69db      	ldr	r3, [r3, #28]
 80011e6:	4a32      	ldr	r2, [pc, #200]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 80011e8:	f043 0301 	orr.w	r3, r3, #1
 80011ec:	61d3      	str	r3, [r2, #28]
 80011ee:	4b30      	ldr	r3, [pc, #192]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	f003 0301 	and.w	r3, r3, #1
 80011f6:	613b      	str	r3, [r7, #16]
 80011f8:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA0-WKUP1     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = PWM_ENGINE_LEFT_Pin;
 80011fa:	2301      	movs	r3, #1
 80011fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800120a:	2301      	movs	r3, #1
 800120c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_ENGINE_LEFT_GPIO_Port, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	4827      	ldr	r0, [pc, #156]	; (80012b4 <HAL_TIM_MspPostInit+0xf4>)
 8001216:	f000 fcb1 	bl	8001b7c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800121a:	e044      	b.n	80012a6 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM3)
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	4a25      	ldr	r2, [pc, #148]	; (80012b8 <HAL_TIM_MspPostInit+0xf8>)
 8001222:	4293      	cmp	r3, r2
 8001224:	d11d      	bne.n	8001262 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001226:	4b22      	ldr	r3, [pc, #136]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 8001228:	69db      	ldr	r3, [r3, #28]
 800122a:	4a21      	ldr	r2, [pc, #132]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 800122c:	f043 0304 	orr.w	r3, r3, #4
 8001230:	61d3      	str	r3, [r2, #28]
 8001232:	4b1f      	ldr	r3, [pc, #124]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 8001234:	69db      	ldr	r3, [r3, #28]
 8001236:	f003 0304 	and.w	r3, r3, #4
 800123a:	60fb      	str	r3, [r7, #12]
 800123c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = PWM_ENGINE_RIGHT_Pin;
 800123e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001242:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001244:	2302      	movs	r3, #2
 8001246:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001248:	2300      	movs	r3, #0
 800124a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800124c:	2300      	movs	r3, #0
 800124e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001250:	2302      	movs	r3, #2
 8001252:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_ENGINE_RIGHT_GPIO_Port, &GPIO_InitStruct);
 8001254:	f107 0314 	add.w	r3, r7, #20
 8001258:	4619      	mov	r1, r3
 800125a:	4818      	ldr	r0, [pc, #96]	; (80012bc <HAL_TIM_MspPostInit+0xfc>)
 800125c:	f000 fc8e 	bl	8001b7c <HAL_GPIO_Init>
}
 8001260:	e021      	b.n	80012a6 <HAL_TIM_MspPostInit+0xe6>
  else if(timHandle->Instance==TIM9)
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	4a16      	ldr	r2, [pc, #88]	; (80012c0 <HAL_TIM_MspPostInit+0x100>)
 8001268:	4293      	cmp	r3, r2
 800126a:	d11c      	bne.n	80012a6 <HAL_TIM_MspPostInit+0xe6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800126c:	4b10      	ldr	r3, [pc, #64]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 800126e:	69db      	ldr	r3, [r3, #28]
 8001270:	4a0f      	ldr	r2, [pc, #60]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 8001272:	f043 0302 	orr.w	r3, r3, #2
 8001276:	61d3      	str	r3, [r2, #28]
 8001278:	4b0d      	ldr	r3, [pc, #52]	; (80012b0 <HAL_TIM_MspPostInit+0xf0>)
 800127a:	69db      	ldr	r3, [r3, #28]
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	60bb      	str	r3, [r7, #8]
 8001282:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = PWM_SERVO_Pin;
 8001284:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001288:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128a:	2302      	movs	r3, #2
 800128c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128e:	2300      	movs	r3, #0
 8001290:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001292:	2300      	movs	r3, #0
 8001294:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 8001296:	2303      	movs	r3, #3
 8001298:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(PWM_SERVO_GPIO_Port, &GPIO_InitStruct);
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	4619      	mov	r1, r3
 80012a0:	4808      	ldr	r0, [pc, #32]	; (80012c4 <HAL_TIM_MspPostInit+0x104>)
 80012a2:	f000 fc6b 	bl	8001b7c <HAL_GPIO_Init>
}
 80012a6:	bf00      	nop
 80012a8:	3728      	adds	r7, #40	; 0x28
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
 80012ae:	bf00      	nop
 80012b0:	40023800 	.word	0x40023800
 80012b4:	40020000 	.word	0x40020000
 80012b8:	40000400 	.word	0x40000400
 80012bc:	40020800 	.word	0x40020800
 80012c0:	40010800 	.word	0x40010800
 80012c4:	40020400 	.word	0x40020400

080012c8 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80012cc:	4b11      	ldr	r3, [pc, #68]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012ce:	4a12      	ldr	r2, [pc, #72]	; (8001318 <MX_USART3_UART_Init+0x50>)
 80012d0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80012d2:	4b10      	ldr	r3, [pc, #64]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012d4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80012d8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80012da:	4b0e      	ldr	r3, [pc, #56]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80012ec:	4b09      	ldr	r3, [pc, #36]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012ee:	220c      	movs	r2, #12
 80012f0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f2:	4b08      	ldr	r3, [pc, #32]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f8:	4b06      	ldr	r3, [pc, #24]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80012fe:	4805      	ldr	r0, [pc, #20]	; (8001314 <MX_USART3_UART_Init+0x4c>)
 8001300:	f003 f851 	bl	80043a6 <HAL_UART_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800130a:	f7ff fc9b 	bl	8000c44 <Error_Handler>
  }

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	20001bd4 	.word	0x20001bd4
 8001318:	40004800 	.word	0x40004800

0800131c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b08a      	sub	sp, #40	; 0x28
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001324:	f107 0314 	add.w	r3, r7, #20
 8001328:	2200      	movs	r2, #0
 800132a:	601a      	str	r2, [r3, #0]
 800132c:	605a      	str	r2, [r3, #4]
 800132e:	609a      	str	r2, [r3, #8]
 8001330:	60da      	str	r2, [r3, #12]
 8001332:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a17      	ldr	r2, [pc, #92]	; (8001398 <HAL_UART_MspInit+0x7c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d128      	bne.n	8001390 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800133e:	4b17      	ldr	r3, [pc, #92]	; (800139c <HAL_UART_MspInit+0x80>)
 8001340:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001342:	4a16      	ldr	r2, [pc, #88]	; (800139c <HAL_UART_MspInit+0x80>)
 8001344:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001348:	6253      	str	r3, [r2, #36]	; 0x24
 800134a:	4b14      	ldr	r3, [pc, #80]	; (800139c <HAL_UART_MspInit+0x80>)
 800134c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800134e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001352:	613b      	str	r3, [r7, #16]
 8001354:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001356:	4b11      	ldr	r3, [pc, #68]	; (800139c <HAL_UART_MspInit+0x80>)
 8001358:	69db      	ldr	r3, [r3, #28]
 800135a:	4a10      	ldr	r2, [pc, #64]	; (800139c <HAL_UART_MspInit+0x80>)
 800135c:	f043 0302 	orr.w	r3, r3, #2
 8001360:	61d3      	str	r3, [r2, #28]
 8001362:	4b0e      	ldr	r3, [pc, #56]	; (800139c <HAL_UART_MspInit+0x80>)
 8001364:	69db      	ldr	r3, [r3, #28]
 8001366:	f003 0302 	and.w	r3, r3, #2
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800136e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001372:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001374:	2302      	movs	r3, #2
 8001376:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001378:	2300      	movs	r3, #0
 800137a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800137c:	2303      	movs	r3, #3
 800137e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001380:	2307      	movs	r3, #7
 8001382:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001384:	f107 0314 	add.w	r3, r7, #20
 8001388:	4619      	mov	r1, r3
 800138a:	4805      	ldr	r0, [pc, #20]	; (80013a0 <HAL_UART_MspInit+0x84>)
 800138c:	f000 fbf6 	bl	8001b7c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001390:	bf00      	nop
 8001392:	3728      	adds	r7, #40	; 0x28
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	40004800 	.word	0x40004800
 800139c:	40023800 	.word	0x40023800
 80013a0:	40020400 	.word	0x40020400

080013a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80013a4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80013a6:	e003      	b.n	80013b0 <LoopCopyDataInit>

080013a8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80013a8:	4b0b      	ldr	r3, [pc, #44]	; (80013d8 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80013aa:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80013ac:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80013ae:	3104      	adds	r1, #4

080013b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80013b0:	480a      	ldr	r0, [pc, #40]	; (80013dc <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80013b2:	4b0b      	ldr	r3, [pc, #44]	; (80013e0 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80013b4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80013b6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80013b8:	d3f6      	bcc.n	80013a8 <CopyDataInit>
  ldr r2, =_sbss
 80013ba:	4a0a      	ldr	r2, [pc, #40]	; (80013e4 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80013bc:	e002      	b.n	80013c4 <LoopFillZerobss>

080013be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80013be:	2300      	movs	r3, #0
  str r3, [r2], #4
 80013c0:	f842 3b04 	str.w	r3, [r2], #4

080013c4 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80013c4:	4b08      	ldr	r3, [pc, #32]	; (80013e8 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80013c6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80013c8:	d3f9      	bcc.n	80013be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80013ca:	f7ff fd27 	bl	8000e1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80013ce:	f006 f8a3 	bl	8007518 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013d2:	f7ff fbb7 	bl	8000b44 <main>
  bx lr
 80013d6:	4770      	bx	lr
  ldr r3, =_sidata
 80013d8:	08007a48 	.word	0x08007a48
  ldr r0, =_sdata
 80013dc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80013e0:	200000d4 	.word	0x200000d4
  ldr r2, =_sbss
 80013e4:	200000d4 	.word	0x200000d4
  ldr r3, = _ebss
 80013e8:	20001c5c 	.word	0x20001c5c

080013ec <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013ec:	e7fe      	b.n	80013ec <ADC1_IRQHandler>

080013ee <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ee:	b580      	push	{r7, lr}
 80013f0:	b082      	sub	sp, #8
 80013f2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013f4:	2300      	movs	r3, #0
 80013f6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80013f8:	2003      	movs	r0, #3
 80013fa:	f000 fb89 	bl	8001b10 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013fe:	2000      	movs	r0, #0
 8001400:	f7ff fc5a 	bl	8000cb8 <HAL_InitTick>
 8001404:	4603      	mov	r3, r0
 8001406:	2b00      	cmp	r3, #0
 8001408:	d002      	beq.n	8001410 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800140a:	2301      	movs	r3, #1
 800140c:	71fb      	strb	r3, [r7, #7]
 800140e:	e001      	b.n	8001414 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001410:	f7ff fc1e 	bl	8000c50 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001414:	79fb      	ldrb	r3, [r7, #7]
}
 8001416:	4618      	mov	r0, r3
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}
	...

08001420 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001420:	b480      	push	{r7}
 8001422:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001424:	4b05      	ldr	r3, [pc, #20]	; (800143c <HAL_IncTick+0x1c>)
 8001426:	681a      	ldr	r2, [r3, #0]
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <HAL_IncTick+0x20>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	4413      	add	r3, r2
 800142e:	4a03      	ldr	r2, [pc, #12]	; (800143c <HAL_IncTick+0x1c>)
 8001430:	6013      	str	r3, [r2, #0]
}
 8001432:	bf00      	nop
 8001434:	46bd      	mov	sp, r7
 8001436:	bc80      	pop	{r7}
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20001c14 	.word	0x20001c14
 8001440:	20000068 	.word	0x20000068

08001444 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001444:	b480      	push	{r7}
 8001446:	af00      	add	r7, sp, #0
  return uwTick;
 8001448:	4b02      	ldr	r3, [pc, #8]	; (8001454 <HAL_GetTick+0x10>)
 800144a:	681b      	ldr	r3, [r3, #0]
}
 800144c:	4618      	mov	r0, r3
 800144e:	46bd      	mov	sp, r7
 8001450:	bc80      	pop	{r7}
 8001452:	4770      	bx	lr
 8001454:	20001c14 	.word	0x20001c14

08001458 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b08e      	sub	sp, #56	; 0x38
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001460:	2300      	movs	r3, #0
 8001462:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint32_t tmp_cr1 = 0;
 8001466:	2300      	movs	r3, #0
 8001468:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t tmp_cr2 = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Check ADC handle */
  if(hadc == NULL)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	2b00      	cmp	r3, #0
 8001472:	d101      	bne.n	8001478 <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 8001474:	2301      	movs	r3, #1
 8001476:	e127      	b.n	80016c8 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_CHANNELSBANK(hadc->Init.ChannelsBank));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	691b      	ldr	r3, [r3, #16]
 800147c:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001482:	2b00      	cmp	r3, #0
 8001484:	d115      	bne.n	80014b2 <HAL_ADC_Init+0x5a>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	2200      	movs	r2, #0
 800148a:	651a      	str	r2, [r3, #80]	; 0x50
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2200      	movs	r2, #0
 8001490:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
    
    /* Enable SYSCFG clock to control the routing Interface (RI) */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001494:	4b8e      	ldr	r3, [pc, #568]	; (80016d0 <HAL_ADC_Init+0x278>)
 8001496:	6a1b      	ldr	r3, [r3, #32]
 8001498:	4a8d      	ldr	r2, [pc, #564]	; (80016d0 <HAL_ADC_Init+0x278>)
 800149a:	f043 0301 	orr.w	r3, r3, #1
 800149e:	6213      	str	r3, [r2, #32]
 80014a0:	4b8b      	ldr	r3, [pc, #556]	; (80016d0 <HAL_ADC_Init+0x278>)
 80014a2:	6a1b      	ldr	r3, [r3, #32]
 80014a4:	f003 0301 	and.w	r3, r3, #1
 80014a8:	60bb      	str	r3, [r7, #8]
 80014aa:	68bb      	ldr	r3, [r7, #8]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80014ac:	6878      	ldr	r0, [r7, #4]
 80014ae:	f7ff f94b 	bl	8000748 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014b6:	f003 0310 	and.w	r3, r3, #16
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	f040 80ff 	bne.w	80016be <HAL_ADC_Init+0x266>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014c4:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80014c8:	f023 0302 	bic.w	r3, r3, #2
 80014cc:	f043 0202 	orr.w	r2, r3, #2
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	64da      	str	r2, [r3, #76]	; 0x4c
    
    /* Set ADC parameters */
    
    /* Configuration of common ADC clock: clock source HSI with selectable    */
    /* prescaler                                                              */
    MODIFY_REG(ADC->CCR                 ,
 80014d4:	4b7f      	ldr	r3, [pc, #508]	; (80016d4 <HAL_ADC_Init+0x27c>)
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	685b      	ldr	r3, [r3, #4]
 80014e0:	497c      	ldr	r1, [pc, #496]	; (80016d4 <HAL_ADC_Init+0x27c>)
 80014e2:	4313      	orrs	r3, r2
 80014e4:	604b      	str	r3, [r1, #4]
    /*  - external trigger polarity                                           */
    /*  - End of conversion selection                                         */
    /*  - DMA continuous request                                              */
    /*  - Channels bank (Banks availability depends on devices categories)    */
    /*  - continuous conversion mode                                          */
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80014e6:	687b      	ldr	r3, [r7, #4]
 80014e8:	68da      	ldr	r2, [r3, #12]
                hadc->Init.EOCSelection                                        |
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	695b      	ldr	r3, [r3, #20]
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 80014ee:	431a      	orrs	r2, r3
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80014f6:	4619      	mov	r1, r3
 80014f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80014fc:	623b      	str	r3, [r7, #32]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014fe:	6a3b      	ldr	r3, [r7, #32]
 8001500:	fa93 f3a3 	rbit	r3, r3
 8001504:	61fb      	str	r3, [r7, #28]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001506:	69fb      	ldr	r3, [r7, #28]
 8001508:	fab3 f383 	clz	r3, r3
 800150c:	b2db      	uxtb	r3, r3
 800150e:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.EOCSelection                                        |
 8001512:	431a      	orrs	r2, r3
                hadc->Init.ChannelsBank                                        |
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a1b      	ldr	r3, [r3, #32]
                ADC_CR2_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001518:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)     );
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001520:	4619      	mov	r1, r3
 8001522:	2302      	movs	r3, #2
 8001524:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001528:	fa93 f3a3 	rbit	r3, r3
 800152c:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	fab3 f383 	clz	r3, r3
 8001534:	b2db      	uxtb	r3, r3
 8001536:	fa01 f303 	lsl.w	r3, r1, r3
                hadc->Init.ChannelsBank                                        |
 800153a:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                           |
 800153c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800153e:	4313      	orrs	r3, r2
 8001540:	62fb      	str	r3, [r7, #44]	; 0x2c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001546:	2b10      	cmp	r3, #16
 8001548:	d007      	beq.n	800155a <HAL_ADC_Init+0x102>
    {
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
                  hadc->Init.ExternalTrigConvEdge );
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
      tmp_cr2 |= ( hadc->Init.ExternalTrigConv    |
 8001552:	4313      	orrs	r3, r2
 8001554:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001556:	4313      	orrs	r3, r2
 8001558:	62fb      	str	r3, [r7, #44]	; 0x2c
    /*  - resolution                                                          */
    /*  - auto power off (LowPowerAutoPowerOff mode)                          */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    if ((ADC_IS_ENABLE(hadc) == RESET))
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001564:	2b40      	cmp	r3, #64	; 0x40
 8001566:	d04f      	beq.n	8001608 <HAL_ADC_Init+0x1b0>
    {
      tmp_cr2 |= hadc->Init.LowPowerAutoWait;
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800156e:	4313      	orrs	r3, r2
 8001570:	62fb      	str	r3, [r7, #44]	; 0x2c
      
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	689a      	ldr	r2, [r3, #8]
                  hadc->Init.LowPowerAutoPowerOff           |
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
      tmp_cr1 |= (hadc->Init.Resolution                     |
 800157a:	4313      	orrs	r3, r2
                  ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode)  );
 800157c:	687a      	ldr	r2, [r7, #4]
 800157e:	6912      	ldr	r2, [r2, #16]
 8001580:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
 8001584:	d003      	beq.n	800158e <HAL_ADC_Init+0x136>
 8001586:	687a      	ldr	r2, [r7, #4]
 8001588:	6912      	ldr	r2, [r2, #16]
 800158a:	2a01      	cmp	r2, #1
 800158c:	d102      	bne.n	8001594 <HAL_ADC_Init+0x13c>
 800158e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001592:	e000      	b.n	8001596 <HAL_ADC_Init+0x13e>
 8001594:	2200      	movs	r2, #0
                  hadc->Init.LowPowerAutoPowerOff           |
 8001596:	4313      	orrs	r3, r2
      tmp_cr1 |= (hadc->Init.Resolution                     |
 8001598:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800159a:	4313      	orrs	r3, r2
 800159c:	633b      	str	r3, [r7, #48]	; 0x30
      
      /* Enable discontinuous mode only if continuous mode is disabled */
      /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter  */
      /*       discontinuous is set anyway, but has no effect on ADC HW.      */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d125      	bne.n	80015f4 <HAL_ADC_Init+0x19c>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d114      	bne.n	80015dc <HAL_ADC_Init+0x184>
        {
          /* Enable the selected ADC regular discontinuous mode */
          /* Set the number of channels to be converted in discontinuous mode */
          SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	3b01      	subs	r3, #1
 80015b8:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 80015bc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015be:	69ba      	ldr	r2, [r7, #24]
 80015c0:	fa92 f2a2 	rbit	r2, r2
 80015c4:	617a      	str	r2, [r7, #20]
  return result;
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	fab2 f282 	clz	r2, r2
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	4093      	lsls	r3, r2
 80015d0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80015d4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80015d6:	4313      	orrs	r3, r2
 80015d8:	633b      	str	r3, [r7, #48]	; 0x30
 80015da:	e00b      	b.n	80015f4 <HAL_ADC_Init+0x19c>
        {
          /* ADC regular group settings continuous and sequencer discontinuous*/
          /* cannot be enabled simultaneously.                                */
          
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015e0:	f043 0220 	orr.w	r2, r3, #32
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	64da      	str	r2, [r3, #76]	; 0x4c
          
          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80015ec:	f043 0201 	orr.w	r2, r3, #1
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	651a      	str	r2, [r3, #80]	; 0x50
        }
      }
      
      /* Update ADC configuration register CR1 with previous settings */
        MODIFY_REG(hadc->Instance->CR1,
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	685a      	ldr	r2, [r3, #4]
 80015fa:	4b37      	ldr	r3, [pc, #220]	; (80016d8 <HAL_ADC_Init+0x280>)
 80015fc:	4013      	ands	r3, r2
 80015fe:	687a      	ldr	r2, [r7, #4]
 8001600:	6812      	ldr	r2, [r2, #0]
 8001602:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001604:	430b      	orrs	r3, r1
 8001606:	6053      	str	r3, [r2, #4]
                   ADC_CR1_SCAN     ,
                   tmp_cr1           );
    }
    
    /* Update ADC configuration register CR2 with previous settings */
    MODIFY_REG(hadc->Instance->CR2    ,
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	689a      	ldr	r2, [r3, #8]
 800160e:	4b33      	ldr	r3, [pc, #204]	; (80016dc <HAL_ADC_Init+0x284>)
 8001610:	4013      	ands	r3, r2
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	6812      	ldr	r2, [r2, #0]
 8001616:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001618:	430b      	orrs	r3, r1
 800161a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	691b      	ldr	r3, [r3, #16]
 8001620:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001624:	d003      	beq.n	800162e <HAL_ADC_Init+0x1d6>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	691b      	ldr	r3, [r3, #16]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d119      	bne.n	8001662 <HAL_ADC_Init+0x20a>
    {
      MODIFY_REG(hadc->Instance->SQR1                         ,
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001634:	f023 71f8 	bic.w	r1, r3, #32505856	; 0x1f00000
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800163c:	3b01      	subs	r3, #1
 800163e:	f04f 72f8 	mov.w	r2, #32505856	; 0x1f00000
 8001642:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	fa92 f2a2 	rbit	r2, r2
 800164a:	60fa      	str	r2, [r7, #12]
  return result;
 800164c:	68fa      	ldr	r2, [r7, #12]
 800164e:	fab2 f282 	clz	r2, r2
 8001652:	b2d2      	uxtb	r2, r2
 8001654:	fa03 f202 	lsl.w	r2, r3, r2
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	430a      	orrs	r2, r1
 800165e:	631a      	str	r2, [r3, #48]	; 0x30
 8001660:	e007      	b.n	8001672 <HAL_ADC_Init+0x21a>
                 ADC_SQR1_L                                   ,
                 ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion)  );
    }
    else
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	f022 72f8 	bic.w	r2, r2, #32505856	; 0x1f00000
 8001670:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding execution control bits ADON,     */
    /* JSWSTART, SWSTART and injected trigger bits JEXTEN and JEXTSEL).       */
    if ((READ_REG(hadc->Instance->CR2) & ~(ADC_CR2_ADON |
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	4b19      	ldr	r3, [pc, #100]	; (80016e0 <HAL_ADC_Init+0x288>)
 800167a:	4013      	ands	r3, r2
 800167c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800167e:	429a      	cmp	r2, r3
 8001680:	d10b      	bne.n	800169a <HAL_ADC_Init+0x242>
                                           ADC_CR2_SWSTART | ADC_CR2_JSWSTART |
                                           ADC_CR2_JEXTEN  | ADC_CR2_JEXTSEL   ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	651a      	str	r2, [r3, #80]	; 0x50
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800168c:	f023 0303 	bic.w	r3, r3, #3
 8001690:	f043 0201 	orr.w	r2, r3, #1
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	64da      	str	r2, [r3, #76]	; 0x4c
 8001698:	e014      	b.n	80016c4 <HAL_ADC_Init+0x26c>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800169e:	f023 0312 	bic.w	r3, r3, #18
 80016a2:	f043 0210 	orr.w	r2, r3, #16
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	64da      	str	r2, [r3, #76]	; 0x4c
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80016ae:	f043 0201 	orr.w	r2, r3, #1
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	651a      	str	r2, [r3, #80]	; 0x50
      
      tmp_hal_status = HAL_ERROR;
 80016b6:	2301      	movs	r3, #1
 80016b8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80016bc:	e002      	b.n	80016c4 <HAL_ADC_Init+0x26c>
    }
    
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  }
  
  /* Return function status */
  return tmp_hal_status;
 80016c4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80016c8:	4618      	mov	r0, r3
 80016ca:	3738      	adds	r7, #56	; 0x38
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	40023800 	.word	0x40023800
 80016d4:	40012700 	.word	0x40012700
 80016d8:	fcfc16ff 	.word	0xfcfc16ff
 80016dc:	c0fff189 	.word	0xc0fff189
 80016e0:	bf80fffe 	.word	0xbf80fffe

080016e4 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80016e4:	b480      	push	{r7}
 80016e6:	b085      	sub	sp, #20
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
 80016ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80016ee:	2300      	movs	r3, #0
 80016f0:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0;
 80016f2:	2300      	movs	r3, #0
 80016f4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80016fc:	2b01      	cmp	r3, #1
 80016fe:	d101      	bne.n	8001704 <HAL_ADC_ConfigChannel+0x20>
 8001700:	2302      	movs	r3, #2
 8001702:	e14f      	b.n	80019a4 <HAL_ADC_ConfigChannel+0x2c0>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2201      	movs	r2, #1
 8001708:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
   
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	2b06      	cmp	r3, #6
 8001712:	d81c      	bhi.n	800174e <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR5,
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800171a:	683b      	ldr	r3, [r7, #0]
 800171c:	685a      	ldr	r2, [r3, #4]
 800171e:	4613      	mov	r3, r2
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	4413      	add	r3, r2
 8001724:	3b05      	subs	r3, #5
 8001726:	221f      	movs	r2, #31
 8001728:	fa02 f303 	lsl.w	r3, r2, r3
 800172c:	43db      	mvns	r3, r3
 800172e:	4019      	ands	r1, r3
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	6818      	ldr	r0, [r3, #0]
 8001734:	683b      	ldr	r3, [r7, #0]
 8001736:	685a      	ldr	r2, [r3, #4]
 8001738:	4613      	mov	r3, r2
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	4413      	add	r3, r2
 800173e:	3b05      	subs	r3, #5
 8001740:	fa00 f203 	lsl.w	r2, r0, r3
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	681b      	ldr	r3, [r3, #0]
 8001748:	430a      	orrs	r2, r1
 800174a:	641a      	str	r2, [r3, #64]	; 0x40
 800174c:	e07e      	b.n	800184c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR5_RK(ADC_SQR5_SQ1, sConfig->Rank),
               ADC_SQR5_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2b0c      	cmp	r3, #12
 8001754:	d81c      	bhi.n	8001790 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR4,
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685a      	ldr	r2, [r3, #4]
 8001760:	4613      	mov	r3, r2
 8001762:	009b      	lsls	r3, r3, #2
 8001764:	4413      	add	r3, r2
 8001766:	3b23      	subs	r3, #35	; 0x23
 8001768:	221f      	movs	r2, #31
 800176a:	fa02 f303 	lsl.w	r3, r2, r3
 800176e:	43db      	mvns	r3, r3
 8001770:	4019      	ands	r1, r3
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	6818      	ldr	r0, [r3, #0]
 8001776:	683b      	ldr	r3, [r7, #0]
 8001778:	685a      	ldr	r2, [r3, #4]
 800177a:	4613      	mov	r3, r2
 800177c:	009b      	lsls	r3, r3, #2
 800177e:	4413      	add	r3, r2
 8001780:	3b23      	subs	r3, #35	; 0x23
 8001782:	fa00 f203 	lsl.w	r2, r0, r3
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	430a      	orrs	r2, r1
 800178c:	63da      	str	r2, [r3, #60]	; 0x3c
 800178e:	e05d      	b.n	800184c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR4_RK(ADC_SQR4_SQ7, sConfig->Rank),
               ADC_SQR4_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 18 */
  else if (sConfig->Rank < 19)
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	685b      	ldr	r3, [r3, #4]
 8001794:	2b12      	cmp	r3, #18
 8001796:	d81c      	bhi.n	80017d2 <HAL_ADC_ConfigChannel+0xee>
  {
    MODIFY_REG(hadc->Instance->SQR3,
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	6b99      	ldr	r1, [r3, #56]	; 0x38
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	685a      	ldr	r2, [r3, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	4413      	add	r3, r2
 80017a8:	3b41      	subs	r3, #65	; 0x41
 80017aa:	221f      	movs	r2, #31
 80017ac:	fa02 f303 	lsl.w	r3, r2, r3
 80017b0:	43db      	mvns	r3, r3
 80017b2:	4019      	ands	r1, r3
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	6818      	ldr	r0, [r3, #0]
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	685a      	ldr	r2, [r3, #4]
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	3b41      	subs	r3, #65	; 0x41
 80017c4:	fa00 f203 	lsl.w	r2, r0, r3
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	430a      	orrs	r2, r1
 80017ce:	639a      	str	r2, [r3, #56]	; 0x38
 80017d0:	e03c      	b.n	800184c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR3_RK(ADC_SQR3_SQ13, sConfig->Rank),
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 19 to 24 */
  else if (sConfig->Rank < 25)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	685b      	ldr	r3, [r3, #4]
 80017d6:	2b18      	cmp	r3, #24
 80017d8:	d81c      	bhi.n	8001814 <HAL_ADC_ConfigChannel+0x130>
  {
    MODIFY_REG(hadc->Instance->SQR2,
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	685a      	ldr	r2, [r3, #4]
 80017e4:	4613      	mov	r3, r2
 80017e6:	009b      	lsls	r3, r3, #2
 80017e8:	4413      	add	r3, r2
 80017ea:	3b5f      	subs	r3, #95	; 0x5f
 80017ec:	221f      	movs	r2, #31
 80017ee:	fa02 f303 	lsl.w	r3, r2, r3
 80017f2:	43db      	mvns	r3, r3
 80017f4:	4019      	ands	r1, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	6818      	ldr	r0, [r3, #0]
 80017fa:	683b      	ldr	r3, [r7, #0]
 80017fc:	685a      	ldr	r2, [r3, #4]
 80017fe:	4613      	mov	r3, r2
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	4413      	add	r3, r2
 8001804:	3b5f      	subs	r3, #95	; 0x5f
 8001806:	fa00 f203 	lsl.w	r2, r0, r3
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	430a      	orrs	r2, r1
 8001810:	635a      	str	r2, [r3, #52]	; 0x34
 8001812:	e01b      	b.n	800184c <HAL_ADC_ConfigChannel+0x168>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 25 to 28 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1,
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	685a      	ldr	r2, [r3, #4]
 800181e:	4613      	mov	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	3b7d      	subs	r3, #125	; 0x7d
 8001826:	221f      	movs	r2, #31
 8001828:	fa02 f303 	lsl.w	r3, r2, r3
 800182c:	43db      	mvns	r3, r3
 800182e:	4019      	ands	r1, r3
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	6818      	ldr	r0, [r3, #0]
 8001834:	683b      	ldr	r3, [r7, #0]
 8001836:	685a      	ldr	r2, [r3, #4]
 8001838:	4613      	mov	r3, r2
 800183a:	009b      	lsls	r3, r3, #2
 800183c:	4413      	add	r3, r2
 800183e:	3b7d      	subs	r3, #125	; 0x7d
 8001840:	fa00 f203 	lsl.w	r2, r0, r3
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	430a      	orrs	r2, r1
 800184a:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 0 to 9 */
  if (sConfig->Channel < ADC_CHANNEL_10)
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	2b09      	cmp	r3, #9
 8001852:	d81a      	bhi.n	800188a <HAL_ADC_ConfigChannel+0x1a6>
  {
    MODIFY_REG(hadc->Instance->SMPR3,
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	6959      	ldr	r1, [r3, #20]
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681a      	ldr	r2, [r3, #0]
 800185e:	4613      	mov	r3, r2
 8001860:	005b      	lsls	r3, r3, #1
 8001862:	4413      	add	r3, r2
 8001864:	2207      	movs	r2, #7
 8001866:	fa02 f303 	lsl.w	r3, r2, r3
 800186a:	43db      	mvns	r3, r3
 800186c:	4019      	ands	r1, r3
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	6898      	ldr	r0, [r3, #8]
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	681a      	ldr	r2, [r3, #0]
 8001876:	4613      	mov	r3, r2
 8001878:	005b      	lsls	r3, r3, #1
 800187a:	4413      	add	r3, r2
 800187c:	fa00 f203 	lsl.w	r2, r0, r3
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	430a      	orrs	r2, r1
 8001886:	615a      	str	r2, [r3, #20]
 8001888:	e05d      	b.n	8001946 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR3(ADC_SMPR3_SMP0, sConfig->Channel),
               ADC_SMPR3(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 10 to 19 */
  else if (sConfig->Channel < ADC_CHANNEL_20)
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	2b13      	cmp	r3, #19
 8001890:	d81c      	bhi.n	80018cc <HAL_ADC_ConfigChannel+0x1e8>
  {
    MODIFY_REG(hadc->Instance->SMPR2,
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	6919      	ldr	r1, [r3, #16]
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	681a      	ldr	r2, [r3, #0]
 800189c:	4613      	mov	r3, r2
 800189e:	005b      	lsls	r3, r3, #1
 80018a0:	4413      	add	r3, r2
 80018a2:	3b1e      	subs	r3, #30
 80018a4:	2207      	movs	r2, #7
 80018a6:	fa02 f303 	lsl.w	r3, r2, r3
 80018aa:	43db      	mvns	r3, r3
 80018ac:	4019      	ands	r1, r3
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	6898      	ldr	r0, [r3, #8]
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	4613      	mov	r3, r2
 80018b8:	005b      	lsls	r3, r3, #1
 80018ba:	4413      	add	r3, r2
 80018bc:	3b1e      	subs	r3, #30
 80018be:	fa00 f203 	lsl.w	r2, r0, r3
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	611a      	str	r2, [r3, #16]
 80018ca:	e03c      	b.n	8001946 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel),
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 20 to 26 for devices Cat.1, Cat.2, Cat.3 */
  /* For channels 20 to 29 for devices Cat4, Cat.5 */
  else if (sConfig->Channel <= ADC_SMPR1_CHANNEL_MAX)
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	2b1d      	cmp	r3, #29
 80018d2:	d81c      	bhi.n	800190e <HAL_ADC_ConfigChannel+0x22a>
  {
    MODIFY_REG(hadc->Instance->SMPR1,
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	68d9      	ldr	r1, [r3, #12]
 80018da:	683b      	ldr	r3, [r7, #0]
 80018dc:	681a      	ldr	r2, [r3, #0]
 80018de:	4613      	mov	r3, r2
 80018e0:	005b      	lsls	r3, r3, #1
 80018e2:	4413      	add	r3, r2
 80018e4:	3b3c      	subs	r3, #60	; 0x3c
 80018e6:	2207      	movs	r2, #7
 80018e8:	fa02 f303 	lsl.w	r3, r2, r3
 80018ec:	43db      	mvns	r3, r3
 80018ee:	4019      	ands	r1, r3
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	6898      	ldr	r0, [r3, #8]
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4613      	mov	r3, r2
 80018fa:	005b      	lsls	r3, r3, #1
 80018fc:	4413      	add	r3, r2
 80018fe:	3b3c      	subs	r3, #60	; 0x3c
 8001900:	fa00 f203 	lsl.w	r2, r0, r3
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	430a      	orrs	r2, r1
 800190a:	60da      	str	r2, [r3, #12]
 800190c:	e01b      	b.n	8001946 <HAL_ADC_ConfigChannel+0x262>
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  /* For channels 30 to 31 for devices Cat4, Cat.5 */
  else
  {
    ADC_SMPR0_CHANNEL_SET(hadc, sConfig->SamplingTime, sConfig->Channel);
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 8001914:	683b      	ldr	r3, [r7, #0]
 8001916:	681a      	ldr	r2, [r3, #0]
 8001918:	4613      	mov	r3, r2
 800191a:	005b      	lsls	r3, r3, #1
 800191c:	4413      	add	r3, r2
 800191e:	3b5a      	subs	r3, #90	; 0x5a
 8001920:	2207      	movs	r2, #7
 8001922:	fa02 f303 	lsl.w	r3, r2, r3
 8001926:	43db      	mvns	r3, r3
 8001928:	4019      	ands	r1, r3
 800192a:	683b      	ldr	r3, [r7, #0]
 800192c:	6898      	ldr	r0, [r3, #8]
 800192e:	683b      	ldr	r3, [r7, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	4613      	mov	r3, r2
 8001934:	005b      	lsls	r3, r3, #1
 8001936:	4413      	add	r3, r2
 8001938:	3b5a      	subs	r3, #90	; 0x5a
 800193a:	fa00 f203 	lsl.w	r2, r0, r3
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	430a      	orrs	r2, r1
 8001944:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	2b10      	cmp	r3, #16
 800194c:	d003      	beq.n	8001956 <HAL_ADC_ConfigChannel+0x272>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8001952:	2b11      	cmp	r3, #17
 8001954:	d121      	bne.n	800199a <HAL_ADC_ConfigChannel+0x2b6>
  {
      if (READ_BIT(ADC->CCR, ADC_CCR_TSVREFE) == RESET)
 8001956:	4b16      	ldr	r3, [pc, #88]	; (80019b0 <HAL_ADC_ConfigChannel+0x2cc>)
 8001958:	685b      	ldr	r3, [r3, #4]
 800195a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800195e:	2b00      	cmp	r3, #0
 8001960:	d11b      	bne.n	800199a <HAL_ADC_ConfigChannel+0x2b6>
      {
        SET_BIT(ADC->CCR, ADC_CCR_TSVREFE);
 8001962:	4b13      	ldr	r3, [pc, #76]	; (80019b0 <HAL_ADC_ConfigChannel+0x2cc>)
 8001964:	685b      	ldr	r3, [r3, #4]
 8001966:	4a12      	ldr	r2, [pc, #72]	; (80019b0 <HAL_ADC_ConfigChannel+0x2cc>)
 8001968:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800196c:	6053      	str	r3, [r2, #4]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	2b10      	cmp	r3, #16
 8001974:	d111      	bne.n	800199a <HAL_ADC_ConfigChannel+0x2b6>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001976:	4b0f      	ldr	r3, [pc, #60]	; (80019b4 <HAL_ADC_ConfigChannel+0x2d0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	4a0f      	ldr	r2, [pc, #60]	; (80019b8 <HAL_ADC_ConfigChannel+0x2d4>)
 800197c:	fba2 2303 	umull	r2, r3, r2, r3
 8001980:	0c9a      	lsrs	r2, r3, #18
 8001982:	4613      	mov	r3, r2
 8001984:	009b      	lsls	r3, r3, #2
 8001986:	4413      	add	r3, r2
 8001988:	005b      	lsls	r3, r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 800198c:	e002      	b.n	8001994 <HAL_ADC_ConfigChannel+0x2b0>
          {
            wait_loop_index--;
 800198e:	68bb      	ldr	r3, [r7, #8]
 8001990:	3b01      	subs	r3, #1
 8001992:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f9      	bne.n	800198e <HAL_ADC_ConfigChannel+0x2aa>
        }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
  
  /* Return function status */
  return tmp_hal_status;
 80019a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bc80      	pop	{r7}
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	40012700 	.word	0x40012700
 80019b4:	20000060 	.word	0x20000060
 80019b8:	431bde83 	.word	0x431bde83

080019bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019bc:	b480      	push	{r7}
 80019be:	b085      	sub	sp, #20
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	f003 0307 	and.w	r3, r3, #7
 80019ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019cc:	4b0c      	ldr	r3, [pc, #48]	; (8001a00 <__NVIC_SetPriorityGrouping+0x44>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019d2:	68ba      	ldr	r2, [r7, #8]
 80019d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019d8:	4013      	ands	r3, r2
 80019da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019ee:	4a04      	ldr	r2, [pc, #16]	; (8001a00 <__NVIC_SetPriorityGrouping+0x44>)
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	60d3      	str	r3, [r2, #12]
}
 80019f4:	bf00      	nop
 80019f6:	3714      	adds	r7, #20
 80019f8:	46bd      	mov	sp, r7
 80019fa:	bc80      	pop	{r7}
 80019fc:	4770      	bx	lr
 80019fe:	bf00      	nop
 8001a00:	e000ed00 	.word	0xe000ed00

08001a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a04:	b480      	push	{r7}
 8001a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a08:	4b04      	ldr	r3, [pc, #16]	; (8001a1c <__NVIC_GetPriorityGrouping+0x18>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	0a1b      	lsrs	r3, r3, #8
 8001a0e:	f003 0307 	and.w	r3, r3, #7
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	46bd      	mov	sp, r7
 8001a16:	bc80      	pop	{r7}
 8001a18:	4770      	bx	lr
 8001a1a:	bf00      	nop
 8001a1c:	e000ed00 	.word	0xe000ed00

08001a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a20:	b480      	push	{r7}
 8001a22:	b083      	sub	sp, #12
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	4603      	mov	r3, r0
 8001a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	db0b      	blt.n	8001a4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a32:	79fb      	ldrb	r3, [r7, #7]
 8001a34:	f003 021f 	and.w	r2, r3, #31
 8001a38:	4906      	ldr	r1, [pc, #24]	; (8001a54 <__NVIC_EnableIRQ+0x34>)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	095b      	lsrs	r3, r3, #5
 8001a40:	2001      	movs	r0, #1
 8001a42:	fa00 f202 	lsl.w	r2, r0, r2
 8001a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001a4a:	bf00      	nop
 8001a4c:	370c      	adds	r7, #12
 8001a4e:	46bd      	mov	sp, r7
 8001a50:	bc80      	pop	{r7}
 8001a52:	4770      	bx	lr
 8001a54:	e000e100 	.word	0xe000e100

08001a58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b083      	sub	sp, #12
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	4603      	mov	r3, r0
 8001a60:	6039      	str	r1, [r7, #0]
 8001a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	db0a      	blt.n	8001a82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	b2da      	uxtb	r2, r3
 8001a70:	490c      	ldr	r1, [pc, #48]	; (8001aa4 <__NVIC_SetPriority+0x4c>)
 8001a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a76:	0112      	lsls	r2, r2, #4
 8001a78:	b2d2      	uxtb	r2, r2
 8001a7a:	440b      	add	r3, r1
 8001a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a80:	e00a      	b.n	8001a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	b2da      	uxtb	r2, r3
 8001a86:	4908      	ldr	r1, [pc, #32]	; (8001aa8 <__NVIC_SetPriority+0x50>)
 8001a88:	79fb      	ldrb	r3, [r7, #7]
 8001a8a:	f003 030f 	and.w	r3, r3, #15
 8001a8e:	3b04      	subs	r3, #4
 8001a90:	0112      	lsls	r2, r2, #4
 8001a92:	b2d2      	uxtb	r2, r2
 8001a94:	440b      	add	r3, r1
 8001a96:	761a      	strb	r2, [r3, #24]
}
 8001a98:	bf00      	nop
 8001a9a:	370c      	adds	r7, #12
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bc80      	pop	{r7}
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	e000e100 	.word	0xe000e100
 8001aa8:	e000ed00 	.word	0xe000ed00

08001aac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b089      	sub	sp, #36	; 0x24
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	f003 0307 	and.w	r3, r3, #7
 8001abe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	f1c3 0307 	rsb	r3, r3, #7
 8001ac6:	2b04      	cmp	r3, #4
 8001ac8:	bf28      	it	cs
 8001aca:	2304      	movcs	r3, #4
 8001acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ace:	69fb      	ldr	r3, [r7, #28]
 8001ad0:	3304      	adds	r3, #4
 8001ad2:	2b06      	cmp	r3, #6
 8001ad4:	d902      	bls.n	8001adc <NVIC_EncodePriority+0x30>
 8001ad6:	69fb      	ldr	r3, [r7, #28]
 8001ad8:	3b03      	subs	r3, #3
 8001ada:	e000      	b.n	8001ade <NVIC_EncodePriority+0x32>
 8001adc:	2300      	movs	r3, #0
 8001ade:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ae4:	69bb      	ldr	r3, [r7, #24]
 8001ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aea:	43da      	mvns	r2, r3
 8001aec:	68bb      	ldr	r3, [r7, #8]
 8001aee:	401a      	ands	r2, r3
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af4:	f04f 31ff 	mov.w	r1, #4294967295
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	fa01 f303 	lsl.w	r3, r1, r3
 8001afe:	43d9      	mvns	r1, r3
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b04:	4313      	orrs	r3, r2
         );
}
 8001b06:	4618      	mov	r0, r3
 8001b08:	3724      	adds	r7, #36	; 0x24
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bc80      	pop	{r7}
 8001b0e:	4770      	bx	lr

08001b10 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b10:	b580      	push	{r7, lr}
 8001b12:	b082      	sub	sp, #8
 8001b14:	af00      	add	r7, sp, #0
 8001b16:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b18:	6878      	ldr	r0, [r7, #4]
 8001b1a:	f7ff ff4f 	bl	80019bc <__NVIC_SetPriorityGrouping>
}
 8001b1e:	bf00      	nop
 8001b20:	3708      	adds	r7, #8
 8001b22:	46bd      	mov	sp, r7
 8001b24:	bd80      	pop	{r7, pc}

08001b26 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b26:	b580      	push	{r7, lr}
 8001b28:	b086      	sub	sp, #24
 8001b2a:	af00      	add	r7, sp, #0
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	60b9      	str	r1, [r7, #8]
 8001b30:	607a      	str	r2, [r7, #4]
 8001b32:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b38:	f7ff ff64 	bl	8001a04 <__NVIC_GetPriorityGrouping>
 8001b3c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b3e:	687a      	ldr	r2, [r7, #4]
 8001b40:	68b9      	ldr	r1, [r7, #8]
 8001b42:	6978      	ldr	r0, [r7, #20]
 8001b44:	f7ff ffb2 	bl	8001aac <NVIC_EncodePriority>
 8001b48:	4602      	mov	r2, r0
 8001b4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b4e:	4611      	mov	r1, r2
 8001b50:	4618      	mov	r0, r3
 8001b52:	f7ff ff81 	bl	8001a58 <__NVIC_SetPriority>
}
 8001b56:	bf00      	nop
 8001b58:	3718      	adds	r7, #24
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	bd80      	pop	{r7, pc}

08001b5e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b5e:	b580      	push	{r7, lr}
 8001b60:	b082      	sub	sp, #8
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	4603      	mov	r3, r0
 8001b66:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff57 	bl	8001a20 <__NVIC_EnableIRQ>
}
 8001b72:	bf00      	nop
 8001b74:	3708      	adds	r7, #8
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
	...

08001b7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
 8001b84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001b86:	2300      	movs	r3, #0
 8001b88:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001b8a:	2300      	movs	r3, #0
 8001b8c:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8001b8e:	2300      	movs	r3, #0
 8001b90:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001b92:	e160      	b.n	8001e56 <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001b94:	683b      	ldr	r3, [r7, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	2101      	movs	r1, #1
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60fb      	str	r3, [r7, #12]
    
    if(iocurrent)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	f000 8152 	beq.w	8001e50 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8001bac:	683b      	ldr	r3, [r7, #0]
 8001bae:	685b      	ldr	r3, [r3, #4]
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d003      	beq.n	8001bbc <HAL_GPIO_Init+0x40>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	2b12      	cmp	r3, #18
 8001bba:	d123      	bne.n	8001c04 <HAL_GPIO_Init+0x88>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */ 
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 8001bbc:	697b      	ldr	r3, [r7, #20]
 8001bbe:	08da      	lsrs	r2, r3, #3
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	3208      	adds	r2, #8
 8001bc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001bc8:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4)) ;      
 8001bca:	697b      	ldr	r3, [r7, #20]
 8001bcc:	f003 0307 	and.w	r3, r3, #7
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	220f      	movs	r2, #15
 8001bd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bd8:	43db      	mvns	r3, r3
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	4013      	ands	r3, r2
 8001bde:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));       
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	691a      	ldr	r2, [r3, #16]
 8001be4:	697b      	ldr	r3, [r7, #20]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf0:	693a      	ldr	r2, [r7, #16]
 8001bf2:	4313      	orrs	r3, r2
 8001bf4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 8001bf6:	697b      	ldr	r3, [r7, #20]
 8001bf8:	08da      	lsrs	r2, r3, #3
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	3208      	adds	r2, #8
 8001bfe:	6939      	ldr	r1, [r7, #16]
 8001c00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));   
 8001c0a:	697b      	ldr	r3, [r7, #20]
 8001c0c:	005b      	lsls	r3, r3, #1
 8001c0e:	2203      	movs	r2, #3
 8001c10:	fa02 f303 	lsl.w	r3, r2, r3
 8001c14:	43db      	mvns	r3, r3
 8001c16:	693a      	ldr	r2, [r7, #16]
 8001c18:	4013      	ands	r3, r2
 8001c1a:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	f003 0203 	and.w	r2, r3, #3
 8001c24:	697b      	ldr	r3, [r7, #20]
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	fa02 f303 	lsl.w	r3, r2, r3
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d00b      	beq.n	8001c58 <HAL_GPIO_Init+0xdc>
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	685b      	ldr	r3, [r3, #4]
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d007      	beq.n	8001c58 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c4c:	2b11      	cmp	r3, #17
 8001c4e:	d003      	beq.n	8001c58 <HAL_GPIO_Init+0xdc>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c50:	683b      	ldr	r3, [r7, #0]
 8001c52:	685b      	ldr	r3, [r3, #4]
 8001c54:	2b12      	cmp	r3, #18
 8001c56:	d130      	bne.n	8001cba <HAL_GPIO_Init+0x13e>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001c5e:	697b      	ldr	r3, [r7, #20]
 8001c60:	005b      	lsls	r3, r3, #1
 8001c62:	2203      	movs	r2, #3
 8001c64:	fa02 f303 	lsl.w	r3, r2, r3
 8001c68:	43db      	mvns	r3, r3
 8001c6a:	693a      	ldr	r2, [r7, #16]
 8001c6c:	4013      	ands	r3, r2
 8001c6e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001c70:	683b      	ldr	r3, [r7, #0]
 8001c72:	68da      	ldr	r2, [r3, #12]
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7c:	693a      	ldr	r2, [r7, #16]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	685b      	ldr	r3, [r3, #4]
 8001c8c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001c8e:	2201      	movs	r2, #1
 8001c90:	697b      	ldr	r3, [r7, #20]
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	693a      	ldr	r2, [r7, #16]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	091b      	lsrs	r3, r3, #4
 8001ca4:	f003 0201 	and.w	r2, r3, #1
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	fa02 f303 	lsl.w	r3, r2, r3
 8001cae:	693a      	ldr	r2, [r7, #16]
 8001cb0:	4313      	orrs	r3, r2
 8001cb2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	693a      	ldr	r2, [r7, #16]
 8001cb8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	68db      	ldr	r3, [r3, #12]
 8001cbe:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001cc0:	697b      	ldr	r3, [r7, #20]
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	2203      	movs	r2, #3
 8001cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cca:	43db      	mvns	r3, r3
 8001ccc:	693a      	ldr	r2, [r7, #16]
 8001cce:	4013      	ands	r3, r2
 8001cd0:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001cd2:	683b      	ldr	r3, [r7, #0]
 8001cd4:	689a      	ldr	r2, [r3, #8]
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	005b      	lsls	r3, r3, #1
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	693a      	ldr	r2, [r7, #16]
 8001ce8:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001cea:	683b      	ldr	r3, [r7, #0]
 8001cec:	685b      	ldr	r3, [r3, #4]
 8001cee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 80ac 	beq.w	8001e50 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cf8:	4b5d      	ldr	r3, [pc, #372]	; (8001e70 <HAL_GPIO_Init+0x2f4>)
 8001cfa:	6a1b      	ldr	r3, [r3, #32]
 8001cfc:	4a5c      	ldr	r2, [pc, #368]	; (8001e70 <HAL_GPIO_Init+0x2f4>)
 8001cfe:	f043 0301 	orr.w	r3, r3, #1
 8001d02:	6213      	str	r3, [r2, #32]
 8001d04:	4b5a      	ldr	r3, [pc, #360]	; (8001e70 <HAL_GPIO_Init+0x2f4>)
 8001d06:	6a1b      	ldr	r3, [r3, #32]
 8001d08:	f003 0301 	and.w	r3, r3, #1
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	68bb      	ldr	r3, [r7, #8]
        
        temp = SYSCFG->EXTICR[position >> 2];
 8001d10:	4a58      	ldr	r2, [pc, #352]	; (8001e74 <HAL_GPIO_Init+0x2f8>)
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	089b      	lsrs	r3, r3, #2
 8001d16:	3302      	adds	r3, #2
 8001d18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d1c:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	009b      	lsls	r3, r3, #2
 8001d26:	220f      	movs	r2, #15
 8001d28:	fa02 f303 	lsl.w	r3, r2, r3
 8001d2c:	43db      	mvns	r3, r3
 8001d2e:	693a      	ldr	r2, [r7, #16]
 8001d30:	4013      	ands	r3, r2
 8001d32:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a50      	ldr	r2, [pc, #320]	; (8001e78 <HAL_GPIO_Init+0x2fc>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d025      	beq.n	8001d88 <HAL_GPIO_Init+0x20c>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	4a4f      	ldr	r2, [pc, #316]	; (8001e7c <HAL_GPIO_Init+0x300>)
 8001d40:	4293      	cmp	r3, r2
 8001d42:	d01f      	beq.n	8001d84 <HAL_GPIO_Init+0x208>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a4e      	ldr	r2, [pc, #312]	; (8001e80 <HAL_GPIO_Init+0x304>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d019      	beq.n	8001d80 <HAL_GPIO_Init+0x204>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a4d      	ldr	r2, [pc, #308]	; (8001e84 <HAL_GPIO_Init+0x308>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d013      	beq.n	8001d7c <HAL_GPIO_Init+0x200>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	4a4c      	ldr	r2, [pc, #304]	; (8001e88 <HAL_GPIO_Init+0x30c>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d00d      	beq.n	8001d78 <HAL_GPIO_Init+0x1fc>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	4a4b      	ldr	r2, [pc, #300]	; (8001e8c <HAL_GPIO_Init+0x310>)
 8001d60:	4293      	cmp	r3, r2
 8001d62:	d007      	beq.n	8001d74 <HAL_GPIO_Init+0x1f8>
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	4a4a      	ldr	r2, [pc, #296]	; (8001e90 <HAL_GPIO_Init+0x314>)
 8001d68:	4293      	cmp	r3, r2
 8001d6a:	d101      	bne.n	8001d70 <HAL_GPIO_Init+0x1f4>
 8001d6c:	2306      	movs	r3, #6
 8001d6e:	e00c      	b.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d70:	2307      	movs	r3, #7
 8001d72:	e00a      	b.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d74:	2305      	movs	r3, #5
 8001d76:	e008      	b.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d78:	2304      	movs	r3, #4
 8001d7a:	e006      	b.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	e004      	b.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d80:	2302      	movs	r3, #2
 8001d82:	e002      	b.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d84:	2301      	movs	r3, #1
 8001d86:	e000      	b.n	8001d8a <HAL_GPIO_Init+0x20e>
 8001d88:	2300      	movs	r3, #0
 8001d8a:	697a      	ldr	r2, [r7, #20]
 8001d8c:	f002 0203 	and.w	r2, r2, #3
 8001d90:	0092      	lsls	r2, r2, #2
 8001d92:	4093      	lsls	r3, r2
 8001d94:	693a      	ldr	r2, [r7, #16]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001d9a:	4936      	ldr	r1, [pc, #216]	; (8001e74 <HAL_GPIO_Init+0x2f8>)
 8001d9c:	697b      	ldr	r3, [r7, #20]
 8001d9e:	089b      	lsrs	r3, r3, #2
 8001da0:	3302      	adds	r3, #2
 8001da2:	693a      	ldr	r2, [r7, #16]
 8001da4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                  
        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001da8:	4b3a      	ldr	r3, [pc, #232]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	43db      	mvns	r3, r3
 8001db2:	693a      	ldr	r2, [r7, #16]
 8001db4:	4013      	ands	r3, r2
 8001db6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent); 
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001dcc:	4a31      	ldr	r2, [pc, #196]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001dce:	693b      	ldr	r3, [r7, #16]
 8001dd0:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001dd2:	4b30      	ldr	r3, [pc, #192]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8001dd8:	68fb      	ldr	r3, [r7, #12]
 8001dda:	43db      	mvns	r3, r3
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	4013      	ands	r3, r2
 8001de0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d003      	beq.n	8001df6 <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent); 
 8001dee:	693a      	ldr	r2, [r7, #16]
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001df6:	4a27      	ldr	r2, [pc, #156]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	6053      	str	r3, [r2, #4]
  
        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001dfc:	4b25      	ldr	r3, [pc, #148]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	43db      	mvns	r3, r3
 8001e06:	693a      	ldr	r2, [r7, #16]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d003      	beq.n	8001e20 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent); 
 8001e18:	693a      	ldr	r2, [r7, #16]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	4313      	orrs	r3, r2
 8001e1e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001e20:	4a1c      	ldr	r2, [pc, #112]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001e22:	693b      	ldr	r3, [r7, #16]
 8001e24:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001e26:	4b1b      	ldr	r3, [pc, #108]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001e28:	68db      	ldr	r3, [r3, #12]
 8001e2a:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	43db      	mvns	r3, r3
 8001e30:	693a      	ldr	r2, [r7, #16]
 8001e32:	4013      	ands	r3, r2
 8001e34:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	685b      	ldr	r3, [r3, #4]
 8001e3a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d003      	beq.n	8001e4a <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent); 
 8001e42:	693a      	ldr	r2, [r7, #16]
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	4313      	orrs	r3, r2
 8001e48:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001e4a:	4a12      	ldr	r2, [pc, #72]	; (8001e94 <HAL_GPIO_Init+0x318>)
 8001e4c:	693b      	ldr	r3, [r7, #16]
 8001e4e:	60d3      	str	r3, [r2, #12]
      }
    }
    
    position++;
 8001e50:	697b      	ldr	r3, [r7, #20]
 8001e52:	3301      	adds	r3, #1
 8001e54:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	697b      	ldr	r3, [r7, #20]
 8001e5c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	f47f ae97 	bne.w	8001b94 <HAL_GPIO_Init+0x18>
  } 
}
 8001e66:	bf00      	nop
 8001e68:	371c      	adds	r7, #28
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bc80      	pop	{r7}
 8001e6e:	4770      	bx	lr
 8001e70:	40023800 	.word	0x40023800
 8001e74:	40010000 	.word	0x40010000
 8001e78:	40020000 	.word	0x40020000
 8001e7c:	40020400 	.word	0x40020400
 8001e80:	40020800 	.word	0x40020800
 8001e84:	40020c00 	.word	0x40020c00
 8001e88:	40021000 	.word	0x40021000
 8001e8c:	40021400 	.word	0x40021400
 8001e90:	40021800 	.word	0x40021800
 8001e94:	40010400 	.word	0x40010400

08001e98 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b083      	sub	sp, #12
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
 8001ea0:	460b      	mov	r3, r1
 8001ea2:	807b      	strh	r3, [r7, #2]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ea8:	787b      	ldrb	r3, [r7, #1]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d003      	beq.n	8001eb6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eae:	887a      	ldrh	r2, [r7, #2]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 8001eb4:	e003      	b.n	8001ebe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 8001eb6:	887b      	ldrh	r3, [r7, #2]
 8001eb8:	041a      	lsls	r2, r3, #16
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	619a      	str	r2, [r3, #24]
}
 8001ebe:	bf00      	nop
 8001ec0:	370c      	adds	r7, #12
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bc80      	pop	{r7}
 8001ec6:	4770      	bx	lr

08001ec8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET) 
 8001ed2:	4b08      	ldr	r3, [pc, #32]	; (8001ef4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ed4:	695a      	ldr	r2, [r3, #20]
 8001ed6:	88fb      	ldrh	r3, [r7, #6]
 8001ed8:	4013      	ands	r3, r2
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d006      	beq.n	8001eec <HAL_GPIO_EXTI_IRQHandler+0x24>
  { 
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ede:	4a05      	ldr	r2, [pc, #20]	; (8001ef4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001ee0:	88fb      	ldrh	r3, [r7, #6]
 8001ee2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ee4:	88fb      	ldrh	r3, [r7, #6]
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	f7fe fba4 	bl	8000634 <HAL_GPIO_EXTI_Callback>
  }
}
 8001eec:	bf00      	nop
 8001eee:	3708      	adds	r7, #8
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	40010400 	.word	0x40010400

08001ef8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d101      	bne.n	8001f0a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f06:	2301      	movs	r3, #1
 8001f08:	e10f      	b.n	800212a <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f10:	b2db      	uxtb	r3, r3
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d106      	bne.n	8001f24 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2200      	movs	r2, #0
 8001f1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f7fe fdcc 	bl	8000abc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	2224      	movs	r2, #36	; 0x24
 8001f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 0201 	bic.w	r2, r2, #1
 8001f3a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001f3c:	f001 fbf6 	bl	800372c <HAL_RCC_GetPCLK1Freq>
 8001f40:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	4a7b      	ldr	r2, [pc, #492]	; (8002134 <HAL_I2C_Init+0x23c>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d807      	bhi.n	8001f5c <HAL_I2C_Init+0x64>
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	4a7a      	ldr	r2, [pc, #488]	; (8002138 <HAL_I2C_Init+0x240>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	bf94      	ite	ls
 8001f54:	2301      	movls	r3, #1
 8001f56:	2300      	movhi	r3, #0
 8001f58:	b2db      	uxtb	r3, r3
 8001f5a:	e006      	b.n	8001f6a <HAL_I2C_Init+0x72>
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4a77      	ldr	r2, [pc, #476]	; (800213c <HAL_I2C_Init+0x244>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	bf94      	ite	ls
 8001f64:	2301      	movls	r3, #1
 8001f66:	2300      	movhi	r3, #0
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e0db      	b.n	800212a <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	4a72      	ldr	r2, [pc, #456]	; (8002140 <HAL_I2C_Init+0x248>)
 8001f76:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7a:	0c9b      	lsrs	r3, r3, #18
 8001f7c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	68ba      	ldr	r2, [r7, #8]
 8001f8e:	430a      	orrs	r2, r1
 8001f90:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	6a1b      	ldr	r3, [r3, #32]
 8001f98:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	4a64      	ldr	r2, [pc, #400]	; (8002134 <HAL_I2C_Init+0x23c>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d802      	bhi.n	8001fac <HAL_I2C_Init+0xb4>
 8001fa6:	68bb      	ldr	r3, [r7, #8]
 8001fa8:	3301      	adds	r3, #1
 8001faa:	e009      	b.n	8001fc0 <HAL_I2C_Init+0xc8>
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001fb2:	fb02 f303 	mul.w	r3, r2, r3
 8001fb6:	4a63      	ldr	r2, [pc, #396]	; (8002144 <HAL_I2C_Init+0x24c>)
 8001fb8:	fba2 2303 	umull	r2, r3, r2, r3
 8001fbc:	099b      	lsrs	r3, r3, #6
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	687a      	ldr	r2, [r7, #4]
 8001fc2:	6812      	ldr	r2, [r2, #0]
 8001fc4:	430b      	orrs	r3, r1
 8001fc6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8001fd2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	4956      	ldr	r1, [pc, #344]	; (8002134 <HAL_I2C_Init+0x23c>)
 8001fdc:	428b      	cmp	r3, r1
 8001fde:	d80d      	bhi.n	8001ffc <HAL_I2C_Init+0x104>
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	1e59      	subs	r1, r3, #1
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	685b      	ldr	r3, [r3, #4]
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	fbb1 f3f3 	udiv	r3, r1, r3
 8001fee:	3301      	adds	r3, #1
 8001ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001ff4:	2b04      	cmp	r3, #4
 8001ff6:	bf38      	it	cc
 8001ff8:	2304      	movcc	r3, #4
 8001ffa:	e04f      	b.n	800209c <HAL_I2C_Init+0x1a4>
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	689b      	ldr	r3, [r3, #8]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d111      	bne.n	8002028 <HAL_I2C_Init+0x130>
 8002004:	68fb      	ldr	r3, [r7, #12]
 8002006:	1e58      	subs	r0, r3, #1
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6859      	ldr	r1, [r3, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	005b      	lsls	r3, r3, #1
 8002010:	440b      	add	r3, r1
 8002012:	fbb0 f3f3 	udiv	r3, r0, r3
 8002016:	3301      	adds	r3, #1
 8002018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800201c:	2b00      	cmp	r3, #0
 800201e:	bf0c      	ite	eq
 8002020:	2301      	moveq	r3, #1
 8002022:	2300      	movne	r3, #0
 8002024:	b2db      	uxtb	r3, r3
 8002026:	e012      	b.n	800204e <HAL_I2C_Init+0x156>
 8002028:	68fb      	ldr	r3, [r7, #12]
 800202a:	1e58      	subs	r0, r3, #1
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	6859      	ldr	r1, [r3, #4]
 8002030:	460b      	mov	r3, r1
 8002032:	009b      	lsls	r3, r3, #2
 8002034:	440b      	add	r3, r1
 8002036:	0099      	lsls	r1, r3, #2
 8002038:	440b      	add	r3, r1
 800203a:	fbb0 f3f3 	udiv	r3, r0, r3
 800203e:	3301      	adds	r3, #1
 8002040:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002044:	2b00      	cmp	r3, #0
 8002046:	bf0c      	ite	eq
 8002048:	2301      	moveq	r3, #1
 800204a:	2300      	movne	r3, #0
 800204c:	b2db      	uxtb	r3, r3
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <HAL_I2C_Init+0x15e>
 8002052:	2301      	movs	r3, #1
 8002054:	e022      	b.n	800209c <HAL_I2C_Init+0x1a4>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	689b      	ldr	r3, [r3, #8]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d10e      	bne.n	800207c <HAL_I2C_Init+0x184>
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	1e58      	subs	r0, r3, #1
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	6859      	ldr	r1, [r3, #4]
 8002066:	460b      	mov	r3, r1
 8002068:	005b      	lsls	r3, r3, #1
 800206a:	440b      	add	r3, r1
 800206c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002070:	3301      	adds	r3, #1
 8002072:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002076:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800207a:	e00f      	b.n	800209c <HAL_I2C_Init+0x1a4>
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	1e58      	subs	r0, r3, #1
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6859      	ldr	r1, [r3, #4]
 8002084:	460b      	mov	r3, r1
 8002086:	009b      	lsls	r3, r3, #2
 8002088:	440b      	add	r3, r1
 800208a:	0099      	lsls	r1, r3, #2
 800208c:	440b      	add	r3, r1
 800208e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002092:	3301      	adds	r3, #1
 8002094:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002098:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800209c:	6879      	ldr	r1, [r7, #4]
 800209e:	6809      	ldr	r1, [r1, #0]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69da      	ldr	r2, [r3, #28]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	6a1b      	ldr	r3, [r3, #32]
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	430a      	orrs	r2, r1
 80020be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	689b      	ldr	r3, [r3, #8]
 80020c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80020ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80020ce:	687a      	ldr	r2, [r7, #4]
 80020d0:	6911      	ldr	r1, [r2, #16]
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	68d2      	ldr	r2, [r2, #12]
 80020d6:	4311      	orrs	r1, r2
 80020d8:	687a      	ldr	r2, [r7, #4]
 80020da:	6812      	ldr	r2, [r2, #0]
 80020dc:	430b      	orrs	r3, r1
 80020de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	695a      	ldr	r2, [r3, #20]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	699b      	ldr	r3, [r3, #24]
 80020f2:	431a      	orrs	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	430a      	orrs	r2, r1
 80020fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	681a      	ldr	r2, [r3, #0]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	2200      	movs	r2, #0
 8002110:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	2220      	movs	r2, #32
 8002116:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2200      	movs	r2, #0
 800211e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2200      	movs	r2, #0
 8002124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	000186a0 	.word	0x000186a0
 8002138:	001e847f 	.word	0x001e847f
 800213c:	003d08ff 	.word	0x003d08ff
 8002140:	431bde83 	.word	0x431bde83
 8002144:	10624dd3 	.word	0x10624dd3

08002148 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002148:	b580      	push	{r7, lr}
 800214a:	b088      	sub	sp, #32
 800214c:	af02      	add	r7, sp, #8
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	607a      	str	r2, [r7, #4]
 8002152:	461a      	mov	r2, r3
 8002154:	460b      	mov	r3, r1
 8002156:	817b      	strh	r3, [r7, #10]
 8002158:	4613      	mov	r3, r2
 800215a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800215c:	f7ff f972 	bl	8001444 <HAL_GetTick>
 8002160:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002168:	b2db      	uxtb	r3, r3
 800216a:	2b20      	cmp	r3, #32
 800216c:	f040 80e0 	bne.w	8002330 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002170:	697b      	ldr	r3, [r7, #20]
 8002172:	9300      	str	r3, [sp, #0]
 8002174:	2319      	movs	r3, #25
 8002176:	2201      	movs	r2, #1
 8002178:	4970      	ldr	r1, [pc, #448]	; (800233c <HAL_I2C_Master_Transmit+0x1f4>)
 800217a:	68f8      	ldr	r0, [r7, #12]
 800217c:	f000 fc34 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d001      	beq.n	800218a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002186:	2302      	movs	r3, #2
 8002188:	e0d3      	b.n	8002332 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002190:	2b01      	cmp	r3, #1
 8002192:	d101      	bne.n	8002198 <HAL_I2C_Master_Transmit+0x50>
 8002194:	2302      	movs	r3, #2
 8002196:	e0cc      	b.n	8002332 <HAL_I2C_Master_Transmit+0x1ea>
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	2201      	movs	r2, #1
 800219c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f003 0301 	and.w	r3, r3, #1
 80021aa:	2b01      	cmp	r3, #1
 80021ac:	d007      	beq.n	80021be <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	681a      	ldr	r2, [r3, #0]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	f042 0201 	orr.w	r2, r2, #1
 80021bc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80021cc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	2221      	movs	r2, #33	; 0x21
 80021d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2210      	movs	r2, #16
 80021da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	687a      	ldr	r2, [r7, #4]
 80021e8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	893a      	ldrh	r2, [r7, #8]
 80021ee:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f4:	b29a      	uxth	r2, r3
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	4a50      	ldr	r2, [pc, #320]	; (8002340 <HAL_I2C_Master_Transmit+0x1f8>)
 80021fe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002200:	8979      	ldrh	r1, [r7, #10]
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	6a3a      	ldr	r2, [r7, #32]
 8002206:	68f8      	ldr	r0, [r7, #12]
 8002208:	f000 fac2 	bl	8002790 <I2C_MasterRequestWrite>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002212:	2301      	movs	r3, #1
 8002214:	e08d      	b.n	8002332 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002216:	2300      	movs	r3, #0
 8002218:	613b      	str	r3, [r7, #16]
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	695b      	ldr	r3, [r3, #20]
 8002220:	613b      	str	r3, [r7, #16]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	699b      	ldr	r3, [r3, #24]
 8002228:	613b      	str	r3, [r7, #16]
 800222a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800222c:	e066      	b.n	80022fc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800222e:	697a      	ldr	r2, [r7, #20]
 8002230:	6a39      	ldr	r1, [r7, #32]
 8002232:	68f8      	ldr	r0, [r7, #12]
 8002234:	f000 fcae 	bl	8002b94 <I2C_WaitOnTXEFlagUntilTimeout>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d00d      	beq.n	800225a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	2b04      	cmp	r3, #4
 8002244:	d107      	bne.n	8002256 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	681a      	ldr	r2, [r3, #0]
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002254:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002256:	2301      	movs	r3, #1
 8002258:	e06b      	b.n	8002332 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800225e:	781a      	ldrb	r2, [r3, #0]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002266:	68fb      	ldr	r3, [r7, #12]
 8002268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800226a:	1c5a      	adds	r2, r3, #1
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002274:	b29b      	uxth	r3, r3
 8002276:	3b01      	subs	r3, #1
 8002278:	b29a      	uxth	r2, r3
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002282:	3b01      	subs	r3, #1
 8002284:	b29a      	uxth	r2, r3
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	695b      	ldr	r3, [r3, #20]
 8002290:	f003 0304 	and.w	r3, r3, #4
 8002294:	2b04      	cmp	r3, #4
 8002296:	d11b      	bne.n	80022d0 <HAL_I2C_Master_Transmit+0x188>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800229c:	2b00      	cmp	r3, #0
 800229e:	d017      	beq.n	80022d0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022a4:	781a      	ldrb	r2, [r3, #0]
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80022b0:	1c5a      	adds	r2, r3, #1
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022ba:	b29b      	uxth	r3, r3
 80022bc:	3b01      	subs	r3, #1
 80022be:	b29a      	uxth	r2, r3
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022c8:	3b01      	subs	r3, #1
 80022ca:	b29a      	uxth	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d0:	697a      	ldr	r2, [r7, #20]
 80022d2:	6a39      	ldr	r1, [r7, #32]
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	f000 fc9e 	bl	8002c16 <I2C_WaitOnBTFFlagUntilTimeout>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00d      	beq.n	80022fc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022e4:	2b04      	cmp	r3, #4
 80022e6:	d107      	bne.n	80022f8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	681a      	ldr	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80022f6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80022f8:	2301      	movs	r3, #1
 80022fa:	e01a      	b.n	8002332 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002300:	2b00      	cmp	r3, #0
 8002302:	d194      	bne.n	800222e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681a      	ldr	r2, [r3, #0]
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002312:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2220      	movs	r2, #32
 8002318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800232c:	2300      	movs	r3, #0
 800232e:	e000      	b.n	8002332 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002330:	2302      	movs	r3, #2
  }
}
 8002332:	4618      	mov	r0, r3
 8002334:	3718      	adds	r7, #24
 8002336:	46bd      	mov	sp, r7
 8002338:	bd80      	pop	{r7, pc}
 800233a:	bf00      	nop
 800233c:	00100002 	.word	0x00100002
 8002340:	ffff0000 	.word	0xffff0000

08002344 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b08c      	sub	sp, #48	; 0x30
 8002348:	af02      	add	r7, sp, #8
 800234a:	60f8      	str	r0, [r7, #12]
 800234c:	607a      	str	r2, [r7, #4]
 800234e:	461a      	mov	r2, r3
 8002350:	460b      	mov	r3, r1
 8002352:	817b      	strh	r3, [r7, #10]
 8002354:	4613      	mov	r3, r2
 8002356:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002358:	f7ff f874 	bl	8001444 <HAL_GetTick>
 800235c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b20      	cmp	r3, #32
 8002368:	f040 820b 	bne.w	8002782 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800236c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800236e:	9300      	str	r3, [sp, #0]
 8002370:	2319      	movs	r3, #25
 8002372:	2201      	movs	r2, #1
 8002374:	497c      	ldr	r1, [pc, #496]	; (8002568 <HAL_I2C_Master_Receive+0x224>)
 8002376:	68f8      	ldr	r0, [r7, #12]
 8002378:	f000 fb36 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d001      	beq.n	8002386 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002382:	2302      	movs	r3, #2
 8002384:	e1fe      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800238c:	2b01      	cmp	r3, #1
 800238e:	d101      	bne.n	8002394 <HAL_I2C_Master_Receive+0x50>
 8002390:	2302      	movs	r3, #2
 8002392:	e1f7      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	2201      	movs	r2, #1
 8002398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0301 	and.w	r3, r3, #1
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d007      	beq.n	80023ba <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	681a      	ldr	r2, [r3, #0]
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f042 0201 	orr.w	r2, r2, #1
 80023b8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681a      	ldr	r2, [r3, #0]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023c8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	2222      	movs	r2, #34	; 0x22
 80023ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2210      	movs	r2, #16
 80023d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2200      	movs	r2, #0
 80023de:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	687a      	ldr	r2, [r7, #4]
 80023e4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	893a      	ldrh	r2, [r7, #8]
 80023ea:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f0:	b29a      	uxth	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	4a5c      	ldr	r2, [pc, #368]	; (800256c <HAL_I2C_Master_Receive+0x228>)
 80023fa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80023fc:	8979      	ldrh	r1, [r7, #10]
 80023fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002400:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f000 fa3a 	bl	800287c <I2C_MasterRequestRead>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e1b8      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002416:	2b00      	cmp	r3, #0
 8002418:	d113      	bne.n	8002442 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800241a:	2300      	movs	r3, #0
 800241c:	623b      	str	r3, [r7, #32]
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	695b      	ldr	r3, [r3, #20]
 8002424:	623b      	str	r3, [r7, #32]
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	699b      	ldr	r3, [r3, #24]
 800242c:	623b      	str	r3, [r7, #32]
 800242e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800243e:	601a      	str	r2, [r3, #0]
 8002440:	e18c      	b.n	800275c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002446:	2b01      	cmp	r3, #1
 8002448:	d11b      	bne.n	8002482 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	681a      	ldr	r2, [r3, #0]
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002458:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800245a:	2300      	movs	r3, #0
 800245c:	61fb      	str	r3, [r7, #28]
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	695b      	ldr	r3, [r3, #20]
 8002464:	61fb      	str	r3, [r7, #28]
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	699b      	ldr	r3, [r3, #24]
 800246c:	61fb      	str	r3, [r7, #28]
 800246e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800247e:	601a      	str	r2, [r3, #0]
 8002480:	e16c      	b.n	800275c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002486:	2b02      	cmp	r3, #2
 8002488:	d11b      	bne.n	80024c2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002498:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	681a      	ldr	r2, [r3, #0]
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024a8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024aa:	2300      	movs	r3, #0
 80024ac:	61bb      	str	r3, [r7, #24]
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	61bb      	str	r3, [r7, #24]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	699b      	ldr	r3, [r3, #24]
 80024bc:	61bb      	str	r3, [r7, #24]
 80024be:	69bb      	ldr	r3, [r7, #24]
 80024c0:	e14c      	b.n	800275c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80024d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80024d2:	2300      	movs	r3, #0
 80024d4:	617b      	str	r3, [r7, #20]
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	695b      	ldr	r3, [r3, #20]
 80024dc:	617b      	str	r3, [r7, #20]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	699b      	ldr	r3, [r3, #24]
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80024e8:	e138      	b.n	800275c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ee:	2b03      	cmp	r3, #3
 80024f0:	f200 80f1 	bhi.w	80026d6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024f8:	2b01      	cmp	r3, #1
 80024fa:	d123      	bne.n	8002544 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80024fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024fe:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 fbc9 	bl	8002c98 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e139      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	691a      	ldr	r2, [r3, #16]
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800251a:	b2d2      	uxtb	r2, r2
 800251c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002522:	1c5a      	adds	r2, r3, #1
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800252c:	3b01      	subs	r3, #1
 800252e:	b29a      	uxth	r2, r3
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002538:	b29b      	uxth	r3, r3
 800253a:	3b01      	subs	r3, #1
 800253c:	b29a      	uxth	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002542:	e10b      	b.n	800275c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002548:	2b02      	cmp	r3, #2
 800254a:	d14e      	bne.n	80025ea <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800254c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254e:	9300      	str	r3, [sp, #0]
 8002550:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002552:	2200      	movs	r2, #0
 8002554:	4906      	ldr	r1, [pc, #24]	; (8002570 <HAL_I2C_Master_Receive+0x22c>)
 8002556:	68f8      	ldr	r0, [r7, #12]
 8002558:	f000 fa46 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d008      	beq.n	8002574 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002562:	2301      	movs	r3, #1
 8002564:	e10e      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
 8002566:	bf00      	nop
 8002568:	00100002 	.word	0x00100002
 800256c:	ffff0000 	.word	0xffff0000
 8002570:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	681a      	ldr	r2, [r3, #0]
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002582:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	691a      	ldr	r2, [r3, #16]
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800258e:	b2d2      	uxtb	r2, r2
 8002590:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002596:	1c5a      	adds	r2, r3, #1
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025a0:	3b01      	subs	r3, #1
 80025a2:	b29a      	uxth	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	3b01      	subs	r3, #1
 80025b0:	b29a      	uxth	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	691a      	ldr	r2, [r3, #16]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c0:	b2d2      	uxtb	r2, r2
 80025c2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025c8:	1c5a      	adds	r2, r3, #1
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80025d2:	3b01      	subs	r3, #1
 80025d4:	b29a      	uxth	r2, r3
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025de:	b29b      	uxth	r3, r3
 80025e0:	3b01      	subs	r3, #1
 80025e2:	b29a      	uxth	r2, r3
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80025e8:	e0b8      	b.n	800275c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80025ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ec:	9300      	str	r3, [sp, #0]
 80025ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f0:	2200      	movs	r2, #0
 80025f2:	4966      	ldr	r1, [pc, #408]	; (800278c <HAL_I2C_Master_Receive+0x448>)
 80025f4:	68f8      	ldr	r0, [r7, #12]
 80025f6:	f000 f9f7 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 80025fa:	4603      	mov	r3, r0
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d001      	beq.n	8002604 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002600:	2301      	movs	r3, #1
 8002602:	e0bf      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002612:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	691a      	ldr	r2, [r3, #16]
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002626:	1c5a      	adds	r2, r3, #1
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002630:	3b01      	subs	r3, #1
 8002632:	b29a      	uxth	r2, r3
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800263c:	b29b      	uxth	r3, r3
 800263e:	3b01      	subs	r3, #1
 8002640:	b29a      	uxth	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002648:	9300      	str	r3, [sp, #0]
 800264a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800264c:	2200      	movs	r2, #0
 800264e:	494f      	ldr	r1, [pc, #316]	; (800278c <HAL_I2C_Master_Receive+0x448>)
 8002650:	68f8      	ldr	r0, [r7, #12]
 8002652:	f000 f9c9 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e091      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800266e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	691a      	ldr	r2, [r3, #16]
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800267a:	b2d2      	uxtb	r2, r2
 800267c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002682:	1c5a      	adds	r2, r3, #1
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800268c:	3b01      	subs	r3, #1
 800268e:	b29a      	uxth	r2, r3
 8002690:	68fb      	ldr	r3, [r7, #12]
 8002692:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002698:	b29b      	uxth	r3, r3
 800269a:	3b01      	subs	r3, #1
 800269c:	b29a      	uxth	r2, r3
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026a2:	68fb      	ldr	r3, [r7, #12]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	691a      	ldr	r2, [r3, #16]
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026ac:	b2d2      	uxtb	r2, r2
 80026ae:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b4:	1c5a      	adds	r2, r3, #1
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80026be:	3b01      	subs	r3, #1
 80026c0:	b29a      	uxth	r2, r3
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80026ca:	b29b      	uxth	r3, r3
 80026cc:	3b01      	subs	r3, #1
 80026ce:	b29a      	uxth	r2, r3
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80026d4:	e042      	b.n	800275c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80026d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026d8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80026da:	68f8      	ldr	r0, [r7, #12]
 80026dc:	f000 fadc 	bl	8002c98 <I2C_WaitOnRXNEFlagUntilTimeout>
 80026e0:	4603      	mov	r3, r0
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d001      	beq.n	80026ea <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80026e6:	2301      	movs	r3, #1
 80026e8:	e04c      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	691a      	ldr	r2, [r3, #16]
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026f4:	b2d2      	uxtb	r2, r2
 80026f6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fc:	1c5a      	adds	r2, r3, #1
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002706:	3b01      	subs	r3, #1
 8002708:	b29a      	uxth	r2, r3
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002712:	b29b      	uxth	r3, r3
 8002714:	3b01      	subs	r3, #1
 8002716:	b29a      	uxth	r2, r3
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	695b      	ldr	r3, [r3, #20]
 8002722:	f003 0304 	and.w	r3, r3, #4
 8002726:	2b04      	cmp	r3, #4
 8002728:	d118      	bne.n	800275c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	691a      	ldr	r2, [r3, #16]
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800273c:	1c5a      	adds	r2, r3, #1
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002746:	3b01      	subs	r3, #1
 8002748:	b29a      	uxth	r2, r3
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002752:	b29b      	uxth	r3, r3
 8002754:	3b01      	subs	r3, #1
 8002756:	b29a      	uxth	r2, r3
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002760:	2b00      	cmp	r3, #0
 8002762:	f47f aec2 	bne.w	80024ea <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	2220      	movs	r2, #32
 800276a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	2200      	movs	r2, #0
 8002772:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	2200      	movs	r2, #0
 800277a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800277e:	2300      	movs	r3, #0
 8002780:	e000      	b.n	8002784 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002782:	2302      	movs	r3, #2
  }
}
 8002784:	4618      	mov	r0, r3
 8002786:	3728      	adds	r7, #40	; 0x28
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	00010004 	.word	0x00010004

08002790 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b088      	sub	sp, #32
 8002794:	af02      	add	r7, sp, #8
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	603b      	str	r3, [r7, #0]
 800279c:	460b      	mov	r3, r1
 800279e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	2b08      	cmp	r3, #8
 80027aa:	d006      	beq.n	80027ba <I2C_MasterRequestWrite+0x2a>
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	2b01      	cmp	r3, #1
 80027b0:	d003      	beq.n	80027ba <I2C_MasterRequestWrite+0x2a>
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027b8:	d108      	bne.n	80027cc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	e00b      	b.n	80027e4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d0:	2b12      	cmp	r3, #18
 80027d2:	d107      	bne.n	80027e4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	681a      	ldr	r2, [r3, #0]
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80027e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	9300      	str	r3, [sp, #0]
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80027f0:	68f8      	ldr	r0, [r7, #12]
 80027f2:	f000 f8f9 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 80027fc:	2301      	movs	r3, #1
 80027fe:	e035      	b.n	800286c <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	691b      	ldr	r3, [r3, #16]
 8002804:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002808:	d108      	bne.n	800281c <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800280a:	897b      	ldrh	r3, [r7, #10]
 800280c:	b2db      	uxtb	r3, r3
 800280e:	461a      	mov	r2, r3
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002818:	611a      	str	r2, [r3, #16]
 800281a:	e01b      	b.n	8002854 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 800281c:	897b      	ldrh	r3, [r7, #10]
 800281e:	11db      	asrs	r3, r3, #7
 8002820:	b2db      	uxtb	r3, r3
 8002822:	f003 0306 	and.w	r3, r3, #6
 8002826:	b2db      	uxtb	r3, r3
 8002828:	f063 030f 	orn	r3, r3, #15
 800282c:	b2da      	uxtb	r2, r3
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	687a      	ldr	r2, [r7, #4]
 8002838:	490e      	ldr	r1, [pc, #56]	; (8002874 <I2C_MasterRequestWrite+0xe4>)
 800283a:	68f8      	ldr	r0, [r7, #12]
 800283c:	f000 f92b 	bl	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d001      	beq.n	800284a <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8002846:	2301      	movs	r3, #1
 8002848:	e010      	b.n	800286c <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800284a:	897b      	ldrh	r3, [r7, #10]
 800284c:	b2da      	uxtb	r2, r3
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	687a      	ldr	r2, [r7, #4]
 8002858:	4907      	ldr	r1, [pc, #28]	; (8002878 <I2C_MasterRequestWrite+0xe8>)
 800285a:	68f8      	ldr	r0, [r7, #12]
 800285c:	f000 f91b 	bl	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	d001      	beq.n	800286a <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 800286a:	2300      	movs	r3, #0
}
 800286c:	4618      	mov	r0, r3
 800286e:	3718      	adds	r7, #24
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}
 8002874:	00010008 	.word	0x00010008
 8002878:	00010002 	.word	0x00010002

0800287c <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b088      	sub	sp, #32
 8002880:	af02      	add	r7, sp, #8
 8002882:	60f8      	str	r0, [r7, #12]
 8002884:	607a      	str	r2, [r7, #4]
 8002886:	603b      	str	r3, [r7, #0]
 8002888:	460b      	mov	r3, r1
 800288a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002890:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80028a0:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80028a2:	697b      	ldr	r3, [r7, #20]
 80028a4:	2b08      	cmp	r3, #8
 80028a6:	d006      	beq.n	80028b6 <I2C_MasterRequestRead+0x3a>
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d003      	beq.n	80028b6 <I2C_MasterRequestRead+0x3a>
 80028ae:	697b      	ldr	r3, [r7, #20]
 80028b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80028b4:	d108      	bne.n	80028c8 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	681a      	ldr	r2, [r3, #0]
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028c4:	601a      	str	r2, [r3, #0]
 80028c6:	e00b      	b.n	80028e0 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028cc:	2b11      	cmp	r3, #17
 80028ce:	d107      	bne.n	80028e0 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80028de:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	9300      	str	r3, [sp, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	2200      	movs	r2, #0
 80028e8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80028ec:	68f8      	ldr	r0, [r7, #12]
 80028ee:	f000 f87b 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <I2C_MasterRequestRead+0x80>
  {
    return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e06d      	b.n	80029d8 <I2C_MasterRequestRead+0x15c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	691b      	ldr	r3, [r3, #16]
 8002900:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002904:	d108      	bne.n	8002918 <I2C_MasterRequestRead+0x9c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002906:	897b      	ldrh	r3, [r7, #10]
 8002908:	b2db      	uxtb	r3, r3
 800290a:	f043 0301 	orr.w	r3, r3, #1
 800290e:	b2da      	uxtb	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	611a      	str	r2, [r3, #16]
 8002916:	e053      	b.n	80029c0 <I2C_MasterRequestRead+0x144>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002918:	897b      	ldrh	r3, [r7, #10]
 800291a:	11db      	asrs	r3, r3, #7
 800291c:	b2db      	uxtb	r3, r3
 800291e:	f003 0306 	and.w	r3, r3, #6
 8002922:	b2db      	uxtb	r3, r3
 8002924:	f063 030f 	orn	r3, r3, #15
 8002928:	b2da      	uxtb	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	492a      	ldr	r1, [pc, #168]	; (80029e0 <I2C_MasterRequestRead+0x164>)
 8002936:	68f8      	ldr	r0, [r7, #12]
 8002938:	f000 f8ad 	bl	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800293c:	4603      	mov	r3, r0
 800293e:	2b00      	cmp	r3, #0
 8002940:	d001      	beq.n	8002946 <I2C_MasterRequestRead+0xca>
    {
      return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e048      	b.n	80029d8 <I2C_MasterRequestRead+0x15c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8002946:	897b      	ldrh	r3, [r7, #10]
 8002948:	b2da      	uxtb	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	687a      	ldr	r2, [r7, #4]
 8002954:	4923      	ldr	r1, [pc, #140]	; (80029e4 <I2C_MasterRequestRead+0x168>)
 8002956:	68f8      	ldr	r0, [r7, #12]
 8002958:	f000 f89d 	bl	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <I2C_MasterRequestRead+0xea>
    {
      return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e038      	b.n	80029d8 <I2C_MasterRequestRead+0x15c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002966:	2300      	movs	r3, #0
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	695b      	ldr	r3, [r3, #20]
 8002970:	613b      	str	r3, [r7, #16]
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	613b      	str	r3, [r7, #16]
 800297a:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	681a      	ldr	r2, [r3, #0]
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800298a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	9300      	str	r3, [sp, #0]
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2200      	movs	r2, #0
 8002994:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002998:	68f8      	ldr	r0, [r7, #12]
 800299a:	f000 f825 	bl	80029e8 <I2C_WaitOnFlagUntilTimeout>
 800299e:	4603      	mov	r3, r0
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d001      	beq.n	80029a8 <I2C_MasterRequestRead+0x12c>
    {
      return HAL_ERROR;
 80029a4:	2301      	movs	r3, #1
 80029a6:	e017      	b.n	80029d8 <I2C_MasterRequestRead+0x15c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80029a8:	897b      	ldrh	r3, [r7, #10]
 80029aa:	11db      	asrs	r3, r3, #7
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	f003 0306 	and.w	r3, r3, #6
 80029b2:	b2db      	uxtb	r3, r3
 80029b4:	f063 030e 	orn	r3, r3, #14
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	4907      	ldr	r1, [pc, #28]	; (80029e4 <I2C_MasterRequestRead+0x168>)
 80029c6:	68f8      	ldr	r0, [r7, #12]
 80029c8:	f000 f865 	bl	8002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80029cc:	4603      	mov	r3, r0
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d001      	beq.n	80029d6 <I2C_MasterRequestRead+0x15a>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e000      	b.n	80029d8 <I2C_MasterRequestRead+0x15c>
  }

  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	3718      	adds	r7, #24
 80029dc:	46bd      	mov	sp, r7
 80029de:	bd80      	pop	{r7, pc}
 80029e0:	00010008 	.word	0x00010008
 80029e4:	00010002 	.word	0x00010002

080029e8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80029e8:	b580      	push	{r7, lr}
 80029ea:	b084      	sub	sp, #16
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	60f8      	str	r0, [r7, #12]
 80029f0:	60b9      	str	r1, [r7, #8]
 80029f2:	603b      	str	r3, [r7, #0]
 80029f4:	4613      	mov	r3, r2
 80029f6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029f8:	e025      	b.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a00:	d021      	beq.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a02:	f7fe fd1f 	bl	8001444 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	69bb      	ldr	r3, [r7, #24]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	683a      	ldr	r2, [r7, #0]
 8002a0e:	429a      	cmp	r2, r3
 8002a10:	d302      	bcc.n	8002a18 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d116      	bne.n	8002a46 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2220      	movs	r2, #32
 8002a22:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a32:	f043 0220 	orr.w	r2, r3, #32
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002a42:	2301      	movs	r3, #1
 8002a44:	e023      	b.n	8002a8e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	0c1b      	lsrs	r3, r3, #16
 8002a4a:	b2db      	uxtb	r3, r3
 8002a4c:	2b01      	cmp	r3, #1
 8002a4e:	d10d      	bne.n	8002a6c <I2C_WaitOnFlagUntilTimeout+0x84>
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	43da      	mvns	r2, r3
 8002a58:	68bb      	ldr	r3, [r7, #8]
 8002a5a:	4013      	ands	r3, r2
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	bf0c      	ite	eq
 8002a62:	2301      	moveq	r3, #1
 8002a64:	2300      	movne	r3, #0
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	461a      	mov	r2, r3
 8002a6a:	e00c      	b.n	8002a86 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	699b      	ldr	r3, [r3, #24]
 8002a72:	43da      	mvns	r2, r3
 8002a74:	68bb      	ldr	r3, [r7, #8]
 8002a76:	4013      	ands	r3, r2
 8002a78:	b29b      	uxth	r3, r3
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	bf0c      	ite	eq
 8002a7e:	2301      	moveq	r3, #1
 8002a80:	2300      	movne	r3, #0
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	461a      	mov	r2, r3
 8002a86:	79fb      	ldrb	r3, [r7, #7]
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d0b6      	beq.n	80029fa <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002a8c:	2300      	movs	r3, #0
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	3710      	adds	r7, #16
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bd80      	pop	{r7, pc}

08002a96 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002a96:	b580      	push	{r7, lr}
 8002a98:	b084      	sub	sp, #16
 8002a9a:	af00      	add	r7, sp, #0
 8002a9c:	60f8      	str	r0, [r7, #12]
 8002a9e:	60b9      	str	r1, [r7, #8]
 8002aa0:	607a      	str	r2, [r7, #4]
 8002aa2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa4:	e051      	b.n	8002b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	695b      	ldr	r3, [r3, #20]
 8002aac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ab0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ab4:	d123      	bne.n	8002afe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681a      	ldr	r2, [r3, #0]
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002ac4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002ace:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	2200      	movs	r2, #0
 8002ad4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	2220      	movs	r2, #32
 8002ada:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aea:	f043 0204 	orr.w	r2, r3, #4
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e046      	b.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b04:	d021      	beq.n	8002b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002b06:	f7fe fc9d 	bl	8001444 <HAL_GetTick>
 8002b0a:	4602      	mov	r2, r0
 8002b0c:	683b      	ldr	r3, [r7, #0]
 8002b0e:	1ad3      	subs	r3, r2, r3
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	429a      	cmp	r2, r3
 8002b14:	d302      	bcc.n	8002b1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d116      	bne.n	8002b4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	2200      	movs	r2, #0
 8002b20:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	2220      	movs	r2, #32
 8002b26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b36:	f043 0220 	orr.w	r2, r3, #32
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002b46:	2301      	movs	r3, #1
 8002b48:	e020      	b.n	8002b8c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002b4a:	68bb      	ldr	r3, [r7, #8]
 8002b4c:	0c1b      	lsrs	r3, r3, #16
 8002b4e:	b2db      	uxtb	r3, r3
 8002b50:	2b01      	cmp	r3, #1
 8002b52:	d10c      	bne.n	8002b6e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	43da      	mvns	r2, r3
 8002b5c:	68bb      	ldr	r3, [r7, #8]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	b29b      	uxth	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	bf14      	ite	ne
 8002b66:	2301      	movne	r3, #1
 8002b68:	2300      	moveq	r3, #0
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	e00b      	b.n	8002b86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	699b      	ldr	r3, [r3, #24]
 8002b74:	43da      	mvns	r2, r3
 8002b76:	68bb      	ldr	r3, [r7, #8]
 8002b78:	4013      	ands	r3, r2
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	bf14      	ite	ne
 8002b80:	2301      	movne	r3, #1
 8002b82:	2300      	moveq	r3, #0
 8002b84:	b2db      	uxtb	r3, r3
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d18d      	bne.n	8002aa6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002ba0:	e02d      	b.n	8002bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002ba2:	68f8      	ldr	r0, [r7, #12]
 8002ba4:	f000 f8ce 	bl	8002d44 <I2C_IsAcknowledgeFailed>
 8002ba8:	4603      	mov	r3, r0
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e02d      	b.n	8002c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bb8:	d021      	beq.n	8002bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002bba:	f7fe fc43 	bl	8001444 <HAL_GetTick>
 8002bbe:	4602      	mov	r2, r0
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	1ad3      	subs	r3, r2, r3
 8002bc4:	68ba      	ldr	r2, [r7, #8]
 8002bc6:	429a      	cmp	r2, r3
 8002bc8:	d302      	bcc.n	8002bd0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d116      	bne.n	8002bfe <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	2200      	movs	r2, #0
 8002bd4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bea:	f043 0220 	orr.w	r2, r3, #32
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e007      	b.n	8002c0e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	695b      	ldr	r3, [r3, #20]
 8002c04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c08:	2b80      	cmp	r3, #128	; 0x80
 8002c0a:	d1ca      	bne.n	8002ba2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c0c:	2300      	movs	r3, #0
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	3710      	adds	r7, #16
 8002c12:	46bd      	mov	sp, r7
 8002c14:	bd80      	pop	{r7, pc}

08002c16 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c16:	b580      	push	{r7, lr}
 8002c18:	b084      	sub	sp, #16
 8002c1a:	af00      	add	r7, sp, #0
 8002c1c:	60f8      	str	r0, [r7, #12]
 8002c1e:	60b9      	str	r1, [r7, #8]
 8002c20:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c22:	e02d      	b.n	8002c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002c24:	68f8      	ldr	r0, [r7, #12]
 8002c26:	f000 f88d 	bl	8002d44 <I2C_IsAcknowledgeFailed>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002c30:	2301      	movs	r3, #1
 8002c32:	e02d      	b.n	8002c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c3a:	d021      	beq.n	8002c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002c3c:	f7fe fc02 	bl	8001444 <HAL_GetTick>
 8002c40:	4602      	mov	r2, r0
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	1ad3      	subs	r3, r2, r3
 8002c46:	68ba      	ldr	r2, [r7, #8]
 8002c48:	429a      	cmp	r2, r3
 8002c4a:	d302      	bcc.n	8002c52 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d116      	bne.n	8002c80 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	2200      	movs	r2, #0
 8002c56:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6c:	f043 0220 	orr.w	r2, r3, #32
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	2200      	movs	r2, #0
 8002c78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8002c7c:	2301      	movs	r3, #1
 8002c7e:	e007      	b.n	8002c90 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	f003 0304 	and.w	r3, r3, #4
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	d1ca      	bne.n	8002c24 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002c8e:	2300      	movs	r3, #0
}
 8002c90:	4618      	mov	r0, r3
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002ca4:	e042      	b.n	8002d2c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	695b      	ldr	r3, [r3, #20]
 8002cac:	f003 0310 	and.w	r3, r3, #16
 8002cb0:	2b10      	cmp	r3, #16
 8002cb2:	d119      	bne.n	8002ce8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f06f 0210 	mvn.w	r2, #16
 8002cbc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	2200      	movs	r2, #0
 8002cc2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	2220      	movs	r2, #32
 8002cc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	2200      	movs	r2, #0
 8002ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002ce4:	2301      	movs	r3, #1
 8002ce6:	e029      	b.n	8002d3c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ce8:	f7fe fbac 	bl	8001444 <HAL_GetTick>
 8002cec:	4602      	mov	r2, r0
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	1ad3      	subs	r3, r2, r3
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	429a      	cmp	r2, r3
 8002cf6:	d302      	bcc.n	8002cfe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d116      	bne.n	8002d2c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2200      	movs	r2, #0
 8002d02:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	2220      	movs	r2, #32
 8002d08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d18:	f043 0220 	orr.w	r2, r3, #32
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	2200      	movs	r2, #0
 8002d24:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8002d28:	2301      	movs	r3, #1
 8002d2a:	e007      	b.n	8002d3c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d36:	2b40      	cmp	r3, #64	; 0x40
 8002d38:	d1b5      	bne.n	8002ca6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002d3a:	2300      	movs	r3, #0
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002d44:	b480      	push	{r7}
 8002d46:	b083      	sub	sp, #12
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	695b      	ldr	r3, [r3, #20]
 8002d52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d56:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002d5a:	d11b      	bne.n	8002d94 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002d64:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2220      	movs	r2, #32
 8002d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d80:	f043 0204 	orr.w	r2, r3, #4
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8002d90:	2301      	movs	r3, #1
 8002d92:	e000      	b.n	8002d96 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002d94:	2300      	movs	r3, #0
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	370c      	adds	r7, #12
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bc80      	pop	{r7}
 8002d9e:	4770      	bx	lr

08002da0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b088      	sub	sp, #32
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d101      	bne.n	8002db2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002dae:	2301      	movs	r3, #1
 8002db0:	e31d      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002db2:	4b94      	ldr	r3, [pc, #592]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002db4:	689b      	ldr	r3, [r3, #8]
 8002db6:	f003 030c 	and.w	r3, r3, #12
 8002dba:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002dbc:	4b91      	ldr	r3, [pc, #580]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002dbe:	689b      	ldr	r3, [r3, #8]
 8002dc0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002dc4:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f003 0301 	and.w	r3, r3, #1
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d07b      	beq.n	8002eca <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002dd2:	69bb      	ldr	r3, [r7, #24]
 8002dd4:	2b08      	cmp	r3, #8
 8002dd6:	d006      	beq.n	8002de6 <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002dd8:	69bb      	ldr	r3, [r7, #24]
 8002dda:	2b0c      	cmp	r3, #12
 8002ddc:	d10f      	bne.n	8002dfe <HAL_RCC_OscConfig+0x5e>
 8002dde:	697b      	ldr	r3, [r7, #20]
 8002de0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002de4:	d10b      	bne.n	8002dfe <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002de6:	4b87      	ldr	r3, [pc, #540]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d06a      	beq.n	8002ec8 <HAL_RCC_OscConfig+0x128>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d166      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e2f7      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	2b01      	cmp	r3, #1
 8002e04:	d106      	bne.n	8002e14 <HAL_RCC_OscConfig+0x74>
 8002e06:	4b7f      	ldr	r3, [pc, #508]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a7e      	ldr	r2, [pc, #504]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e0c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e10:	6013      	str	r3, [r2, #0]
 8002e12:	e02d      	b.n	8002e70 <HAL_RCC_OscConfig+0xd0>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	685b      	ldr	r3, [r3, #4]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d10c      	bne.n	8002e36 <HAL_RCC_OscConfig+0x96>
 8002e1c:	4b79      	ldr	r3, [pc, #484]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	4a78      	ldr	r2, [pc, #480]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e26:	6013      	str	r3, [r2, #0]
 8002e28:	4b76      	ldr	r3, [pc, #472]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a75      	ldr	r2, [pc, #468]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e32:	6013      	str	r3, [r2, #0]
 8002e34:	e01c      	b.n	8002e70 <HAL_RCC_OscConfig+0xd0>
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	2b05      	cmp	r3, #5
 8002e3c:	d10c      	bne.n	8002e58 <HAL_RCC_OscConfig+0xb8>
 8002e3e:	4b71      	ldr	r3, [pc, #452]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	4a70      	ldr	r2, [pc, #448]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002e48:	6013      	str	r3, [r2, #0]
 8002e4a:	4b6e      	ldr	r3, [pc, #440]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4a6d      	ldr	r2, [pc, #436]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	e00b      	b.n	8002e70 <HAL_RCC_OscConfig+0xd0>
 8002e58:	4b6a      	ldr	r3, [pc, #424]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	4a69      	ldr	r2, [pc, #420]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e62:	6013      	str	r3, [r2, #0]
 8002e64:	4b67      	ldr	r3, [pc, #412]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a66      	ldr	r2, [pc, #408]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d013      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e78:	f7fe fae4 	bl	8001444 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002e80:	f7fe fae0 	bl	8001444 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b64      	cmp	r3, #100	; 0x64
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e2ad      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e92:	4b5c      	ldr	r3, [pc, #368]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d0f0      	beq.n	8002e80 <HAL_RCC_OscConfig+0xe0>
 8002e9e:	e014      	b.n	8002eca <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ea0:	f7fe fad0 	bl	8001444 <HAL_GetTick>
 8002ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ea6:	e008      	b.n	8002eba <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002ea8:	f7fe facc 	bl	8001444 <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b64      	cmp	r3, #100	; 0x64
 8002eb4:	d901      	bls.n	8002eba <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e299      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002eba:	4b52      	ldr	r3, [pc, #328]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1f0      	bne.n	8002ea8 <HAL_RCC_OscConfig+0x108>
 8002ec6:	e000      	b.n	8002eca <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f003 0302 	and.w	r3, r3, #2
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d05a      	beq.n	8002f8c <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	2b04      	cmp	r3, #4
 8002eda:	d005      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002edc:	69bb      	ldr	r3, [r7, #24]
 8002ede:	2b0c      	cmp	r3, #12
 8002ee0:	d119      	bne.n	8002f16 <HAL_RCC_OscConfig+0x176>
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d116      	bne.n	8002f16 <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ee8:	4b46      	ldr	r3, [pc, #280]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f003 0302 	and.w	r3, r3, #2
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d005      	beq.n	8002f00 <HAL_RCC_OscConfig+0x160>
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	68db      	ldr	r3, [r3, #12]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d001      	beq.n	8002f00 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8002efc:	2301      	movs	r3, #1
 8002efe:	e276      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f00:	4b40      	ldr	r3, [pc, #256]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	691b      	ldr	r3, [r3, #16]
 8002f0c:	021b      	lsls	r3, r3, #8
 8002f0e:	493d      	ldr	r1, [pc, #244]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002f14:	e03a      	b.n	8002f8c <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	68db      	ldr	r3, [r3, #12]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d020      	beq.n	8002f60 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f1e:	4b3a      	ldr	r3, [pc, #232]	; (8003008 <HAL_RCC_OscConfig+0x268>)
 8002f20:	2201      	movs	r2, #1
 8002f22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f24:	f7fe fa8e 	bl	8001444 <HAL_GetTick>
 8002f28:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f2a:	e008      	b.n	8002f3e <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f2c:	f7fe fa8a 	bl	8001444 <HAL_GetTick>
 8002f30:	4602      	mov	r2, r0
 8002f32:	693b      	ldr	r3, [r7, #16]
 8002f34:	1ad3      	subs	r3, r2, r3
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d901      	bls.n	8002f3e <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002f3a:	2303      	movs	r3, #3
 8002f3c:	e257      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f3e:	4b31      	ldr	r3, [pc, #196]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d0f0      	beq.n	8002f2c <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f4a:	4b2e      	ldr	r3, [pc, #184]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	691b      	ldr	r3, [r3, #16]
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	492a      	ldr	r1, [pc, #168]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002f5a:	4313      	orrs	r3, r2
 8002f5c:	604b      	str	r3, [r1, #4]
 8002f5e:	e015      	b.n	8002f8c <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f60:	4b29      	ldr	r3, [pc, #164]	; (8003008 <HAL_RCC_OscConfig+0x268>)
 8002f62:	2200      	movs	r2, #0
 8002f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f66:	f7fe fa6d 	bl	8001444 <HAL_GetTick>
 8002f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f6c:	e008      	b.n	8002f80 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002f6e:	f7fe fa69 	bl	8001444 <HAL_GetTick>
 8002f72:	4602      	mov	r2, r0
 8002f74:	693b      	ldr	r3, [r7, #16]
 8002f76:	1ad3      	subs	r3, r2, r3
 8002f78:	2b02      	cmp	r3, #2
 8002f7a:	d901      	bls.n	8002f80 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 8002f7c:	2303      	movs	r3, #3
 8002f7e:	e236      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f80:	4b20      	ldr	r3, [pc, #128]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0302 	and.w	r3, r3, #2
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d1f0      	bne.n	8002f6e <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 0310 	and.w	r3, r3, #16
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f000 80b8 	beq.w	800310a <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if((sysclk_source == RCC_CFGR_SWS_MSI) )
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d170      	bne.n	8003082 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002fa0:	4b18      	ldr	r3, [pc, #96]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d005      	beq.n	8002fb8 <HAL_RCC_OscConfig+0x218>
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	699b      	ldr	r3, [r3, #24]
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e21a      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6a1a      	ldr	r2, [r3, #32]
 8002fbc:	4b11      	ldr	r3, [pc, #68]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d921      	bls.n	800300c <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6a1b      	ldr	r3, [r3, #32]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f000 fc05 	bl	80037dc <RCC_SetFlashLatencyFromMSIRange>
 8002fd2:	4603      	mov	r3, r0
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d001      	beq.n	8002fdc <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 8002fd8:	2301      	movs	r3, #1
 8002fda:	e208      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002fdc:	4b09      	ldr	r3, [pc, #36]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002fde:	685b      	ldr	r3, [r3, #4]
 8002fe0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6a1b      	ldr	r3, [r3, #32]
 8002fe8:	4906      	ldr	r1, [pc, #24]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002fea:	4313      	orrs	r3, r2
 8002fec:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fee:	4b05      	ldr	r3, [pc, #20]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	061b      	lsls	r3, r3, #24
 8002ffc:	4901      	ldr	r1, [pc, #4]	; (8003004 <HAL_RCC_OscConfig+0x264>)
 8002ffe:	4313      	orrs	r3, r2
 8003000:	604b      	str	r3, [r1, #4]
 8003002:	e020      	b.n	8003046 <HAL_RCC_OscConfig+0x2a6>
 8003004:	40023800 	.word	0x40023800
 8003008:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800300c:	4ba4      	ldr	r3, [pc, #656]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6a1b      	ldr	r3, [r3, #32]
 8003018:	49a1      	ldr	r1, [pc, #644]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800301a:	4313      	orrs	r3, r2
 800301c:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800301e:	4ba0      	ldr	r3, [pc, #640]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	69db      	ldr	r3, [r3, #28]
 800302a:	061b      	lsls	r3, r3, #24
 800302c:	499c      	ldr	r1, [pc, #624]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800302e:	4313      	orrs	r3, r2
 8003030:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	6a1b      	ldr	r3, [r3, #32]
 8003036:	4618      	mov	r0, r3
 8003038:	f000 fbd0 	bl	80037dc <RCC_SetFlashLatencyFromMSIRange>
 800303c:	4603      	mov	r3, r0
 800303e:	2b00      	cmp	r3, #0
 8003040:	d001      	beq.n	8003046 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 8003042:	2301      	movs	r3, #1
 8003044:	e1d3      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	0b5b      	lsrs	r3, r3, #13
 800304c:	3301      	adds	r3, #1
 800304e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8003056:	4a92      	ldr	r2, [pc, #584]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003058:	6892      	ldr	r2, [r2, #8]
 800305a:	0912      	lsrs	r2, r2, #4
 800305c:	f002 020f 	and.w	r2, r2, #15
 8003060:	4990      	ldr	r1, [pc, #576]	; (80032a4 <HAL_RCC_OscConfig+0x504>)
 8003062:	5c8a      	ldrb	r2, [r1, r2]
 8003064:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8003066:	4a90      	ldr	r2, [pc, #576]	; (80032a8 <HAL_RCC_OscConfig+0x508>)
 8003068:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800306a:	4b90      	ldr	r3, [pc, #576]	; (80032ac <HAL_RCC_OscConfig+0x50c>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4618      	mov	r0, r3
 8003070:	f7fd fe22 	bl	8000cb8 <HAL_InitTick>
 8003074:	4603      	mov	r3, r0
 8003076:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003078:	7bfb      	ldrb	r3, [r7, #15]
 800307a:	2b00      	cmp	r3, #0
 800307c:	d045      	beq.n	800310a <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	e1b5      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d029      	beq.n	80030de <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800308a:	4b89      	ldr	r3, [pc, #548]	; (80032b0 <HAL_RCC_OscConfig+0x510>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003090:	f7fe f9d8 	bl	8001444 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003098:	f7fe f9d4 	bl	8001444 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e1a1      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80030aa:	4b7d      	ldr	r3, [pc, #500]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80030b6:	4b7a      	ldr	r3, [pc, #488]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6a1b      	ldr	r3, [r3, #32]
 80030c2:	4977      	ldr	r1, [pc, #476]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80030c8:	4b75      	ldr	r3, [pc, #468]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69db      	ldr	r3, [r3, #28]
 80030d4:	061b      	lsls	r3, r3, #24
 80030d6:	4972      	ldr	r1, [pc, #456]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80030d8:	4313      	orrs	r3, r2
 80030da:	604b      	str	r3, [r1, #4]
 80030dc:	e015      	b.n	800310a <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80030de:	4b74      	ldr	r3, [pc, #464]	; (80032b0 <HAL_RCC_OscConfig+0x510>)
 80030e0:	2200      	movs	r2, #0
 80030e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030e4:	f7fe f9ae 	bl	8001444 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80030ec:	f7fe f9aa 	bl	8001444 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e177      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 80030fe:	4b68      	ldr	r3, [pc, #416]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003106:	2b00      	cmp	r3, #0
 8003108:	d1f0      	bne.n	80030ec <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f003 0308 	and.w	r3, r3, #8
 8003112:	2b00      	cmp	r3, #0
 8003114:	d030      	beq.n	8003178 <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	695b      	ldr	r3, [r3, #20]
 800311a:	2b00      	cmp	r3, #0
 800311c:	d016      	beq.n	800314c <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800311e:	4b65      	ldr	r3, [pc, #404]	; (80032b4 <HAL_RCC_OscConfig+0x514>)
 8003120:	2201      	movs	r2, #1
 8003122:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003124:	f7fe f98e 	bl	8001444 <HAL_GetTick>
 8003128:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800312a:	e008      	b.n	800313e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800312c:	f7fe f98a 	bl	8001444 <HAL_GetTick>
 8003130:	4602      	mov	r2, r0
 8003132:	693b      	ldr	r3, [r7, #16]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	2b02      	cmp	r3, #2
 8003138:	d901      	bls.n	800313e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e157      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800313e:	4b58      	ldr	r3, [pc, #352]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003140:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003142:	f003 0302 	and.w	r3, r3, #2
 8003146:	2b00      	cmp	r3, #0
 8003148:	d0f0      	beq.n	800312c <HAL_RCC_OscConfig+0x38c>
 800314a:	e015      	b.n	8003178 <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800314c:	4b59      	ldr	r3, [pc, #356]	; (80032b4 <HAL_RCC_OscConfig+0x514>)
 800314e:	2200      	movs	r2, #0
 8003150:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003152:	f7fe f977 	bl	8001444 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800315a:	f7fe f973 	bl	8001444 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e140      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800316c:	4b4c      	ldr	r3, [pc, #304]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800316e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d1f0      	bne.n	800315a <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f003 0304 	and.w	r3, r3, #4
 8003180:	2b00      	cmp	r3, #0
 8003182:	f000 80b5 	beq.w	80032f0 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003186:	2300      	movs	r3, #0
 8003188:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800318a:	4b45      	ldr	r3, [pc, #276]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800318c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800318e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10d      	bne.n	80031b2 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003196:	4b42      	ldr	r3, [pc, #264]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003198:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800319a:	4a41      	ldr	r2, [pc, #260]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800319c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031a0:	6253      	str	r3, [r2, #36]	; 0x24
 80031a2:	4b3f      	ldr	r3, [pc, #252]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80031a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031aa:	60bb      	str	r3, [r7, #8]
 80031ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031ae:	2301      	movs	r3, #1
 80031b0:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031b2:	4b41      	ldr	r3, [pc, #260]	; (80032b8 <HAL_RCC_OscConfig+0x518>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d118      	bne.n	80031f0 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031be:	4b3e      	ldr	r3, [pc, #248]	; (80032b8 <HAL_RCC_OscConfig+0x518>)
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a3d      	ldr	r2, [pc, #244]	; (80032b8 <HAL_RCC_OscConfig+0x518>)
 80031c4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031c8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031ca:	f7fe f93b 	bl	8001444 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d0:	e008      	b.n	80031e4 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031d2:	f7fe f937 	bl	8001444 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	2b64      	cmp	r3, #100	; 0x64
 80031de:	d901      	bls.n	80031e4 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 80031e0:	2303      	movs	r3, #3
 80031e2:	e104      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031e4:	4b34      	ldr	r3, [pc, #208]	; (80032b8 <HAL_RCC_OscConfig+0x518>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d0f0      	beq.n	80031d2 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	2b01      	cmp	r3, #1
 80031f6:	d106      	bne.n	8003206 <HAL_RCC_OscConfig+0x466>
 80031f8:	4b29      	ldr	r3, [pc, #164]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80031fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031fc:	4a28      	ldr	r2, [pc, #160]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 80031fe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003202:	6353      	str	r3, [r2, #52]	; 0x34
 8003204:	e02d      	b.n	8003262 <HAL_RCC_OscConfig+0x4c2>
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10c      	bne.n	8003228 <HAL_RCC_OscConfig+0x488>
 800320e:	4b24      	ldr	r3, [pc, #144]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003210:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003212:	4a23      	ldr	r2, [pc, #140]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003214:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003218:	6353      	str	r3, [r2, #52]	; 0x34
 800321a:	4b21      	ldr	r3, [pc, #132]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800321c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800321e:	4a20      	ldr	r2, [pc, #128]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003220:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003224:	6353      	str	r3, [r2, #52]	; 0x34
 8003226:	e01c      	b.n	8003262 <HAL_RCC_OscConfig+0x4c2>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	2b05      	cmp	r3, #5
 800322e:	d10c      	bne.n	800324a <HAL_RCC_OscConfig+0x4aa>
 8003230:	4b1b      	ldr	r3, [pc, #108]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003232:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003234:	4a1a      	ldr	r2, [pc, #104]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003236:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800323a:	6353      	str	r3, [r2, #52]	; 0x34
 800323c:	4b18      	ldr	r3, [pc, #96]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800323e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003240:	4a17      	ldr	r2, [pc, #92]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003242:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003246:	6353      	str	r3, [r2, #52]	; 0x34
 8003248:	e00b      	b.n	8003262 <HAL_RCC_OscConfig+0x4c2>
 800324a:	4b15      	ldr	r3, [pc, #84]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800324c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800324e:	4a14      	ldr	r2, [pc, #80]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003250:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003254:	6353      	str	r3, [r2, #52]	; 0x34
 8003256:	4b12      	ldr	r3, [pc, #72]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 8003258:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800325a:	4a11      	ldr	r2, [pc, #68]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800325c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003260:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	2b00      	cmp	r3, #0
 8003268:	d015      	beq.n	8003296 <HAL_RCC_OscConfig+0x4f6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800326a:	f7fe f8eb 	bl	8001444 <HAL_GetTick>
 800326e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003270:	e00a      	b.n	8003288 <HAL_RCC_OscConfig+0x4e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003272:	f7fe f8e7 	bl	8001444 <HAL_GetTick>
 8003276:	4602      	mov	r2, r0
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	1ad3      	subs	r3, r2, r3
 800327c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003280:	4293      	cmp	r3, r2
 8003282:	d901      	bls.n	8003288 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003284:	2303      	movs	r3, #3
 8003286:	e0b2      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003288:	4b05      	ldr	r3, [pc, #20]	; (80032a0 <HAL_RCC_OscConfig+0x500>)
 800328a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800328c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003290:	2b00      	cmp	r3, #0
 8003292:	d0ee      	beq.n	8003272 <HAL_RCC_OscConfig+0x4d2>
 8003294:	e023      	b.n	80032de <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003296:	f7fe f8d5 	bl	8001444 <HAL_GetTick>
 800329a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800329c:	e019      	b.n	80032d2 <HAL_RCC_OscConfig+0x532>
 800329e:	bf00      	nop
 80032a0:	40023800 	.word	0x40023800
 80032a4:	08007a28 	.word	0x08007a28
 80032a8:	20000060 	.word	0x20000060
 80032ac:	20000064 	.word	0x20000064
 80032b0:	42470020 	.word	0x42470020
 80032b4:	42470680 	.word	0x42470680
 80032b8:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032bc:	f7fe f8c2 	bl	8001444 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	693b      	ldr	r3, [r7, #16]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032ca:	4293      	cmp	r3, r2
 80032cc:	d901      	bls.n	80032d2 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 80032ce:	2303      	movs	r3, #3
 80032d0:	e08d      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80032d2:	4b49      	ldr	r3, [pc, #292]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 80032d4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d1ee      	bne.n	80032bc <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80032de:	7ffb      	ldrb	r3, [r7, #31]
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d105      	bne.n	80032f0 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032e4:	4b44      	ldr	r3, [pc, #272]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 80032e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e8:	4a43      	ldr	r2, [pc, #268]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 80032ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032ee:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d079      	beq.n	80033ec <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032f8:	69bb      	ldr	r3, [r7, #24]
 80032fa:	2b0c      	cmp	r3, #12
 80032fc:	d056      	beq.n	80033ac <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	2b02      	cmp	r3, #2
 8003304:	d13b      	bne.n	800337e <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003306:	4b3d      	ldr	r3, [pc, #244]	; (80033fc <HAL_RCC_OscConfig+0x65c>)
 8003308:	2200      	movs	r2, #0
 800330a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800330c:	f7fe f89a 	bl	8001444 <HAL_GetTick>
 8003310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003314:	f7fe f896 	bl	8001444 <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	693b      	ldr	r3, [r7, #16]
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e063      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003326:	4b34      	ldr	r3, [pc, #208]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1f0      	bne.n	8003314 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003332:	4b31      	ldr	r3, [pc, #196]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003342:	4319      	orrs	r1, r3
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003348:	430b      	orrs	r3, r1
 800334a:	492b      	ldr	r1, [pc, #172]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 800334c:	4313      	orrs	r3, r2
 800334e:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003350:	4b2a      	ldr	r3, [pc, #168]	; (80033fc <HAL_RCC_OscConfig+0x65c>)
 8003352:	2201      	movs	r2, #1
 8003354:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003356:	f7fe f875 	bl	8001444 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800335c:	e008      	b.n	8003370 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800335e:	f7fe f871 	bl	8001444 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	2b02      	cmp	r3, #2
 800336a:	d901      	bls.n	8003370 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 800336c:	2303      	movs	r3, #3
 800336e:	e03e      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003370:	4b21      	ldr	r3, [pc, #132]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d0f0      	beq.n	800335e <HAL_RCC_OscConfig+0x5be>
 800337c:	e036      	b.n	80033ec <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800337e:	4b1f      	ldr	r3, [pc, #124]	; (80033fc <HAL_RCC_OscConfig+0x65c>)
 8003380:	2200      	movs	r2, #0
 8003382:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003384:	f7fe f85e 	bl	8001444 <HAL_GetTick>
 8003388:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800338a:	e008      	b.n	800339e <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800338c:	f7fe f85a 	bl	8001444 <HAL_GetTick>
 8003390:	4602      	mov	r2, r0
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	1ad3      	subs	r3, r2, r3
 8003396:	2b02      	cmp	r3, #2
 8003398:	d901      	bls.n	800339e <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 800339a:	2303      	movs	r3, #3
 800339c:	e027      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800339e:	4b16      	ldr	r3, [pc, #88]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d1f0      	bne.n	800338c <HAL_RCC_OscConfig+0x5ec>
 80033aa:	e01f      	b.n	80033ec <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d101      	bne.n	80033b8 <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 80033b4:	2301      	movs	r3, #1
 80033b6:	e01a      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033b8:	4b0f      	ldr	r3, [pc, #60]	; (80033f8 <HAL_RCC_OscConfig+0x658>)
 80033ba:	689b      	ldr	r3, [r3, #8]
 80033bc:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d10d      	bne.n	80033e8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80033cc:	697b      	ldr	r3, [r7, #20]
 80033ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d106      	bne.n	80033e8 <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80033da:	697b      	ldr	r3, [r7, #20]
 80033dc:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80033e4:	429a      	cmp	r2, r3
 80033e6:	d001      	beq.n	80033ec <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 80033e8:	2301      	movs	r3, #1
 80033ea:	e000      	b.n	80033ee <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	3720      	adds	r7, #32
 80033f2:	46bd      	mov	sp, r7
 80033f4:	bd80      	pop	{r7, pc}
 80033f6:	bf00      	nop
 80033f8:	40023800 	.word	0x40023800
 80033fc:	42470060 	.word	0x42470060

08003400 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	b084      	sub	sp, #16
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
 8003408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d101      	bne.n	8003414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003410:	2301      	movs	r3, #1
 8003412:	e11a      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003414:	4b8f      	ldr	r3, [pc, #572]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0301 	and.w	r3, r3, #1
 800341c:	683a      	ldr	r2, [r7, #0]
 800341e:	429a      	cmp	r2, r3
 8003420:	d919      	bls.n	8003456 <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d105      	bne.n	8003434 <HAL_RCC_ClockConfig+0x34>
 8003428:	4b8a      	ldr	r3, [pc, #552]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	4a89      	ldr	r2, [pc, #548]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 800342e:	f043 0304 	orr.w	r3, r3, #4
 8003432:	6013      	str	r3, [r2, #0]
 8003434:	4b87      	ldr	r3, [pc, #540]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	f023 0201 	bic.w	r2, r3, #1
 800343c:	4985      	ldr	r1, [pc, #532]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 800343e:	683b      	ldr	r3, [r7, #0]
 8003440:	4313      	orrs	r3, r2
 8003442:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003444:	4b83      	ldr	r3, [pc, #524]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 0301 	and.w	r3, r3, #1
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d001      	beq.n	8003456 <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e0f9      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d008      	beq.n	8003474 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003462:	4b7d      	ldr	r3, [pc, #500]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	497a      	ldr	r1, [pc, #488]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 8003470:	4313      	orrs	r3, r2
 8003472:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0301 	and.w	r3, r3, #1
 800347c:	2b00      	cmp	r3, #0
 800347e:	f000 808e 	beq.w	800359e <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	2b02      	cmp	r3, #2
 8003488:	d107      	bne.n	800349a <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800348a:	4b73      	ldr	r3, [pc, #460]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003492:	2b00      	cmp	r3, #0
 8003494:	d121      	bne.n	80034da <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e0d7      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	2b03      	cmp	r3, #3
 80034a0:	d107      	bne.n	80034b2 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80034a2:	4b6d      	ldr	r3, [pc, #436]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d115      	bne.n	80034da <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e0cb      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	685b      	ldr	r3, [r3, #4]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d107      	bne.n	80034ca <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80034ba:	4b67      	ldr	r3, [pc, #412]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d109      	bne.n	80034da <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e0bf      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80034ca:	4b63      	ldr	r3, [pc, #396]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d101      	bne.n	80034da <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80034d6:	2301      	movs	r3, #1
 80034d8:	e0b7      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034da:	4b5f      	ldr	r3, [pc, #380]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 80034dc:	689b      	ldr	r3, [r3, #8]
 80034de:	f023 0203 	bic.w	r2, r3, #3
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	495c      	ldr	r1, [pc, #368]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 80034e8:	4313      	orrs	r3, r2
 80034ea:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034ec:	f7fd ffaa 	bl	8001444 <HAL_GetTick>
 80034f0:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	2b02      	cmp	r3, #2
 80034f8:	d112      	bne.n	8003520 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80034fa:	e00a      	b.n	8003512 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034fc:	f7fd ffa2 	bl	8001444 <HAL_GetTick>
 8003500:	4602      	mov	r2, r0
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	1ad3      	subs	r3, r2, r3
 8003506:	f241 3288 	movw	r2, #5000	; 0x1388
 800350a:	4293      	cmp	r3, r2
 800350c:	d901      	bls.n	8003512 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 800350e:	2303      	movs	r3, #3
 8003510:	e09b      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003512:	4b51      	ldr	r3, [pc, #324]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 030c 	and.w	r3, r3, #12
 800351a:	2b08      	cmp	r3, #8
 800351c:	d1ee      	bne.n	80034fc <HAL_RCC_ClockConfig+0xfc>
 800351e:	e03e      	b.n	800359e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	2b03      	cmp	r3, #3
 8003526:	d112      	bne.n	800354e <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003528:	e00a      	b.n	8003540 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800352a:	f7fd ff8b 	bl	8001444 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	68fb      	ldr	r3, [r7, #12]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	f241 3288 	movw	r2, #5000	; 0x1388
 8003538:	4293      	cmp	r3, r2
 800353a:	d901      	bls.n	8003540 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 800353c:	2303      	movs	r3, #3
 800353e:	e084      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003540:	4b45      	ldr	r3, [pc, #276]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	f003 030c 	and.w	r3, r3, #12
 8003548:	2b0c      	cmp	r3, #12
 800354a:	d1ee      	bne.n	800352a <HAL_RCC_ClockConfig+0x12a>
 800354c:	e027      	b.n	800359e <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	685b      	ldr	r3, [r3, #4]
 8003552:	2b01      	cmp	r3, #1
 8003554:	d11d      	bne.n	8003592 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8003556:	e00a      	b.n	800356e <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003558:	f7fd ff74 	bl	8001444 <HAL_GetTick>
 800355c:	4602      	mov	r2, r0
 800355e:	68fb      	ldr	r3, [r7, #12]
 8003560:	1ad3      	subs	r3, r2, r3
 8003562:	f241 3288 	movw	r2, #5000	; 0x1388
 8003566:	4293      	cmp	r3, r2
 8003568:	d901      	bls.n	800356e <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 800356a:	2303      	movs	r3, #3
 800356c:	e06d      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800356e:	4b3a      	ldr	r3, [pc, #232]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 8003570:	689b      	ldr	r3, [r3, #8]
 8003572:	f003 030c 	and.w	r3, r3, #12
 8003576:	2b04      	cmp	r3, #4
 8003578:	d1ee      	bne.n	8003558 <HAL_RCC_ClockConfig+0x158>
 800357a:	e010      	b.n	800359e <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800357c:	f7fd ff62 	bl	8001444 <HAL_GetTick>
 8003580:	4602      	mov	r2, r0
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	1ad3      	subs	r3, r2, r3
 8003586:	f241 3288 	movw	r2, #5000	; 0x1388
 800358a:	4293      	cmp	r3, r2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e05b      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003592:	4b31      	ldr	r3, [pc, #196]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 030c 	and.w	r3, r3, #12
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1ee      	bne.n	800357c <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800359e:	4b2d      	ldr	r3, [pc, #180]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d219      	bcs.n	80035e0 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035ac:	683b      	ldr	r3, [r7, #0]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d105      	bne.n	80035be <HAL_RCC_ClockConfig+0x1be>
 80035b2:	4b28      	ldr	r3, [pc, #160]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a27      	ldr	r2, [pc, #156]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 80035b8:	f043 0304 	orr.w	r3, r3, #4
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	4b25      	ldr	r3, [pc, #148]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f023 0201 	bic.w	r2, r3, #1
 80035c6:	4923      	ldr	r1, [pc, #140]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	4313      	orrs	r3, r2
 80035cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ce:	4b21      	ldr	r3, [pc, #132]	; (8003654 <HAL_RCC_ClockConfig+0x254>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	f003 0301 	and.w	r3, r3, #1
 80035d6:	683a      	ldr	r2, [r7, #0]
 80035d8:	429a      	cmp	r2, r3
 80035da:	d001      	beq.n	80035e0 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	e034      	b.n	800364a <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f003 0304 	and.w	r3, r3, #4
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d008      	beq.n	80035fe <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035ec:	4b1a      	ldr	r3, [pc, #104]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 80035ee:	689b      	ldr	r3, [r3, #8]
 80035f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	68db      	ldr	r3, [r3, #12]
 80035f8:	4917      	ldr	r1, [pc, #92]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0308 	and.w	r3, r3, #8
 8003606:	2b00      	cmp	r3, #0
 8003608:	d009      	beq.n	800361e <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800360a:	4b13      	ldr	r3, [pc, #76]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	00db      	lsls	r3, r3, #3
 8003618:	490f      	ldr	r1, [pc, #60]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 800361a:	4313      	orrs	r3, r2
 800361c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800361e:	f000 f823 	bl	8003668 <HAL_RCC_GetSysClockFreq>
 8003622:	4601      	mov	r1, r0
 8003624:	4b0c      	ldr	r3, [pc, #48]	; (8003658 <HAL_RCC_ClockConfig+0x258>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	091b      	lsrs	r3, r3, #4
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	4a0b      	ldr	r2, [pc, #44]	; (800365c <HAL_RCC_ClockConfig+0x25c>)
 8003630:	5cd3      	ldrb	r3, [r2, r3]
 8003632:	fa21 f303 	lsr.w	r3, r1, r3
 8003636:	4a0a      	ldr	r2, [pc, #40]	; (8003660 <HAL_RCC_ClockConfig+0x260>)
 8003638:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800363a:	4b0a      	ldr	r3, [pc, #40]	; (8003664 <HAL_RCC_ClockConfig+0x264>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	4618      	mov	r0, r3
 8003640:	f7fd fb3a 	bl	8000cb8 <HAL_InitTick>
 8003644:	4603      	mov	r3, r0
 8003646:	72fb      	strb	r3, [r7, #11]

  return status;
 8003648:	7afb      	ldrb	r3, [r7, #11]
}
 800364a:	4618      	mov	r0, r3
 800364c:	3710      	adds	r7, #16
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}
 8003652:	bf00      	nop
 8003654:	40023c00 	.word	0x40023c00
 8003658:	40023800 	.word	0x40023800
 800365c:	08007a28 	.word	0x08007a28
 8003660:	20000060 	.word	0x20000060
 8003664:	20000064 	.word	0x20000064

08003668 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 800366e:	4b26      	ldr	r3, [pc, #152]	; (8003708 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	f003 030c 	and.w	r3, r3, #12
 800367a:	2b08      	cmp	r3, #8
 800367c:	d006      	beq.n	800368c <HAL_RCC_GetSysClockFreq+0x24>
 800367e:	2b0c      	cmp	r3, #12
 8003680:	d007      	beq.n	8003692 <HAL_RCC_GetSysClockFreq+0x2a>
 8003682:	2b04      	cmp	r3, #4
 8003684:	d12c      	bne.n	80036e0 <HAL_RCC_GetSysClockFreq+0x78>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003686:	4b21      	ldr	r3, [pc, #132]	; (800370c <HAL_RCC_GetSysClockFreq+0xa4>)
 8003688:	613b      	str	r3, [r7, #16]
      break;
 800368a:	e037      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800368c:	4b20      	ldr	r3, [pc, #128]	; (8003710 <HAL_RCC_GetSysClockFreq+0xa8>)
 800368e:	613b      	str	r3, [r7, #16]
      break;
 8003690:	e034      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	0c9b      	lsrs	r3, r3, #18
 8003696:	f003 030f 	and.w	r3, r3, #15
 800369a:	4a1e      	ldr	r2, [pc, #120]	; (8003714 <HAL_RCC_GetSysClockFreq+0xac>)
 800369c:	5cd3      	ldrb	r3, [r2, r3]
 800369e:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	0d9b      	lsrs	r3, r3, #22
 80036a4:	f003 0303 	and.w	r3, r3, #3
 80036a8:	3301      	adds	r3, #1
 80036aa:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036ac:	4b16      	ldr	r3, [pc, #88]	; (8003708 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036ae:	689b      	ldr	r3, [r3, #8]
 80036b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	d008      	beq.n	80036ca <HAL_RCC_GetSysClockFreq+0x62>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE * pllm) / plld;
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	4a15      	ldr	r2, [pc, #84]	; (8003710 <HAL_RCC_GetSysClockFreq+0xa8>)
 80036bc:	fb02 f203 	mul.w	r2, r2, r3
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80036c6:	617b      	str	r3, [r7, #20]
 80036c8:	e007      	b.n	80036da <HAL_RCC_GetSysClockFreq+0x72>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE * pllm) / plld;
 80036ca:	68bb      	ldr	r3, [r7, #8]
 80036cc:	4a0f      	ldr	r2, [pc, #60]	; (800370c <HAL_RCC_GetSysClockFreq+0xa4>)
 80036ce:	fb02 f203 	mul.w	r2, r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80036d8:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllvco;
 80036da:	697b      	ldr	r3, [r7, #20]
 80036dc:	613b      	str	r3, [r7, #16]
      break;
 80036de:	e00d      	b.n	80036fc <HAL_RCC_GetSysClockFreq+0x94>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 80036e0:	4b09      	ldr	r3, [pc, #36]	; (8003708 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	0b5b      	lsrs	r3, r3, #13
 80036e6:	f003 0307 	and.w	r3, r3, #7
 80036ea:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	3301      	adds	r3, #1
 80036f0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80036f4:	fa02 f303 	lsl.w	r3, r2, r3
 80036f8:	613b      	str	r3, [r7, #16]
      break;
 80036fa:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036fc:	693b      	ldr	r3, [r7, #16]
}
 80036fe:	4618      	mov	r0, r3
 8003700:	371c      	adds	r7, #28
 8003702:	46bd      	mov	sp, r7
 8003704:	bc80      	pop	{r7}
 8003706:	4770      	bx	lr
 8003708:	40023800 	.word	0x40023800
 800370c:	00f42400 	.word	0x00f42400
 8003710:	007a1200 	.word	0x007a1200
 8003714:	08007a1c 	.word	0x08007a1c

08003718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800371c:	4b02      	ldr	r3, [pc, #8]	; (8003728 <HAL_RCC_GetHCLKFreq+0x10>)
 800371e:	681b      	ldr	r3, [r3, #0]
}
 8003720:	4618      	mov	r0, r3
 8003722:	46bd      	mov	sp, r7
 8003724:	bc80      	pop	{r7}
 8003726:	4770      	bx	lr
 8003728:	20000060 	.word	0x20000060

0800372c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800372c:	b580      	push	{r7, lr}
 800372e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003730:	f7ff fff2 	bl	8003718 <HAL_RCC_GetHCLKFreq>
 8003734:	4601      	mov	r1, r0
 8003736:	4b05      	ldr	r3, [pc, #20]	; (800374c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	0a1b      	lsrs	r3, r3, #8
 800373c:	f003 0307 	and.w	r3, r3, #7
 8003740:	4a03      	ldr	r2, [pc, #12]	; (8003750 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003742:	5cd3      	ldrb	r3, [r2, r3]
 8003744:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	40023800 	.word	0x40023800
 8003750:	08007a38 	.word	0x08007a38

08003754 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003758:	f7ff ffde 	bl	8003718 <HAL_RCC_GetHCLKFreq>
 800375c:	4601      	mov	r1, r0
 800375e:	4b05      	ldr	r3, [pc, #20]	; (8003774 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003760:	689b      	ldr	r3, [r3, #8]
 8003762:	0adb      	lsrs	r3, r3, #11
 8003764:	f003 0307 	and.w	r3, r3, #7
 8003768:	4a03      	ldr	r2, [pc, #12]	; (8003778 <HAL_RCC_GetPCLK2Freq+0x24>)
 800376a:	5cd3      	ldrb	r3, [r2, r3]
 800376c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003770:	4618      	mov	r0, r3
 8003772:	bd80      	pop	{r7, pc}
 8003774:	40023800 	.word	0x40023800
 8003778:	08007a38 	.word	0x08007a38

0800377c <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800377c:	b480      	push	{r7}
 800377e:	b083      	sub	sp, #12
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
 8003784:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	220f      	movs	r2, #15
 800378a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800378c:	4b11      	ldr	r3, [pc, #68]	; (80037d4 <HAL_RCC_GetClockConfig+0x58>)
 800378e:	689b      	ldr	r3, [r3, #8]
 8003790:	f003 0203 	and.w	r2, r3, #3
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003798:	4b0e      	ldr	r3, [pc, #56]	; (80037d4 <HAL_RCC_GetClockConfig+0x58>)
 800379a:	689b      	ldr	r3, [r3, #8]
 800379c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80037a4:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <HAL_RCC_GetClockConfig+0x58>)
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80037b0:	4b08      	ldr	r3, [pc, #32]	; (80037d4 <HAL_RCC_GetClockConfig+0x58>)
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	08db      	lsrs	r3, r3, #3
 80037b6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 80037be:	4b06      	ldr	r3, [pc, #24]	; (80037d8 <HAL_RCC_GetClockConfig+0x5c>)
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f003 0201 	and.w	r2, r3, #1
 80037c6:	683b      	ldr	r3, [r7, #0]
 80037c8:	601a      	str	r2, [r3, #0]
}
 80037ca:	bf00      	nop
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	bc80      	pop	{r7}
 80037d2:	4770      	bx	lr
 80037d4:	40023800 	.word	0x40023800
 80037d8:	40023c00 	.word	0x40023c00

080037dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 80037dc:	b480      	push	{r7}
 80037de:	b087      	sub	sp, #28
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80037e4:	2300      	movs	r3, #0
 80037e6:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80037e8:	4b29      	ldr	r3, [pc, #164]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80037ea:	689b      	ldr	r3, [r3, #8]
 80037ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d12c      	bne.n	800384e <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80037f4:	4b26      	ldr	r3, [pc, #152]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 80037f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003800:	4b24      	ldr	r3, [pc, #144]	; (8003894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8003808:	617b      	str	r3, [r7, #20]
 800380a:	e016      	b.n	800383a <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800380c:	4b20      	ldr	r3, [pc, #128]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800380e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003810:	4a1f      	ldr	r2, [pc, #124]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003816:	6253      	str	r3, [r2, #36]	; 0x24
 8003818:	4b1d      	ldr	r3, [pc, #116]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 800381a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800381c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003820:	60fb      	str	r3, [r7, #12]
 8003822:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8003824:	4b1b      	ldr	r3, [pc, #108]	; (8003894 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 800382c:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 800382e:	4b18      	ldr	r3, [pc, #96]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003832:	4a17      	ldr	r2, [pc, #92]	; (8003890 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8003834:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003838:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 800383a:	697b      	ldr	r3, [r7, #20]
 800383c:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8003840:	d105      	bne.n	800384e <RCC_SetFlashLatencyFromMSIRange+0x72>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8003848:	d101      	bne.n	800384e <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 800384a:	2301      	movs	r3, #1
 800384c:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800384e:	693b      	ldr	r3, [r7, #16]
 8003850:	2b01      	cmp	r3, #1
 8003852:	d105      	bne.n	8003860 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8003854:	4b10      	ldr	r3, [pc, #64]	; (8003898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a0f      	ldr	r2, [pc, #60]	; (8003898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800385a:	f043 0304 	orr.w	r3, r3, #4
 800385e:	6013      	str	r3, [r2, #0]
 8003860:	4b0d      	ldr	r3, [pc, #52]	; (8003898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f023 0201 	bic.w	r2, r3, #1
 8003868:	490b      	ldr	r1, [pc, #44]	; (8003898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	4313      	orrs	r3, r2
 800386e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003870:	4b09      	ldr	r3, [pc, #36]	; (8003898 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	f003 0301 	and.w	r3, r3, #1
 8003878:	693a      	ldr	r2, [r7, #16]
 800387a:	429a      	cmp	r2, r3
 800387c:	d001      	beq.n	8003882 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e000      	b.n	8003884 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8003882:	2300      	movs	r3, #0
}
 8003884:	4618      	mov	r0, r3
 8003886:	371c      	adds	r7, #28
 8003888:	46bd      	mov	sp, r7
 800388a:	bc80      	pop	{r7}
 800388c:	4770      	bx	lr
 800388e:	bf00      	nop
 8003890:	40023800 	.word	0x40023800
 8003894:	40007000 	.word	0x40007000
 8003898:	40023c00 	.word	0x40023c00

0800389c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800389c:	b580      	push	{r7, lr}
 800389e:	b082      	sub	sp, #8
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d101      	bne.n	80038ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038aa:	2301      	movs	r3, #1
 80038ac:	e01d      	b.n	80038ea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80038b4:	b2db      	uxtb	r3, r3
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d106      	bne.n	80038c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80038c2:	6878      	ldr	r0, [r7, #4]
 80038c4:	f7fd fc38 	bl	8001138 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2202      	movs	r2, #2
 80038cc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	3304      	adds	r3, #4
 80038d8:	4619      	mov	r1, r3
 80038da:	4610      	mov	r0, r2
 80038dc:	f000 fb00 	bl	8003ee0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2201      	movs	r2, #1
 80038e4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 80038e8:	2300      	movs	r3, #0
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3708      	adds	r7, #8
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bd80      	pop	{r7, pc}

080038f2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80038f2:	b480      	push	{r7}
 80038f4:	b085      	sub	sp, #20
 80038f6:	af00      	add	r7, sp, #0
 80038f8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	68da      	ldr	r2, [r3, #12]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f042 0201 	orr.w	r2, r2, #1
 8003908:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f003 0307 	and.w	r3, r3, #7
 8003914:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2b06      	cmp	r3, #6
 800391a:	d007      	beq.n	800392c <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	681a      	ldr	r2, [r3, #0]
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f042 0201 	orr.w	r2, r2, #1
 800392a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800392c:	2300      	movs	r3, #0
}
 800392e:	4618      	mov	r0, r3
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	bc80      	pop	{r7}
 8003936:	4770      	bx	lr

08003938 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003938:	b580      	push	{r7, lr}
 800393a:	b082      	sub	sp, #8
 800393c:	af00      	add	r7, sp, #0
 800393e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d101      	bne.n	800394a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003946:	2301      	movs	r3, #1
 8003948:	e01d      	b.n	8003986 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8003950:	b2db      	uxtb	r3, r3
 8003952:	2b00      	cmp	r3, #0
 8003954:	d106      	bne.n	8003964 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2200      	movs	r2, #0
 800395a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800395e:	6878      	ldr	r0, [r7, #4]
 8003960:	f000 f815 	bl	800398e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2202      	movs	r2, #2
 8003968:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	3304      	adds	r3, #4
 8003974:	4619      	mov	r1, r3
 8003976:	4610      	mov	r0, r2
 8003978:	f000 fab2 	bl	8003ee0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8003984:	2300      	movs	r3, #0
}
 8003986:	4618      	mov	r0, r3
 8003988:	3708      	adds	r7, #8
 800398a:	46bd      	mov	sp, r7
 800398c:	bd80      	pop	{r7, pc}

0800398e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800398e:	b480      	push	{r7}
 8003990:	b083      	sub	sp, #12
 8003992:	af00      	add	r7, sp, #0
 8003994:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003996:	bf00      	nop
 8003998:	370c      	adds	r7, #12
 800399a:	46bd      	mov	sp, r7
 800399c:	bc80      	pop	{r7}
 800399e:	4770      	bx	lr

080039a0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
 80039a8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2201      	movs	r2, #1
 80039b0:	6839      	ldr	r1, [r7, #0]
 80039b2:	4618      	mov	r0, r3
 80039b4:	f000 fc8f 	bl	80042d6 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	689b      	ldr	r3, [r3, #8]
 80039be:	f003 0307 	and.w	r3, r3, #7
 80039c2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039c4:	68fb      	ldr	r3, [r7, #12]
 80039c6:	2b06      	cmp	r3, #6
 80039c8:	d007      	beq.n	80039da <HAL_TIM_PWM_Start+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	681a      	ldr	r2, [r3, #0]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f042 0201 	orr.w	r2, r2, #1
 80039d8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80039da:	2300      	movs	r3, #0
}
 80039dc:	4618      	mov	r0, r3
 80039de:	3710      	adds	r7, #16
 80039e0:	46bd      	mov	sp, r7
 80039e2:	bd80      	pop	{r7, pc}

080039e4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b082      	sub	sp, #8
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	691b      	ldr	r3, [r3, #16]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d122      	bne.n	8003a40 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	68db      	ldr	r3, [r3, #12]
 8003a00:	f003 0302 	and.w	r3, r3, #2
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	d11b      	bne.n	8003a40 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f06f 0202 	mvn.w	r2, #2
 8003a10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	2201      	movs	r2, #1
 8003a16:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	699b      	ldr	r3, [r3, #24]
 8003a1e:	f003 0303 	and.w	r3, r3, #3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d003      	beq.n	8003a2e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f000 fa3e 	bl	8003ea8 <HAL_TIM_IC_CaptureCallback>
 8003a2c:	e005      	b.n	8003a3a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a2e:	6878      	ldr	r0, [r7, #4]
 8003a30:	f000 fa31 	bl	8003e96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a34:	6878      	ldr	r0, [r7, #4]
 8003a36:	f000 fa40 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	691b      	ldr	r3, [r3, #16]
 8003a46:	f003 0304 	and.w	r3, r3, #4
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d122      	bne.n	8003a94 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	f003 0304 	and.w	r3, r3, #4
 8003a58:	2b04      	cmp	r3, #4
 8003a5a:	d11b      	bne.n	8003a94 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f06f 0204 	mvn.w	r2, #4
 8003a64:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	2202      	movs	r2, #2
 8003a6a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	699b      	ldr	r3, [r3, #24]
 8003a72:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d003      	beq.n	8003a82 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003a7a:	6878      	ldr	r0, [r7, #4]
 8003a7c:	f000 fa14 	bl	8003ea8 <HAL_TIM_IC_CaptureCallback>
 8003a80:	e005      	b.n	8003a8e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fa07 	bl	8003e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f000 fa16 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	2200      	movs	r2, #0
 8003a92:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	691b      	ldr	r3, [r3, #16]
 8003a9a:	f003 0308 	and.w	r3, r3, #8
 8003a9e:	2b08      	cmp	r3, #8
 8003aa0:	d122      	bne.n	8003ae8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	68db      	ldr	r3, [r3, #12]
 8003aa8:	f003 0308 	and.w	r3, r3, #8
 8003aac:	2b08      	cmp	r3, #8
 8003aae:	d11b      	bne.n	8003ae8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f06f 0208 	mvn.w	r2, #8
 8003ab8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2204      	movs	r2, #4
 8003abe:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	69db      	ldr	r3, [r3, #28]
 8003ac6:	f003 0303 	and.w	r3, r3, #3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d003      	beq.n	8003ad6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003ace:	6878      	ldr	r0, [r7, #4]
 8003ad0:	f000 f9ea 	bl	8003ea8 <HAL_TIM_IC_CaptureCallback>
 8003ad4:	e005      	b.n	8003ae2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 f9dd 	bl	8003e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f000 f9ec 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	691b      	ldr	r3, [r3, #16]
 8003aee:	f003 0310 	and.w	r3, r3, #16
 8003af2:	2b10      	cmp	r3, #16
 8003af4:	d122      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	f003 0310 	and.w	r3, r3, #16
 8003b00:	2b10      	cmp	r3, #16
 8003b02:	d11b      	bne.n	8003b3c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f06f 0210 	mvn.w	r2, #16
 8003b0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2208      	movs	r2, #8
 8003b12:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	69db      	ldr	r3, [r3, #28]
 8003b1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d003      	beq.n	8003b2a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b22:	6878      	ldr	r0, [r7, #4]
 8003b24:	f000 f9c0 	bl	8003ea8 <HAL_TIM_IC_CaptureCallback>
 8003b28:	e005      	b.n	8003b36 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b2a:	6878      	ldr	r0, [r7, #4]
 8003b2c:	f000 f9b3 	bl	8003e96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b30:	6878      	ldr	r0, [r7, #4]
 8003b32:	f000 f9c2 	bl	8003eba <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2200      	movs	r2, #0
 8003b3a:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	691b      	ldr	r3, [r3, #16]
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d10e      	bne.n	8003b68 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	68db      	ldr	r3, [r3, #12]
 8003b50:	f003 0301 	and.w	r3, r3, #1
 8003b54:	2b01      	cmp	r3, #1
 8003b56:	d107      	bne.n	8003b68 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f06f 0201 	mvn.w	r2, #1
 8003b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003b62:	6878      	ldr	r0, [r7, #4]
 8003b64:	f7fd f85c 	bl	8000c20 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b72:	2b40      	cmp	r3, #64	; 0x40
 8003b74:	d10e      	bne.n	8003b94 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	68db      	ldr	r3, [r3, #12]
 8003b7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003b80:	2b40      	cmp	r3, #64	; 0x40
 8003b82:	d107      	bne.n	8003b94 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f000 f99c 	bl	8003ecc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003b94:	bf00      	nop
 8003b96:	3708      	adds	r7, #8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}

08003b9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b084      	sub	sp, #16
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	60f8      	str	r0, [r7, #12]
 8003ba4:	60b9      	str	r1, [r7, #8]
 8003ba6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d101      	bne.n	8003bb6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8003bb2:	2302      	movs	r3, #2
 8003bb4:	e0b4      	b.n	8003d20 <HAL_TIM_PWM_ConfigChannel+0x184>
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2201      	movs	r2, #1
 8003bba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2202      	movs	r2, #2
 8003bc2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  switch (Channel)
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	2b0c      	cmp	r3, #12
 8003bca:	f200 809f 	bhi.w	8003d0c <HAL_TIM_PWM_ConfigChannel+0x170>
 8003bce:	a201      	add	r2, pc, #4	; (adr r2, 8003bd4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8003bd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003bd4:	08003c09 	.word	0x08003c09
 8003bd8:	08003d0d 	.word	0x08003d0d
 8003bdc:	08003d0d 	.word	0x08003d0d
 8003be0:	08003d0d 	.word	0x08003d0d
 8003be4:	08003c49 	.word	0x08003c49
 8003be8:	08003d0d 	.word	0x08003d0d
 8003bec:	08003d0d 	.word	0x08003d0d
 8003bf0:	08003d0d 	.word	0x08003d0d
 8003bf4:	08003c8b 	.word	0x08003c8b
 8003bf8:	08003d0d 	.word	0x08003d0d
 8003bfc:	08003d0d 	.word	0x08003d0d
 8003c00:	08003d0d 	.word	0x08003d0d
 8003c04:	08003ccb 	.word	0x08003ccb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	68b9      	ldr	r1, [r7, #8]
 8003c0e:	4618      	mov	r0, r3
 8003c10:	f000 f9d6 	bl	8003fc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699a      	ldr	r2, [r3, #24]
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	f042 0208 	orr.w	r2, r2, #8
 8003c22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	699a      	ldr	r2, [r3, #24]
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f022 0204 	bic.w	r2, r2, #4
 8003c32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	6999      	ldr	r1, [r3, #24]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	68da      	ldr	r2, [r3, #12]
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	430a      	orrs	r2, r1
 8003c44:	619a      	str	r2, [r3, #24]
      break;
 8003c46:	e062      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	68b9      	ldr	r1, [r7, #8]
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f000 f9f2 	bl	8004038 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	699a      	ldr	r2, [r3, #24]
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c62:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	699a      	ldr	r2, [r3, #24]
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c72:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	6999      	ldr	r1, [r3, #24]
 8003c7a:	68bb      	ldr	r3, [r7, #8]
 8003c7c:	68db      	ldr	r3, [r3, #12]
 8003c7e:	021a      	lsls	r2, r3, #8
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	619a      	str	r2, [r3, #24]
      break;
 8003c88:	e041      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f000 fa0f 	bl	80040b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	69da      	ldr	r2, [r3, #28]
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f042 0208 	orr.w	r2, r2, #8
 8003ca4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	69da      	ldr	r2, [r3, #28]
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	f022 0204 	bic.w	r2, r2, #4
 8003cb4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	69d9      	ldr	r1, [r3, #28]
 8003cbc:	68bb      	ldr	r3, [r7, #8]
 8003cbe:	68da      	ldr	r2, [r3, #12]
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	430a      	orrs	r2, r1
 8003cc6:	61da      	str	r2, [r3, #28]
      break;
 8003cc8:	e021      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	68b9      	ldr	r1, [r7, #8]
 8003cd0:	4618      	mov	r0, r3
 8003cd2:	f000 fa2c 	bl	800412e <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	69da      	ldr	r2, [r3, #28]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003ce4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	69da      	ldr	r2, [r3, #28]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003cf4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	69d9      	ldr	r1, [r3, #28]
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	021a      	lsls	r2, r3, #8
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	430a      	orrs	r2, r1
 8003d08:	61da      	str	r2, [r3, #28]
      break;
 8003d0a:	e000      	b.n	8003d0e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8003d0c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	2201      	movs	r2, #1
 8003d12:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	2200      	movs	r2, #0
 8003d1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
}
 8003d20:	4618      	mov	r0, r3
 8003d22:	3710      	adds	r7, #16
 8003d24:	46bd      	mov	sp, r7
 8003d26:	bd80      	pop	{r7, pc}

08003d28 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b084      	sub	sp, #16
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
 8003d30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d38:	2b01      	cmp	r3, #1
 8003d3a:	d101      	bne.n	8003d40 <HAL_TIM_ConfigClockSource+0x18>
 8003d3c:	2302      	movs	r3, #2
 8003d3e:	e0a6      	b.n	8003e8e <HAL_TIM_ConfigClockSource+0x166>
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2201      	movs	r2, #1
 8003d44:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2202      	movs	r2, #2
 8003d4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003d5e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003d66:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	68fa      	ldr	r2, [r7, #12]
 8003d6e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b40      	cmp	r3, #64	; 0x40
 8003d76:	d067      	beq.n	8003e48 <HAL_TIM_ConfigClockSource+0x120>
 8003d78:	2b40      	cmp	r3, #64	; 0x40
 8003d7a:	d80b      	bhi.n	8003d94 <HAL_TIM_ConfigClockSource+0x6c>
 8003d7c:	2b10      	cmp	r3, #16
 8003d7e:	d073      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x140>
 8003d80:	2b10      	cmp	r3, #16
 8003d82:	d802      	bhi.n	8003d8a <HAL_TIM_ConfigClockSource+0x62>
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d06f      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8003d88:	e078      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d8a:	2b20      	cmp	r3, #32
 8003d8c:	d06c      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x140>
 8003d8e:	2b30      	cmp	r3, #48	; 0x30
 8003d90:	d06a      	beq.n	8003e68 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8003d92:	e073      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003d94:	2b70      	cmp	r3, #112	; 0x70
 8003d96:	d00d      	beq.n	8003db4 <HAL_TIM_ConfigClockSource+0x8c>
 8003d98:	2b70      	cmp	r3, #112	; 0x70
 8003d9a:	d804      	bhi.n	8003da6 <HAL_TIM_ConfigClockSource+0x7e>
 8003d9c:	2b50      	cmp	r3, #80	; 0x50
 8003d9e:	d033      	beq.n	8003e08 <HAL_TIM_ConfigClockSource+0xe0>
 8003da0:	2b60      	cmp	r3, #96	; 0x60
 8003da2:	d041      	beq.n	8003e28 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8003da4:	e06a      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8003da6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003daa:	d066      	beq.n	8003e7a <HAL_TIM_ConfigClockSource+0x152>
 8003dac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003db0:	d017      	beq.n	8003de2 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8003db2:	e063      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6818      	ldr	r0, [r3, #0]
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	6899      	ldr	r1, [r3, #8]
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	685a      	ldr	r2, [r3, #4]
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	68db      	ldr	r3, [r3, #12]
 8003dc4:	f000 fa68 	bl	8004298 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003dd6:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	68fa      	ldr	r2, [r7, #12]
 8003dde:	609a      	str	r2, [r3, #8]
      break;
 8003de0:	e04c      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6818      	ldr	r0, [r3, #0]
 8003de6:	683b      	ldr	r3, [r7, #0]
 8003de8:	6899      	ldr	r1, [r3, #8]
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	683b      	ldr	r3, [r7, #0]
 8003df0:	68db      	ldr	r3, [r3, #12]
 8003df2:	f000 fa51 	bl	8004298 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	689a      	ldr	r2, [r3, #8]
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003e04:	609a      	str	r2, [r3, #8]
      break;
 8003e06:	e039      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	6818      	ldr	r0, [r3, #0]
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	6859      	ldr	r1, [r3, #4]
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	68db      	ldr	r3, [r3, #12]
 8003e14:	461a      	mov	r2, r3
 8003e16:	f000 f9c8 	bl	80041aa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	2150      	movs	r1, #80	; 0x50
 8003e20:	4618      	mov	r0, r3
 8003e22:	f000 fa1f 	bl	8004264 <TIM_ITRx_SetConfig>
      break;
 8003e26:	e029      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6818      	ldr	r0, [r3, #0]
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	6859      	ldr	r1, [r3, #4]
 8003e30:	683b      	ldr	r3, [r7, #0]
 8003e32:	68db      	ldr	r3, [r3, #12]
 8003e34:	461a      	mov	r2, r3
 8003e36:	f000 f9e6 	bl	8004206 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	2160      	movs	r1, #96	; 0x60
 8003e40:	4618      	mov	r0, r3
 8003e42:	f000 fa0f 	bl	8004264 <TIM_ITRx_SetConfig>
      break;
 8003e46:	e019      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	6818      	ldr	r0, [r3, #0]
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	6859      	ldr	r1, [r3, #4]
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	68db      	ldr	r3, [r3, #12]
 8003e54:	461a      	mov	r2, r3
 8003e56:	f000 f9a8 	bl	80041aa <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	2140      	movs	r1, #64	; 0x40
 8003e60:	4618      	mov	r0, r3
 8003e62:	f000 f9ff 	bl	8004264 <TIM_ITRx_SetConfig>
      break;
 8003e66:	e009      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681a      	ldr	r2, [r3, #0]
 8003e6c:	683b      	ldr	r3, [r7, #0]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	4619      	mov	r1, r3
 8003e72:	4610      	mov	r0, r2
 8003e74:	f000 f9f6 	bl	8004264 <TIM_ITRx_SetConfig>
      break;
 8003e78:	e000      	b.n	8003e7c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8003e7a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2200      	movs	r2, #0
 8003e88:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8003e8c:	2300      	movs	r3, #0
}
 8003e8e:	4618      	mov	r0, r3
 8003e90:	3710      	adds	r7, #16
 8003e92:	46bd      	mov	sp, r7
 8003e94:	bd80      	pop	{r7, pc}

08003e96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003e96:	b480      	push	{r7}
 8003e98:	b083      	sub	sp, #12
 8003e9a:	af00      	add	r7, sp, #0
 8003e9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003e9e:	bf00      	nop
 8003ea0:	370c      	adds	r7, #12
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bc80      	pop	{r7}
 8003ea6:	4770      	bx	lr

08003ea8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ea8:	b480      	push	{r7}
 8003eaa:	b083      	sub	sp, #12
 8003eac:	af00      	add	r7, sp, #0
 8003eae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003eb0:	bf00      	nop
 8003eb2:	370c      	adds	r7, #12
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bc80      	pop	{r7}
 8003eb8:	4770      	bx	lr

08003eba <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003eba:	b480      	push	{r7}
 8003ebc:	b083      	sub	sp, #12
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003ec2:	bf00      	nop
 8003ec4:	370c      	adds	r7, #12
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bc80      	pop	{r7}
 8003eca:	4770      	bx	lr

08003ecc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	b083      	sub	sp, #12
 8003ed0:	af00      	add	r7, sp, #0
 8003ed2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ed4:	bf00      	nop
 8003ed6:	370c      	adds	r7, #12
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	bc80      	pop	{r7}
 8003edc:	4770      	bx	lr
	...

08003ee0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b085      	sub	sp, #20
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	6078      	str	r0, [r7, #4]
 8003ee8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ef6:	d00f      	beq.n	8003f18 <TIM_Base_SetConfig+0x38>
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	4a2b      	ldr	r2, [pc, #172]	; (8003fa8 <TIM_Base_SetConfig+0xc8>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d00b      	beq.n	8003f18 <TIM_Base_SetConfig+0x38>
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	4a2a      	ldr	r2, [pc, #168]	; (8003fac <TIM_Base_SetConfig+0xcc>)
 8003f04:	4293      	cmp	r3, r2
 8003f06:	d007      	beq.n	8003f18 <TIM_Base_SetConfig+0x38>
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	4a29      	ldr	r2, [pc, #164]	; (8003fb0 <TIM_Base_SetConfig+0xd0>)
 8003f0c:	4293      	cmp	r3, r2
 8003f0e:	d003      	beq.n	8003f18 <TIM_Base_SetConfig+0x38>
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	4a28      	ldr	r2, [pc, #160]	; (8003fb4 <TIM_Base_SetConfig+0xd4>)
 8003f14:	4293      	cmp	r3, r2
 8003f16:	d108      	bne.n	8003f2a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003f1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f20:	683b      	ldr	r3, [r7, #0]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	68fa      	ldr	r2, [r7, #12]
 8003f26:	4313      	orrs	r3, r2
 8003f28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f30:	d017      	beq.n	8003f62 <TIM_Base_SetConfig+0x82>
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	4a1c      	ldr	r2, [pc, #112]	; (8003fa8 <TIM_Base_SetConfig+0xc8>)
 8003f36:	4293      	cmp	r3, r2
 8003f38:	d013      	beq.n	8003f62 <TIM_Base_SetConfig+0x82>
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	4a1b      	ldr	r2, [pc, #108]	; (8003fac <TIM_Base_SetConfig+0xcc>)
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d00f      	beq.n	8003f62 <TIM_Base_SetConfig+0x82>
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	4a1a      	ldr	r2, [pc, #104]	; (8003fb0 <TIM_Base_SetConfig+0xd0>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d00b      	beq.n	8003f62 <TIM_Base_SetConfig+0x82>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	4a19      	ldr	r2, [pc, #100]	; (8003fb4 <TIM_Base_SetConfig+0xd4>)
 8003f4e:	4293      	cmp	r3, r2
 8003f50:	d007      	beq.n	8003f62 <TIM_Base_SetConfig+0x82>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	4a18      	ldr	r2, [pc, #96]	; (8003fb8 <TIM_Base_SetConfig+0xd8>)
 8003f56:	4293      	cmp	r3, r2
 8003f58:	d003      	beq.n	8003f62 <TIM_Base_SetConfig+0x82>
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a17      	ldr	r2, [pc, #92]	; (8003fbc <TIM_Base_SetConfig+0xdc>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d108      	bne.n	8003f74 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f68:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	68db      	ldr	r3, [r3, #12]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	4313      	orrs	r3, r2
 8003f72:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	691b      	ldr	r3, [r3, #16]
 8003f7e:	4313      	orrs	r3, r2
 8003f80:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	68fa      	ldr	r2, [r7, #12]
 8003f86:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003f88:	683b      	ldr	r3, [r7, #0]
 8003f8a:	689a      	ldr	r2, [r3, #8]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	2201      	movs	r2, #1
 8003f9c:	615a      	str	r2, [r3, #20]
}
 8003f9e:	bf00      	nop
 8003fa0:	3714      	adds	r7, #20
 8003fa2:	46bd      	mov	sp, r7
 8003fa4:	bc80      	pop	{r7}
 8003fa6:	4770      	bx	lr
 8003fa8:	40000400 	.word	0x40000400
 8003fac:	40000800 	.word	0x40000800
 8003fb0:	40000c00 	.word	0x40000c00
 8003fb4:	40010800 	.word	0x40010800
 8003fb8:	40010c00 	.word	0x40010c00
 8003fbc:	40011000 	.word	0x40011000

08003fc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b087      	sub	sp, #28
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
 8003fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	6a1b      	ldr	r3, [r3, #32]
 8003fce:	f023 0201 	bic.w	r2, r3, #1
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	685b      	ldr	r3, [r3, #4]
 8003fe0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	f023 0303 	bic.w	r3, r3, #3
 8003ff6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	68fa      	ldr	r2, [r7, #12]
 8003ffe:	4313      	orrs	r3, r2
 8004000:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004002:	697b      	ldr	r3, [r7, #20]
 8004004:	f023 0302 	bic.w	r3, r3, #2
 8004008:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	689b      	ldr	r3, [r3, #8]
 800400e:	697a      	ldr	r2, [r7, #20]
 8004010:	4313      	orrs	r3, r2
 8004012:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	693a      	ldr	r2, [r7, #16]
 8004018:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	68fa      	ldr	r2, [r7, #12]
 800401e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	685a      	ldr	r2, [r3, #4]
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	697a      	ldr	r2, [r7, #20]
 800402c:	621a      	str	r2, [r3, #32]
}
 800402e:	bf00      	nop
 8004030:	371c      	adds	r7, #28
 8004032:	46bd      	mov	sp, r7
 8004034:	bc80      	pop	{r7}
 8004036:	4770      	bx	lr

08004038 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004038:	b480      	push	{r7}
 800403a:	b087      	sub	sp, #28
 800403c:	af00      	add	r7, sp, #0
 800403e:	6078      	str	r0, [r7, #4]
 8004040:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a1b      	ldr	r3, [r3, #32]
 8004046:	f023 0210 	bic.w	r2, r3, #16
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	6a1b      	ldr	r3, [r3, #32]
 8004052:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	685b      	ldr	r3, [r3, #4]
 8004058:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	699b      	ldr	r3, [r3, #24]
 800405e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004066:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800406e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004070:	683b      	ldr	r3, [r7, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	021b      	lsls	r3, r3, #8
 8004076:	68fa      	ldr	r2, [r7, #12]
 8004078:	4313      	orrs	r3, r2
 800407a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800407c:	697b      	ldr	r3, [r7, #20]
 800407e:	f023 0320 	bic.w	r3, r3, #32
 8004082:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	689b      	ldr	r3, [r3, #8]
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	697a      	ldr	r2, [r7, #20]
 800408c:	4313      	orrs	r3, r2
 800408e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	693a      	ldr	r2, [r7, #16]
 8004094:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	68fa      	ldr	r2, [r7, #12]
 800409a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	685a      	ldr	r2, [r3, #4]
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	621a      	str	r2, [r3, #32]
}
 80040aa:	bf00      	nop
 80040ac:	371c      	adds	r7, #28
 80040ae:	46bd      	mov	sp, r7
 80040b0:	bc80      	pop	{r7}
 80040b2:	4770      	bx	lr

080040b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b087      	sub	sp, #28
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
 80040bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	6a1b      	ldr	r3, [r3, #32]
 80040c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6a1b      	ldr	r3, [r3, #32]
 80040ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	69db      	ldr	r3, [r3, #28]
 80040da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80040e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	f023 0303 	bic.w	r3, r3, #3
 80040ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	4313      	orrs	r3, r2
 80040f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80040f6:	697b      	ldr	r3, [r7, #20]
 80040f8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80040fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80040fe:	683b      	ldr	r3, [r7, #0]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	021b      	lsls	r3, r3, #8
 8004104:	697a      	ldr	r2, [r7, #20]
 8004106:	4313      	orrs	r3, r2
 8004108:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	693a      	ldr	r2, [r7, #16]
 800410e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	68fa      	ldr	r2, [r7, #12]
 8004114:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004116:	683b      	ldr	r3, [r7, #0]
 8004118:	685a      	ldr	r2, [r3, #4]
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	697a      	ldr	r2, [r7, #20]
 8004122:	621a      	str	r2, [r3, #32]
}
 8004124:	bf00      	nop
 8004126:	371c      	adds	r7, #28
 8004128:	46bd      	mov	sp, r7
 800412a:	bc80      	pop	{r7}
 800412c:	4770      	bx	lr

0800412e <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800412e:	b480      	push	{r7}
 8004130:	b087      	sub	sp, #28
 8004132:	af00      	add	r7, sp, #0
 8004134:	6078      	str	r0, [r7, #4]
 8004136:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	6a1b      	ldr	r3, [r3, #32]
 8004148:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	69db      	ldr	r3, [r3, #28]
 8004154:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800415c:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004164:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004166:	683b      	ldr	r3, [r7, #0]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	021b      	lsls	r3, r3, #8
 800416c:	68fa      	ldr	r2, [r7, #12]
 800416e:	4313      	orrs	r3, r2
 8004170:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004172:	697b      	ldr	r3, [r7, #20]
 8004174:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004178:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	031b      	lsls	r3, r3, #12
 8004180:	697a      	ldr	r2, [r7, #20]
 8004182:	4313      	orrs	r3, r2
 8004184:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	693a      	ldr	r2, [r7, #16]
 800418a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	68fa      	ldr	r2, [r7, #12]
 8004190:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004192:	683b      	ldr	r3, [r7, #0]
 8004194:	685a      	ldr	r2, [r3, #4]
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	621a      	str	r2, [r3, #32]
}
 80041a0:	bf00      	nop
 80041a2:	371c      	adds	r7, #28
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bc80      	pop	{r7}
 80041a8:	4770      	bx	lr

080041aa <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041aa:	b480      	push	{r7}
 80041ac:	b087      	sub	sp, #28
 80041ae:	af00      	add	r7, sp, #0
 80041b0:	60f8      	str	r0, [r7, #12]
 80041b2:	60b9      	str	r1, [r7, #8]
 80041b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	6a1b      	ldr	r3, [r3, #32]
 80041ba:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6a1b      	ldr	r3, [r3, #32]
 80041c0:	f023 0201 	bic.w	r2, r3, #1
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041ce:	693b      	ldr	r3, [r7, #16]
 80041d0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041d4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	011b      	lsls	r3, r3, #4
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	f023 030a 	bic.w	r3, r3, #10
 80041e6:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041e8:	697a      	ldr	r2, [r7, #20]
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	4313      	orrs	r3, r2
 80041ee:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	693a      	ldr	r2, [r7, #16]
 80041f4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	697a      	ldr	r2, [r7, #20]
 80041fa:	621a      	str	r2, [r3, #32]
}
 80041fc:	bf00      	nop
 80041fe:	371c      	adds	r7, #28
 8004200:	46bd      	mov	sp, r7
 8004202:	bc80      	pop	{r7}
 8004204:	4770      	bx	lr

08004206 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004206:	b480      	push	{r7}
 8004208:	b087      	sub	sp, #28
 800420a:	af00      	add	r7, sp, #0
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	6a1b      	ldr	r3, [r3, #32]
 8004216:	f023 0210 	bic.w	r2, r3, #16
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800422a:	697b      	ldr	r3, [r7, #20]
 800422c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004230:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	031b      	lsls	r3, r3, #12
 8004236:	697a      	ldr	r2, [r7, #20]
 8004238:	4313      	orrs	r3, r2
 800423a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004242:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004244:	68bb      	ldr	r3, [r7, #8]
 8004246:	011b      	lsls	r3, r3, #4
 8004248:	693a      	ldr	r2, [r7, #16]
 800424a:	4313      	orrs	r3, r2
 800424c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	697a      	ldr	r2, [r7, #20]
 8004252:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	621a      	str	r2, [r3, #32]
}
 800425a:	bf00      	nop
 800425c:	371c      	adds	r7, #28
 800425e:	46bd      	mov	sp, r7
 8004260:	bc80      	pop	{r7}
 8004262:	4770      	bx	lr

08004264 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004264:	b480      	push	{r7}
 8004266:	b085      	sub	sp, #20
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
 800426c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800427a:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800427c:	683a      	ldr	r2, [r7, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	4313      	orrs	r3, r2
 8004282:	f043 0307 	orr.w	r3, r3, #7
 8004286:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	68fa      	ldr	r2, [r7, #12]
 800428c:	609a      	str	r2, [r3, #8]
}
 800428e:	bf00      	nop
 8004290:	3714      	adds	r7, #20
 8004292:	46bd      	mov	sp, r7
 8004294:	bc80      	pop	{r7}
 8004296:	4770      	bx	lr

08004298 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                              uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004298:	b480      	push	{r7}
 800429a:	b087      	sub	sp, #28
 800429c:	af00      	add	r7, sp, #0
 800429e:	60f8      	str	r0, [r7, #12]
 80042a0:	60b9      	str	r1, [r7, #8]
 80042a2:	607a      	str	r2, [r7, #4]
 80042a4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	689b      	ldr	r3, [r3, #8]
 80042aa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80042b2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	021a      	lsls	r2, r3, #8
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	431a      	orrs	r2, r3
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	4313      	orrs	r3, r2
 80042c0:	697a      	ldr	r2, [r7, #20]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	697a      	ldr	r2, [r7, #20]
 80042ca:	609a      	str	r2, [r3, #8]
}
 80042cc:	bf00      	nop
 80042ce:	371c      	adds	r7, #28
 80042d0:	46bd      	mov	sp, r7
 80042d2:	bc80      	pop	{r7}
 80042d4:	4770      	bx	lr

080042d6 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
static void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042d6:	b480      	push	{r7}
 80042d8:	b087      	sub	sp, #28
 80042da:	af00      	add	r7, sp, #0
 80042dc:	60f8      	str	r0, [r7, #12]
 80042de:	60b9      	str	r1, [r7, #8]
 80042e0:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	f003 031f 	and.w	r3, r3, #31
 80042e8:	2201      	movs	r2, #1
 80042ea:	fa02 f303 	lsl.w	r3, r2, r3
 80042ee:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042f0:	68fb      	ldr	r3, [r7, #12]
 80042f2:	6a1a      	ldr	r2, [r3, #32]
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	43db      	mvns	r3, r3
 80042f8:	401a      	ands	r2, r3
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6a1a      	ldr	r2, [r3, #32]
 8004302:	68bb      	ldr	r3, [r7, #8]
 8004304:	f003 031f 	and.w	r3, r3, #31
 8004308:	6879      	ldr	r1, [r7, #4]
 800430a:	fa01 f303 	lsl.w	r3, r1, r3
 800430e:	431a      	orrs	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	621a      	str	r2, [r3, #32]
}
 8004314:	bf00      	nop
 8004316:	371c      	adds	r7, #28
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr

0800431e <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800431e:	b480      	push	{r7}
 8004320:	b085      	sub	sp, #20
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
 8004326:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800432e:	2b01      	cmp	r3, #1
 8004330:	d101      	bne.n	8004336 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004332:	2302      	movs	r3, #2
 8004334:	e032      	b.n	800439c <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	2201      	movs	r2, #1
 800433a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	2202      	movs	r2, #2
 8004342:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	685b      	ldr	r3, [r3, #4]
 800434c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	689b      	ldr	r3, [r3, #8]
 8004354:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800435c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800435e:	683b      	ldr	r3, [r7, #0]
 8004360:	681b      	ldr	r3, [r3, #0]
 8004362:	68fa      	ldr	r2, [r7, #12]
 8004364:	4313      	orrs	r3, r2
 8004366:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800436e:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004370:	683b      	ldr	r3, [r7, #0]
 8004372:	685b      	ldr	r3, [r3, #4]
 8004374:	68ba      	ldr	r2, [r7, #8]
 8004376:	4313      	orrs	r3, r2
 8004378:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2201      	movs	r2, #1
 800438e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	2200      	movs	r2, #0
 8004396:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800439a:	2300      	movs	r3, #0
}
 800439c:	4618      	mov	r0, r3
 800439e:	3714      	adds	r7, #20
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bc80      	pop	{r7}
 80043a4:	4770      	bx	lr

080043a6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b082      	sub	sp, #8
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d101      	bne.n	80043b8 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	e03f      	b.n	8004438 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80043be:	b2db      	uxtb	r3, r3
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d106      	bne.n	80043d2 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f7fc ffa5 	bl	800131c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2224      	movs	r2, #36	; 0x24
 80043d6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68da      	ldr	r2, [r3, #12]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043e8:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80043ea:	6878      	ldr	r0, [r7, #4]
 80043ec:	f000 f9b2 	bl	8004754 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	691a      	ldr	r2, [r3, #16]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80043fe:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	695a      	ldr	r2, [r3, #20]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800440e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	68da      	ldr	r2, [r3, #12]
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800441e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2200      	movs	r2, #0
 8004424:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2220      	movs	r2, #32
 800442a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8004436:	2300      	movs	r3, #0
}
 8004438:	4618      	mov	r0, r3
 800443a:	3708      	adds	r7, #8
 800443c:	46bd      	mov	sp, r7
 800443e:	bd80      	pop	{r7, pc}

08004440 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b088      	sub	sp, #32
 8004444:	af02      	add	r7, sp, #8
 8004446:	60f8      	str	r0, [r7, #12]
 8004448:	60b9      	str	r1, [r7, #8]
 800444a:	603b      	str	r3, [r7, #0]
 800444c:	4613      	mov	r3, r2
 800444e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004450:	2300      	movs	r3, #0
 8004452:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800445a:	b2db      	uxtb	r3, r3
 800445c:	2b20      	cmp	r3, #32
 800445e:	f040 8083 	bne.w	8004568 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8004462:	68bb      	ldr	r3, [r7, #8]
 8004464:	2b00      	cmp	r3, #0
 8004466:	d002      	beq.n	800446e <HAL_UART_Transmit+0x2e>
 8004468:	88fb      	ldrh	r3, [r7, #6]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d101      	bne.n	8004472 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800446e:	2301      	movs	r3, #1
 8004470:	e07b      	b.n	800456a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004478:	2b01      	cmp	r3, #1
 800447a:	d101      	bne.n	8004480 <HAL_UART_Transmit+0x40>
 800447c:	2302      	movs	r3, #2
 800447e:	e074      	b.n	800456a <HAL_UART_Transmit+0x12a>
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2201      	movs	r2, #1
 8004484:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2200      	movs	r2, #0
 800448c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	2221      	movs	r2, #33	; 0x21
 8004492:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8004496:	f7fc ffd5 	bl	8001444 <HAL_GetTick>
 800449a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	88fa      	ldrh	r2, [r7, #6]
 80044a0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	88fa      	ldrh	r2, [r7, #6]
 80044a6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80044a8:	e042      	b.n	8004530 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	3b01      	subs	r3, #1
 80044b2:	b29a      	uxth	r2, r3
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044c0:	d122      	bne.n	8004508 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	9300      	str	r3, [sp, #0]
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	2200      	movs	r2, #0
 80044ca:	2180      	movs	r1, #128	; 0x80
 80044cc:	68f8      	ldr	r0, [r7, #12]
 80044ce:	f000 f8f6 	bl	80046be <UART_WaitOnFlagUntilTimeout>
 80044d2:	4603      	mov	r3, r0
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d001      	beq.n	80044dc <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 80044d8:	2303      	movs	r3, #3
 80044da:	e046      	b.n	800456a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 80044e0:	693b      	ldr	r3, [r7, #16]
 80044e2:	881b      	ldrh	r3, [r3, #0]
 80044e4:	461a      	mov	r2, r3
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80044ee:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d103      	bne.n	8004500 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 80044f8:	68bb      	ldr	r3, [r7, #8]
 80044fa:	3302      	adds	r3, #2
 80044fc:	60bb      	str	r3, [r7, #8]
 80044fe:	e017      	b.n	8004530 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	3301      	adds	r3, #1
 8004504:	60bb      	str	r3, [r7, #8]
 8004506:	e013      	b.n	8004530 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	9300      	str	r3, [sp, #0]
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2200      	movs	r2, #0
 8004510:	2180      	movs	r1, #128	; 0x80
 8004512:	68f8      	ldr	r0, [r7, #12]
 8004514:	f000 f8d3 	bl	80046be <UART_WaitOnFlagUntilTimeout>
 8004518:	4603      	mov	r3, r0
 800451a:	2b00      	cmp	r3, #0
 800451c:	d001      	beq.n	8004522 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e023      	b.n	800456a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8004522:	68bb      	ldr	r3, [r7, #8]
 8004524:	1c5a      	adds	r2, r3, #1
 8004526:	60ba      	str	r2, [r7, #8]
 8004528:	781a      	ldrb	r2, [r3, #0]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004534:	b29b      	uxth	r3, r3
 8004536:	2b00      	cmp	r3, #0
 8004538:	d1b7      	bne.n	80044aa <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	9300      	str	r3, [sp, #0]
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	2200      	movs	r2, #0
 8004542:	2140      	movs	r1, #64	; 0x40
 8004544:	68f8      	ldr	r0, [r7, #12]
 8004546:	f000 f8ba 	bl	80046be <UART_WaitOnFlagUntilTimeout>
 800454a:	4603      	mov	r3, r0
 800454c:	2b00      	cmp	r3, #0
 800454e:	d001      	beq.n	8004554 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8004550:	2303      	movs	r3, #3
 8004552:	e00a      	b.n	800456a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	2220      	movs	r2, #32
 8004558:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 8004564:	2300      	movs	r3, #0
 8004566:	e000      	b.n	800456a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8004568:	2302      	movs	r3, #2
  }
}
 800456a:	4618      	mov	r0, r3
 800456c:	3718      	adds	r7, #24
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <HAL_UART_Receive>:
  * @param  Size Amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004572:	b580      	push	{r7, lr}
 8004574:	b088      	sub	sp, #32
 8004576:	af02      	add	r7, sp, #8
 8004578:	60f8      	str	r0, [r7, #12]
 800457a:	60b9      	str	r1, [r7, #8]
 800457c:	603b      	str	r3, [r7, #0]
 800457e:	4613      	mov	r3, r2
 8004580:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8004582:	2300      	movs	r3, #0
 8004584:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800458c:	b2db      	uxtb	r3, r3
 800458e:	2b20      	cmp	r3, #32
 8004590:	f040 8090 	bne.w	80046b4 <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d002      	beq.n	80045a0 <HAL_UART_Receive+0x2e>
 800459a:	88fb      	ldrh	r3, [r7, #6]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d101      	bne.n	80045a4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80045a0:	2301      	movs	r3, #1
 80045a2:	e088      	b.n	80046b6 <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80045aa:	2b01      	cmp	r3, #1
 80045ac:	d101      	bne.n	80045b2 <HAL_UART_Receive+0x40>
 80045ae:	2302      	movs	r3, #2
 80045b0:	e081      	b.n	80046b6 <HAL_UART_Receive+0x144>
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	2200      	movs	r2, #0
 80045be:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2222      	movs	r2, #34	; 0x22
 80045c4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80045c8:	f7fc ff3c 	bl	8001444 <HAL_GetTick>
 80045cc:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	88fa      	ldrh	r2, [r7, #6]
 80045d2:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	88fa      	ldrh	r2, [r7, #6]
 80045d8:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80045da:	e05c      	b.n	8004696 <HAL_UART_Receive+0x124>
    {
      huart->RxXferCount--;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	3b01      	subs	r3, #1
 80045e4:	b29a      	uxth	r2, r3
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	689b      	ldr	r3, [r3, #8]
 80045ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f2:	d12b      	bne.n	800464c <HAL_UART_Receive+0xda>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	9300      	str	r3, [sp, #0]
 80045f8:	697b      	ldr	r3, [r7, #20]
 80045fa:	2200      	movs	r2, #0
 80045fc:	2120      	movs	r1, #32
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f85d 	bl	80046be <UART_WaitOnFlagUntilTimeout>
 8004604:	4603      	mov	r3, r0
 8004606:	2b00      	cmp	r3, #0
 8004608:	d001      	beq.n	800460e <HAL_UART_Receive+0x9c>
        {
          return HAL_TIMEOUT;
 800460a:	2303      	movs	r3, #3
 800460c:	e053      	b.n	80046b6 <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 800460e:	68bb      	ldr	r3, [r7, #8]
 8004610:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10c      	bne.n	8004634 <HAL_UART_Receive+0xc2>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	b29b      	uxth	r3, r3
 8004622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004626:	b29a      	uxth	r2, r3
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 800462c:	68bb      	ldr	r3, [r7, #8]
 800462e:	3302      	adds	r3, #2
 8004630:	60bb      	str	r3, [r7, #8]
 8004632:	e030      	b.n	8004696 <HAL_UART_Receive+0x124>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	b29b      	uxth	r3, r3
 800463c:	b2db      	uxtb	r3, r3
 800463e:	b29a      	uxth	r2, r3
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8004644:	68bb      	ldr	r3, [r7, #8]
 8004646:	3301      	adds	r3, #1
 8004648:	60bb      	str	r3, [r7, #8]
 800464a:	e024      	b.n	8004696 <HAL_UART_Receive+0x124>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	9300      	str	r3, [sp, #0]
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	2200      	movs	r2, #0
 8004654:	2120      	movs	r1, #32
 8004656:	68f8      	ldr	r0, [r7, #12]
 8004658:	f000 f831 	bl	80046be <UART_WaitOnFlagUntilTimeout>
 800465c:	4603      	mov	r3, r0
 800465e:	2b00      	cmp	r3, #0
 8004660:	d001      	beq.n	8004666 <HAL_UART_Receive+0xf4>
        {
          return HAL_TIMEOUT;
 8004662:	2303      	movs	r3, #3
 8004664:	e027      	b.n	80046b6 <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	691b      	ldr	r3, [r3, #16]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d108      	bne.n	8004680 <HAL_UART_Receive+0x10e>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	6859      	ldr	r1, [r3, #4]
 8004674:	68bb      	ldr	r3, [r7, #8]
 8004676:	1c5a      	adds	r2, r3, #1
 8004678:	60ba      	str	r2, [r7, #8]
 800467a:	b2ca      	uxtb	r2, r1
 800467c:	701a      	strb	r2, [r3, #0]
 800467e:	e00a      	b.n	8004696 <HAL_UART_Receive+0x124>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	b2da      	uxtb	r2, r3
 8004688:	68bb      	ldr	r3, [r7, #8]
 800468a:	1c59      	adds	r1, r3, #1
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004692:	b2d2      	uxtb	r2, r2
 8004694:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800469a:	b29b      	uxth	r3, r3
 800469c:	2b00      	cmp	r3, #0
 800469e:	d19d      	bne.n	80045dc <HAL_UART_Receive+0x6a>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2220      	movs	r2, #32
 80046a4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 80046b0:	2300      	movs	r3, #0
 80046b2:	e000      	b.n	80046b6 <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 80046b4:	2302      	movs	r3, #2
  }
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3718      	adds	r7, #24
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}

080046be <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80046be:	b580      	push	{r7, lr}
 80046c0:	b084      	sub	sp, #16
 80046c2:	af00      	add	r7, sp, #0
 80046c4:	60f8      	str	r0, [r7, #12]
 80046c6:	60b9      	str	r1, [r7, #8]
 80046c8:	603b      	str	r3, [r7, #0]
 80046ca:	4613      	mov	r3, r2
 80046cc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80046ce:	e02c      	b.n	800472a <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046d6:	d028      	beq.n	800472a <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d007      	beq.n	80046ee <UART_WaitOnFlagUntilTimeout+0x30>
 80046de:	f7fc feb1 	bl	8001444 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	69ba      	ldr	r2, [r7, #24]
 80046ea:	429a      	cmp	r2, r3
 80046ec:	d21d      	bcs.n	800472a <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	68da      	ldr	r2, [r3, #12]
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80046fc:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	695a      	ldr	r2, [r3, #20]
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	f022 0201 	bic.w	r2, r2, #1
 800470c:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	2220      	movs	r2, #32
 8004712:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2220      	movs	r2, #32
 800471a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8004726:	2303      	movs	r3, #3
 8004728:	e00f      	b.n	800474a <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	681a      	ldr	r2, [r3, #0]
 8004730:	68bb      	ldr	r3, [r7, #8]
 8004732:	4013      	ands	r3, r2
 8004734:	68ba      	ldr	r2, [r7, #8]
 8004736:	429a      	cmp	r2, r3
 8004738:	bf0c      	ite	eq
 800473a:	2301      	moveq	r3, #1
 800473c:	2300      	movne	r3, #0
 800473e:	b2db      	uxtb	r3, r3
 8004740:	461a      	mov	r2, r3
 8004742:	79fb      	ldrb	r3, [r7, #7]
 8004744:	429a      	cmp	r2, r3
 8004746:	d0c3      	beq.n	80046d0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}
	...

08004754 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004754:	b580      	push	{r7, lr}
 8004756:	b084      	sub	sp, #16
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	691b      	ldr	r3, [r3, #16]
 8004762:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	68da      	ldr	r2, [r3, #12]
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	430a      	orrs	r2, r1
 8004770:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	689a      	ldr	r2, [r3, #8]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	431a      	orrs	r2, r3
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	695b      	ldr	r3, [r3, #20]
 8004780:	431a      	orrs	r2, r3
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	69db      	ldr	r3, [r3, #28]
 8004786:	4313      	orrs	r3, r2
 8004788:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	68db      	ldr	r3, [r3, #12]
 8004790:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8004794:	f023 030c 	bic.w	r3, r3, #12
 8004798:	687a      	ldr	r2, [r7, #4]
 800479a:	6812      	ldr	r2, [r2, #0]
 800479c:	68f9      	ldr	r1, [r7, #12]
 800479e:	430b      	orrs	r3, r1
 80047a0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	699a      	ldr	r2, [r3, #24]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	430a      	orrs	r2, r1
 80047b6:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	69db      	ldr	r3, [r3, #28]
 80047bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047c0:	f040 80a5 	bne.w	800490e <UART_SetConfig+0x1ba>
  {
    /*------- UART-associated USART registers setting : BRR Configuration ------*/
    if((huart->Instance == USART1))
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4aa4      	ldr	r2, [pc, #656]	; (8004a5c <UART_SetConfig+0x308>)
 80047ca:	4293      	cmp	r3, r2
 80047cc:	d14f      	bne.n	800486e <UART_SetConfig+0x11a>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047ce:	f7fe ffc1 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 80047d2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047d4:	68ba      	ldr	r2, [r7, #8]
 80047d6:	4613      	mov	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	4413      	add	r3, r2
 80047dc:	009a      	lsls	r2, r3, #2
 80047de:	441a      	add	r2, r3
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	005b      	lsls	r3, r3, #1
 80047e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80047ea:	4a9d      	ldr	r2, [pc, #628]	; (8004a60 <UART_SetConfig+0x30c>)
 80047ec:	fba2 2303 	umull	r2, r3, r2, r3
 80047f0:	095b      	lsrs	r3, r3, #5
 80047f2:	0119      	lsls	r1, r3, #4
 80047f4:	68ba      	ldr	r2, [r7, #8]
 80047f6:	4613      	mov	r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	4413      	add	r3, r2
 80047fc:	009a      	lsls	r2, r3, #2
 80047fe:	441a      	add	r2, r3
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	005b      	lsls	r3, r3, #1
 8004806:	fbb2 f2f3 	udiv	r2, r2, r3
 800480a:	4b95      	ldr	r3, [pc, #596]	; (8004a60 <UART_SetConfig+0x30c>)
 800480c:	fba3 0302 	umull	r0, r3, r3, r2
 8004810:	095b      	lsrs	r3, r3, #5
 8004812:	2064      	movs	r0, #100	; 0x64
 8004814:	fb00 f303 	mul.w	r3, r0, r3
 8004818:	1ad3      	subs	r3, r2, r3
 800481a:	00db      	lsls	r3, r3, #3
 800481c:	3332      	adds	r3, #50	; 0x32
 800481e:	4a90      	ldr	r2, [pc, #576]	; (8004a60 <UART_SetConfig+0x30c>)
 8004820:	fba2 2303 	umull	r2, r3, r2, r3
 8004824:	095b      	lsrs	r3, r3, #5
 8004826:	005b      	lsls	r3, r3, #1
 8004828:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800482c:	4419      	add	r1, r3
 800482e:	68ba      	ldr	r2, [r7, #8]
 8004830:	4613      	mov	r3, r2
 8004832:	009b      	lsls	r3, r3, #2
 8004834:	4413      	add	r3, r2
 8004836:	009a      	lsls	r2, r3, #2
 8004838:	441a      	add	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	005b      	lsls	r3, r3, #1
 8004840:	fbb2 f2f3 	udiv	r2, r2, r3
 8004844:	4b86      	ldr	r3, [pc, #536]	; (8004a60 <UART_SetConfig+0x30c>)
 8004846:	fba3 0302 	umull	r0, r3, r3, r2
 800484a:	095b      	lsrs	r3, r3, #5
 800484c:	2064      	movs	r0, #100	; 0x64
 800484e:	fb00 f303 	mul.w	r3, r0, r3
 8004852:	1ad3      	subs	r3, r2, r3
 8004854:	00db      	lsls	r3, r3, #3
 8004856:	3332      	adds	r3, #50	; 0x32
 8004858:	4a81      	ldr	r2, [pc, #516]	; (8004a60 <UART_SetConfig+0x30c>)
 800485a:	fba2 2303 	umull	r2, r3, r2, r3
 800485e:	095b      	lsrs	r3, r3, #5
 8004860:	f003 0207 	and.w	r2, r3, #7
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	681b      	ldr	r3, [r3, #0]
 8004868:	440a      	add	r2, r1
 800486a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800486c:	e0f1      	b.n	8004a52 <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 800486e:	f7fe ff5d 	bl	800372c <HAL_RCC_GetPCLK1Freq>
 8004872:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004874:	68ba      	ldr	r2, [r7, #8]
 8004876:	4613      	mov	r3, r2
 8004878:	009b      	lsls	r3, r3, #2
 800487a:	4413      	add	r3, r2
 800487c:	009a      	lsls	r2, r3, #2
 800487e:	441a      	add	r2, r3
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	005b      	lsls	r3, r3, #1
 8004886:	fbb2 f3f3 	udiv	r3, r2, r3
 800488a:	4a75      	ldr	r2, [pc, #468]	; (8004a60 <UART_SetConfig+0x30c>)
 800488c:	fba2 2303 	umull	r2, r3, r2, r3
 8004890:	095b      	lsrs	r3, r3, #5
 8004892:	0119      	lsls	r1, r3, #4
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	4613      	mov	r3, r2
 8004898:	009b      	lsls	r3, r3, #2
 800489a:	4413      	add	r3, r2
 800489c:	009a      	lsls	r2, r3, #2
 800489e:	441a      	add	r2, r3
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	685b      	ldr	r3, [r3, #4]
 80048a4:	005b      	lsls	r3, r3, #1
 80048a6:	fbb2 f2f3 	udiv	r2, r2, r3
 80048aa:	4b6d      	ldr	r3, [pc, #436]	; (8004a60 <UART_SetConfig+0x30c>)
 80048ac:	fba3 0302 	umull	r0, r3, r3, r2
 80048b0:	095b      	lsrs	r3, r3, #5
 80048b2:	2064      	movs	r0, #100	; 0x64
 80048b4:	fb00 f303 	mul.w	r3, r0, r3
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	3332      	adds	r3, #50	; 0x32
 80048be:	4a68      	ldr	r2, [pc, #416]	; (8004a60 <UART_SetConfig+0x30c>)
 80048c0:	fba2 2303 	umull	r2, r3, r2, r3
 80048c4:	095b      	lsrs	r3, r3, #5
 80048c6:	005b      	lsls	r3, r3, #1
 80048c8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80048cc:	4419      	add	r1, r3
 80048ce:	68ba      	ldr	r2, [r7, #8]
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	009a      	lsls	r2, r3, #2
 80048d8:	441a      	add	r2, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	685b      	ldr	r3, [r3, #4]
 80048de:	005b      	lsls	r3, r3, #1
 80048e0:	fbb2 f2f3 	udiv	r2, r2, r3
 80048e4:	4b5e      	ldr	r3, [pc, #376]	; (8004a60 <UART_SetConfig+0x30c>)
 80048e6:	fba3 0302 	umull	r0, r3, r3, r2
 80048ea:	095b      	lsrs	r3, r3, #5
 80048ec:	2064      	movs	r0, #100	; 0x64
 80048ee:	fb00 f303 	mul.w	r3, r0, r3
 80048f2:	1ad3      	subs	r3, r2, r3
 80048f4:	00db      	lsls	r3, r3, #3
 80048f6:	3332      	adds	r3, #50	; 0x32
 80048f8:	4a59      	ldr	r2, [pc, #356]	; (8004a60 <UART_SetConfig+0x30c>)
 80048fa:	fba2 2303 	umull	r2, r3, r2, r3
 80048fe:	095b      	lsrs	r3, r3, #5
 8004900:	f003 0207 	and.w	r2, r3, #7
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	440a      	add	r2, r1
 800490a:	609a      	str	r2, [r3, #8]
}
 800490c:	e0a1      	b.n	8004a52 <UART_SetConfig+0x2fe>
    if((huart->Instance == USART1))
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	4a52      	ldr	r2, [pc, #328]	; (8004a5c <UART_SetConfig+0x308>)
 8004914:	4293      	cmp	r3, r2
 8004916:	d14e      	bne.n	80049b6 <UART_SetConfig+0x262>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004918:	f7fe ff1c 	bl	8003754 <HAL_RCC_GetPCLK2Freq>
 800491c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	4613      	mov	r3, r2
 8004922:	009b      	lsls	r3, r3, #2
 8004924:	4413      	add	r3, r2
 8004926:	009a      	lsls	r2, r3, #2
 8004928:	441a      	add	r2, r3
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	685b      	ldr	r3, [r3, #4]
 800492e:	009b      	lsls	r3, r3, #2
 8004930:	fbb2 f3f3 	udiv	r3, r2, r3
 8004934:	4a4a      	ldr	r2, [pc, #296]	; (8004a60 <UART_SetConfig+0x30c>)
 8004936:	fba2 2303 	umull	r2, r3, r2, r3
 800493a:	095b      	lsrs	r3, r3, #5
 800493c:	0119      	lsls	r1, r3, #4
 800493e:	68ba      	ldr	r2, [r7, #8]
 8004940:	4613      	mov	r3, r2
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	4413      	add	r3, r2
 8004946:	009a      	lsls	r2, r3, #2
 8004948:	441a      	add	r2, r3
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	685b      	ldr	r3, [r3, #4]
 800494e:	009b      	lsls	r3, r3, #2
 8004950:	fbb2 f2f3 	udiv	r2, r2, r3
 8004954:	4b42      	ldr	r3, [pc, #264]	; (8004a60 <UART_SetConfig+0x30c>)
 8004956:	fba3 0302 	umull	r0, r3, r3, r2
 800495a:	095b      	lsrs	r3, r3, #5
 800495c:	2064      	movs	r0, #100	; 0x64
 800495e:	fb00 f303 	mul.w	r3, r0, r3
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	011b      	lsls	r3, r3, #4
 8004966:	3332      	adds	r3, #50	; 0x32
 8004968:	4a3d      	ldr	r2, [pc, #244]	; (8004a60 <UART_SetConfig+0x30c>)
 800496a:	fba2 2303 	umull	r2, r3, r2, r3
 800496e:	095b      	lsrs	r3, r3, #5
 8004970:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004974:	4419      	add	r1, r3
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	4613      	mov	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	4413      	add	r3, r2
 800497e:	009a      	lsls	r2, r3, #2
 8004980:	441a      	add	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	009b      	lsls	r3, r3, #2
 8004988:	fbb2 f2f3 	udiv	r2, r2, r3
 800498c:	4b34      	ldr	r3, [pc, #208]	; (8004a60 <UART_SetConfig+0x30c>)
 800498e:	fba3 0302 	umull	r0, r3, r3, r2
 8004992:	095b      	lsrs	r3, r3, #5
 8004994:	2064      	movs	r0, #100	; 0x64
 8004996:	fb00 f303 	mul.w	r3, r0, r3
 800499a:	1ad3      	subs	r3, r2, r3
 800499c:	011b      	lsls	r3, r3, #4
 800499e:	3332      	adds	r3, #50	; 0x32
 80049a0:	4a2f      	ldr	r2, [pc, #188]	; (8004a60 <UART_SetConfig+0x30c>)
 80049a2:	fba2 2303 	umull	r2, r3, r2, r3
 80049a6:	095b      	lsrs	r3, r3, #5
 80049a8:	f003 020f 	and.w	r2, r3, #15
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	440a      	add	r2, r1
 80049b2:	609a      	str	r2, [r3, #8]
}
 80049b4:	e04d      	b.n	8004a52 <UART_SetConfig+0x2fe>
      pclk = HAL_RCC_GetPCLK1Freq();
 80049b6:	f7fe feb9 	bl	800372c <HAL_RCC_GetPCLK1Freq>
 80049ba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80049bc:	68ba      	ldr	r2, [r7, #8]
 80049be:	4613      	mov	r3, r2
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	4413      	add	r3, r2
 80049c4:	009a      	lsls	r2, r3, #2
 80049c6:	441a      	add	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80049d2:	4a23      	ldr	r2, [pc, #140]	; (8004a60 <UART_SetConfig+0x30c>)
 80049d4:	fba2 2303 	umull	r2, r3, r2, r3
 80049d8:	095b      	lsrs	r3, r3, #5
 80049da:	0119      	lsls	r1, r3, #4
 80049dc:	68ba      	ldr	r2, [r7, #8]
 80049de:	4613      	mov	r3, r2
 80049e0:	009b      	lsls	r3, r3, #2
 80049e2:	4413      	add	r3, r2
 80049e4:	009a      	lsls	r2, r3, #2
 80049e6:	441a      	add	r2, r3
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	685b      	ldr	r3, [r3, #4]
 80049ec:	009b      	lsls	r3, r3, #2
 80049ee:	fbb2 f2f3 	udiv	r2, r2, r3
 80049f2:	4b1b      	ldr	r3, [pc, #108]	; (8004a60 <UART_SetConfig+0x30c>)
 80049f4:	fba3 0302 	umull	r0, r3, r3, r2
 80049f8:	095b      	lsrs	r3, r3, #5
 80049fa:	2064      	movs	r0, #100	; 0x64
 80049fc:	fb00 f303 	mul.w	r3, r0, r3
 8004a00:	1ad3      	subs	r3, r2, r3
 8004a02:	011b      	lsls	r3, r3, #4
 8004a04:	3332      	adds	r3, #50	; 0x32
 8004a06:	4a16      	ldr	r2, [pc, #88]	; (8004a60 <UART_SetConfig+0x30c>)
 8004a08:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0c:	095b      	lsrs	r3, r3, #5
 8004a0e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004a12:	4419      	add	r1, r3
 8004a14:	68ba      	ldr	r2, [r7, #8]
 8004a16:	4613      	mov	r3, r2
 8004a18:	009b      	lsls	r3, r3, #2
 8004a1a:	4413      	add	r3, r2
 8004a1c:	009a      	lsls	r2, r3, #2
 8004a1e:	441a      	add	r2, r3
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	685b      	ldr	r3, [r3, #4]
 8004a24:	009b      	lsls	r3, r3, #2
 8004a26:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a2a:	4b0d      	ldr	r3, [pc, #52]	; (8004a60 <UART_SetConfig+0x30c>)
 8004a2c:	fba3 0302 	umull	r0, r3, r3, r2
 8004a30:	095b      	lsrs	r3, r3, #5
 8004a32:	2064      	movs	r0, #100	; 0x64
 8004a34:	fb00 f303 	mul.w	r3, r0, r3
 8004a38:	1ad3      	subs	r3, r2, r3
 8004a3a:	011b      	lsls	r3, r3, #4
 8004a3c:	3332      	adds	r3, #50	; 0x32
 8004a3e:	4a08      	ldr	r2, [pc, #32]	; (8004a60 <UART_SetConfig+0x30c>)
 8004a40:	fba2 2303 	umull	r2, r3, r2, r3
 8004a44:	095b      	lsrs	r3, r3, #5
 8004a46:	f003 020f 	and.w	r2, r3, #15
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	440a      	add	r2, r1
 8004a50:	609a      	str	r2, [r3, #8]
}
 8004a52:	bf00      	nop
 8004a54:	3710      	adds	r7, #16
 8004a56:	46bd      	mov	sp, r7
 8004a58:	bd80      	pop	{r7, pc}
 8004a5a:	bf00      	nop
 8004a5c:	40013800 	.word	0x40013800
 8004a60:	51eb851f 	.word	0x51eb851f

08004a64 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004a64:	b480      	push	{r7}
 8004a66:	b085      	sub	sp, #20
 8004a68:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a6a:	f3ef 8305 	mrs	r3, IPSR
 8004a6e:	60bb      	str	r3, [r7, #8]
  return(result);
 8004a70:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d10f      	bne.n	8004a96 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a76:	f3ef 8310 	mrs	r3, PRIMASK
 8004a7a:	607b      	str	r3, [r7, #4]
  return(result);
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d109      	bne.n	8004a96 <osKernelInitialize+0x32>
 8004a82:	4b10      	ldr	r3, [pc, #64]	; (8004ac4 <osKernelInitialize+0x60>)
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d109      	bne.n	8004a9e <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a8a:	f3ef 8311 	mrs	r3, BASEPRI
 8004a8e:	603b      	str	r3, [r7, #0]
  return(result);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d003      	beq.n	8004a9e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004a96:	f06f 0305 	mvn.w	r3, #5
 8004a9a:	60fb      	str	r3, [r7, #12]
 8004a9c:	e00c      	b.n	8004ab8 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004a9e:	4b09      	ldr	r3, [pc, #36]	; (8004ac4 <osKernelInitialize+0x60>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d105      	bne.n	8004ab2 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004aa6:	4b07      	ldr	r3, [pc, #28]	; (8004ac4 <osKernelInitialize+0x60>)
 8004aa8:	2201      	movs	r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004aac:	2300      	movs	r3, #0
 8004aae:	60fb      	str	r3, [r7, #12]
 8004ab0:	e002      	b.n	8004ab8 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab6:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004ab8:	68fb      	ldr	r3, [r7, #12]
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr
 8004ac4:	200000fc 	.word	0x200000fc

08004ac8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b084      	sub	sp, #16
 8004acc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ace:	f3ef 8305 	mrs	r3, IPSR
 8004ad2:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ad4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10f      	bne.n	8004afa <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004ada:	f3ef 8310 	mrs	r3, PRIMASK
 8004ade:	607b      	str	r3, [r7, #4]
  return(result);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d109      	bne.n	8004afa <osKernelStart+0x32>
 8004ae6:	4b11      	ldr	r3, [pc, #68]	; (8004b2c <osKernelStart+0x64>)
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	2b02      	cmp	r3, #2
 8004aec:	d109      	bne.n	8004b02 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004aee:	f3ef 8311 	mrs	r3, BASEPRI
 8004af2:	603b      	str	r3, [r7, #0]
  return(result);
 8004af4:	683b      	ldr	r3, [r7, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d003      	beq.n	8004b02 <osKernelStart+0x3a>
    stat = osErrorISR;
 8004afa:	f06f 0305 	mvn.w	r3, #5
 8004afe:	60fb      	str	r3, [r7, #12]
 8004b00:	e00e      	b.n	8004b20 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004b02:	4b0a      	ldr	r3, [pc, #40]	; (8004b2c <osKernelStart+0x64>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d107      	bne.n	8004b1a <osKernelStart+0x52>
      KernelState = osKernelRunning;
 8004b0a:	4b08      	ldr	r3, [pc, #32]	; (8004b2c <osKernelStart+0x64>)
 8004b0c:	2202      	movs	r2, #2
 8004b0e:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004b10:	f001 f8ba 	bl	8005c88 <vTaskStartScheduler>
      stat = osOK;
 8004b14:	2300      	movs	r3, #0
 8004b16:	60fb      	str	r3, [r7, #12]
 8004b18:	e002      	b.n	8004b20 <osKernelStart+0x58>
    } else {
      stat = osError;
 8004b1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b1e:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004b20:	68fb      	ldr	r3, [r7, #12]
}
 8004b22:	4618      	mov	r0, r3
 8004b24:	3710      	adds	r7, #16
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bd80      	pop	{r7, pc}
 8004b2a:	bf00      	nop
 8004b2c:	200000fc 	.word	0x200000fc

08004b30 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b092      	sub	sp, #72	; 0x48
 8004b34:	af04      	add	r7, sp, #16
 8004b36:	60f8      	str	r0, [r7, #12]
 8004b38:	60b9      	str	r1, [r7, #8]
 8004b3a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b40:	f3ef 8305 	mrs	r3, IPSR
 8004b44:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004b46:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	f040 8094 	bne.w	8004c76 <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b4e:	f3ef 8310 	mrs	r3, PRIMASK
 8004b52:	623b      	str	r3, [r7, #32]
  return(result);
 8004b54:	6a3b      	ldr	r3, [r7, #32]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	f040 808d 	bne.w	8004c76 <osThreadNew+0x146>
 8004b5c:	4b48      	ldr	r3, [pc, #288]	; (8004c80 <osThreadNew+0x150>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d106      	bne.n	8004b72 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b64:	f3ef 8311 	mrs	r3, BASEPRI
 8004b68:	61fb      	str	r3, [r7, #28]
  return(result);
 8004b6a:	69fb      	ldr	r3, [r7, #28]
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	f040 8082 	bne.w	8004c76 <osThreadNew+0x146>
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d07e      	beq.n	8004c76 <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 8004b78:	2380      	movs	r3, #128	; 0x80
 8004b7a:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 8004b7c:	2318      	movs	r3, #24
 8004b7e:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 8004b80:	2300      	movs	r3, #0
 8004b82:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 8004b84:	f107 031b 	add.w	r3, r7, #27
 8004b88:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 8004b8a:	f04f 33ff 	mov.w	r3, #4294967295
 8004b8e:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d045      	beq.n	8004c22 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d002      	beq.n	8004ba4 <osThreadNew+0x74>
        name = attr->name;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	681b      	ldr	r3, [r3, #0]
 8004ba2:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	699b      	ldr	r3, [r3, #24]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d002      	beq.n	8004bb2 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	699b      	ldr	r3, [r3, #24]
 8004bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d008      	beq.n	8004bca <osThreadNew+0x9a>
 8004bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004bba:	2b38      	cmp	r3, #56	; 0x38
 8004bbc:	d805      	bhi.n	8004bca <osThreadNew+0x9a>
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	685b      	ldr	r3, [r3, #4]
 8004bc2:	f003 0301 	and.w	r3, r3, #1
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d001      	beq.n	8004bce <osThreadNew+0x9e>
        return (NULL);
 8004bca:	2300      	movs	r3, #0
 8004bcc:	e054      	b.n	8004c78 <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	695b      	ldr	r3, [r3, #20]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d003      	beq.n	8004bde <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	695b      	ldr	r3, [r3, #20]
 8004bda:	089b      	lsrs	r3, r3, #2
 8004bdc:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	689b      	ldr	r3, [r3, #8]
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d00e      	beq.n	8004c04 <osThreadNew+0xd4>
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	2b5b      	cmp	r3, #91	; 0x5b
 8004bec:	d90a      	bls.n	8004c04 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d006      	beq.n	8004c04 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	695b      	ldr	r3, [r3, #20]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d002      	beq.n	8004c04 <osThreadNew+0xd4>
        mem = 1;
 8004bfe:	2301      	movs	r3, #1
 8004c00:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c02:	e010      	b.n	8004c26 <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d10c      	bne.n	8004c26 <osThreadNew+0xf6>
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d108      	bne.n	8004c26 <osThreadNew+0xf6>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	691b      	ldr	r3, [r3, #16]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d104      	bne.n	8004c26 <osThreadNew+0xf6>
          mem = 0;
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c20:	e001      	b.n	8004c26 <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004c22:	2300      	movs	r3, #0
 8004c24:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 8004c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c28:	2b01      	cmp	r3, #1
 8004c2a:	d110      	bne.n	8004c4e <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 8004c30:	687a      	ldr	r2, [r7, #4]
 8004c32:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004c34:	9202      	str	r2, [sp, #8]
 8004c36:	9301      	str	r3, [sp, #4]
 8004c38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c3a:	9300      	str	r3, [sp, #0]
 8004c3c:	68bb      	ldr	r3, [r7, #8]
 8004c3e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c40:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	f000 fe58 	bl	80058f8 <xTaskCreateStatic>
 8004c48:	4603      	mov	r3, r0
 8004c4a:	617b      	str	r3, [r7, #20]
 8004c4c:	e013      	b.n	8004c76 <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 8004c4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d110      	bne.n	8004c76 <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004c56:	b29a      	uxth	r2, r3
 8004c58:	f107 0314 	add.w	r3, r7, #20
 8004c5c:	9301      	str	r3, [sp, #4]
 8004c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004c66:	68f8      	ldr	r0, [r7, #12]
 8004c68:	f000 fe9f 	bl	80059aa <xTaskCreate>
 8004c6c:	4603      	mov	r3, r0
 8004c6e:	2b01      	cmp	r3, #1
 8004c70:	d001      	beq.n	8004c76 <osThreadNew+0x146>
          hTask = NULL;
 8004c72:	2300      	movs	r3, #0
 8004c74:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004c76:	697b      	ldr	r3, [r7, #20]
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3738      	adds	r7, #56	; 0x38
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}
 8004c80:	200000fc 	.word	0x200000fc

08004c84 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8004c84:	b580      	push	{r7, lr}
 8004c86:	b086      	sub	sp, #24
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004c8c:	f3ef 8305 	mrs	r3, IPSR
 8004c90:	613b      	str	r3, [r7, #16]
  return(result);
 8004c92:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d10f      	bne.n	8004cb8 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004c98:	f3ef 8310 	mrs	r3, PRIMASK
 8004c9c:	60fb      	str	r3, [r7, #12]
  return(result);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	d109      	bne.n	8004cb8 <osDelay+0x34>
 8004ca4:	4b0d      	ldr	r3, [pc, #52]	; (8004cdc <osDelay+0x58>)
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d109      	bne.n	8004cc0 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004cac:	f3ef 8311 	mrs	r3, BASEPRI
 8004cb0:	60bb      	str	r3, [r7, #8]
  return(result);
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d003      	beq.n	8004cc0 <osDelay+0x3c>
    stat = osErrorISR;
 8004cb8:	f06f 0305 	mvn.w	r3, #5
 8004cbc:	617b      	str	r3, [r7, #20]
 8004cbe:	e007      	b.n	8004cd0 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d002      	beq.n	8004cd0 <osDelay+0x4c>
      vTaskDelay(ticks);
 8004cca:	6878      	ldr	r0, [r7, #4]
 8004ccc:	f000 ffa8 	bl	8005c20 <vTaskDelay>
    }
  }

  return (stat);
 8004cd0:	697b      	ldr	r3, [r7, #20]
}
 8004cd2:	4618      	mov	r0, r3
 8004cd4:	3718      	adds	r7, #24
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bd80      	pop	{r7, pc}
 8004cda:	bf00      	nop
 8004cdc:	200000fc 	.word	0x200000fc

08004ce0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004ce0:	b480      	push	{r7}
 8004ce2:	b085      	sub	sp, #20
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	60f8      	str	r0, [r7, #12]
 8004ce8:	60b9      	str	r1, [r7, #8]
 8004cea:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	4a06      	ldr	r2, [pc, #24]	; (8004d08 <vApplicationGetIdleTaskMemory+0x28>)
 8004cf0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	4a05      	ldr	r2, [pc, #20]	; (8004d0c <vApplicationGetIdleTaskMemory+0x2c>)
 8004cf6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2280      	movs	r2, #128	; 0x80
 8004cfc:	601a      	str	r2, [r3, #0]
}
 8004cfe:	bf00      	nop
 8004d00:	3714      	adds	r7, #20
 8004d02:	46bd      	mov	sp, r7
 8004d04:	bc80      	pop	{r7}
 8004d06:	4770      	bx	lr
 8004d08:	20000100 	.word	0x20000100
 8004d0c:	2000015c 	.word	0x2000015c

08004d10 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	4a07      	ldr	r2, [pc, #28]	; (8004d3c <vApplicationGetTimerTaskMemory+0x2c>)
 8004d20:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004d22:	68bb      	ldr	r3, [r7, #8]
 8004d24:	4a06      	ldr	r2, [pc, #24]	; (8004d40 <vApplicationGetTimerTaskMemory+0x30>)
 8004d26:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004d2e:	601a      	str	r2, [r3, #0]
}
 8004d30:	bf00      	nop
 8004d32:	3714      	adds	r7, #20
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	2000035c 	.word	0x2000035c
 8004d40:	200003b8 	.word	0x200003b8

08004d44 <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 8004d44:	b580      	push	{r7, lr}
 8004d46:	b082      	sub	sp, #8
 8004d48:	af00      	add	r7, sp, #0
	EventGroup_t *pxEventBits;

		/* Allocate the event group. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) );
 8004d4a:	2020      	movs	r0, #32
 8004d4c:	f002 fa0a 	bl	8007164 <pvPortMalloc>
 8004d50:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d00a      	beq.n	8004d6e <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2200      	movs	r2, #0
 8004d5c:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	3304      	adds	r3, #4
 8004d62:	4618      	mov	r0, r3
 8004d64:	f000 f808 	bl	8004d78 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return ( EventGroupHandle_t ) pxEventBits;
 8004d6e:	687b      	ldr	r3, [r7, #4]
	}
 8004d70:	4618      	mov	r0, r3
 8004d72:	3708      	adds	r7, #8
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}

08004d78 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004d78:	b480      	push	{r7}
 8004d7a:	b083      	sub	sp, #12
 8004d7c:	af00      	add	r7, sp, #0
 8004d7e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	f103 0208 	add.w	r2, r3, #8
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d90:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f103 0208 	add.w	r2, r3, #8
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	f103 0208 	add.w	r2, r3, #8
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	2200      	movs	r2, #0
 8004daa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004dac:	bf00      	nop
 8004dae:	370c      	adds	r7, #12
 8004db0:	46bd      	mov	sp, r7
 8004db2:	bc80      	pop	{r7}
 8004db4:	4770      	bx	lr

08004db6 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004db6:	b480      	push	{r7}
 8004db8:	b083      	sub	sp, #12
 8004dba:	af00      	add	r7, sp, #0
 8004dbc:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004dc4:	bf00      	nop
 8004dc6:	370c      	adds	r7, #12
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bc80      	pop	{r7}
 8004dcc:	4770      	bx	lr

08004dce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004dce:	b480      	push	{r7}
 8004dd0:	b085      	sub	sp, #20
 8004dd2:	af00      	add	r7, sp, #0
 8004dd4:	6078      	str	r0, [r7, #4]
 8004dd6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	685b      	ldr	r3, [r3, #4]
 8004ddc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	68fa      	ldr	r2, [r7, #12]
 8004de2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	689a      	ldr	r2, [r3, #8]
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	683a      	ldr	r2, [r7, #0]
 8004df2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004dfa:	683b      	ldr	r3, [r7, #0]
 8004dfc:	687a      	ldr	r2, [r7, #4]
 8004dfe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	1c5a      	adds	r2, r3, #1
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	601a      	str	r2, [r3, #0]
}
 8004e0a:	bf00      	nop
 8004e0c:	3714      	adds	r7, #20
 8004e0e:	46bd      	mov	sp, r7
 8004e10:	bc80      	pop	{r7}
 8004e12:	4770      	bx	lr

08004e14 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004e14:	b480      	push	{r7}
 8004e16:	b085      	sub	sp, #20
 8004e18:	af00      	add	r7, sp, #0
 8004e1a:	6078      	str	r0, [r7, #4]
 8004e1c:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004e1e:	683b      	ldr	r3, [r7, #0]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004e24:	68bb      	ldr	r3, [r7, #8]
 8004e26:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e2a:	d103      	bne.n	8004e34 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	60fb      	str	r3, [r7, #12]
 8004e32:	e00c      	b.n	8004e4e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	3308      	adds	r3, #8
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	e002      	b.n	8004e42 <vListInsert+0x2e>
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	60fb      	str	r3, [r7, #12]
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d2f6      	bcs.n	8004e3c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	685a      	ldr	r2, [r3, #4]
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004e56:	683b      	ldr	r3, [r7, #0]
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	683a      	ldr	r2, [r7, #0]
 8004e5c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004e5e:	683b      	ldr	r3, [r7, #0]
 8004e60:	68fa      	ldr	r2, [r7, #12]
 8004e62:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	683a      	ldr	r2, [r7, #0]
 8004e68:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	1c5a      	adds	r2, r3, #1
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	601a      	str	r2, [r3, #0]
}
 8004e7a:	bf00      	nop
 8004e7c:	3714      	adds	r7, #20
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bc80      	pop	{r7}
 8004e82:	4770      	bx	lr

08004e84 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004e84:	b480      	push	{r7}
 8004e86:	b085      	sub	sp, #20
 8004e88:	af00      	add	r7, sp, #0
 8004e8a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	685b      	ldr	r3, [r3, #4]
 8004e96:	687a      	ldr	r2, [r7, #4]
 8004e98:	6892      	ldr	r2, [r2, #8]
 8004e9a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	687a      	ldr	r2, [r7, #4]
 8004ea2:	6852      	ldr	r2, [r2, #4]
 8004ea4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	685b      	ldr	r3, [r3, #4]
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	429a      	cmp	r2, r3
 8004eae:	d103      	bne.n	8004eb8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	1e5a      	subs	r2, r3, #1
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	3714      	adds	r7, #20
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bc80      	pop	{r7}
 8004ed4:	4770      	bx	lr
	...

08004ed8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b084      	sub	sp, #16
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	6078      	str	r0, [r7, #4]
 8004ee0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d109      	bne.n	8004f00 <xQueueGenericReset+0x28>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	60bb      	str	r3, [r7, #8]
 8004efe:	e7fe      	b.n	8004efe <xQueueGenericReset+0x26>

	taskENTER_CRITICAL();
 8004f00:	f002 f83a 	bl	8006f78 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681a      	ldr	r2, [r3, #0]
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f0c:	68f9      	ldr	r1, [r7, #12]
 8004f0e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004f10:	fb01 f303 	mul.w	r3, r1, r3
 8004f14:	441a      	add	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f30:	3b01      	subs	r3, #1
 8004f32:	68f9      	ldr	r1, [r7, #12]
 8004f34:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004f36:	fb01 f303 	mul.w	r3, r1, r3
 8004f3a:	441a      	add	r2, r3
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	22ff      	movs	r2, #255	; 0xff
 8004f44:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	22ff      	movs	r2, #255	; 0xff
 8004f4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004f50:	683b      	ldr	r3, [r7, #0]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d114      	bne.n	8004f80 <xQueueGenericReset+0xa8>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	691b      	ldr	r3, [r3, #16]
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d01a      	beq.n	8004f94 <xQueueGenericReset+0xbc>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	3310      	adds	r3, #16
 8004f62:	4618      	mov	r0, r3
 8004f64:	f001 f926 	bl	80061b4 <xTaskRemoveFromEventList>
 8004f68:	4603      	mov	r3, r0
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d012      	beq.n	8004f94 <xQueueGenericReset+0xbc>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004f6e:	4b0d      	ldr	r3, [pc, #52]	; (8004fa4 <xQueueGenericReset+0xcc>)
 8004f70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004f74:	601a      	str	r2, [r3, #0]
 8004f76:	f3bf 8f4f 	dsb	sy
 8004f7a:	f3bf 8f6f 	isb	sy
 8004f7e:	e009      	b.n	8004f94 <xQueueGenericReset+0xbc>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	3310      	adds	r3, #16
 8004f84:	4618      	mov	r0, r3
 8004f86:	f7ff fef7 	bl	8004d78 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	3324      	adds	r3, #36	; 0x24
 8004f8e:	4618      	mov	r0, r3
 8004f90:	f7ff fef2 	bl	8004d78 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004f94:	f002 f81e 	bl	8006fd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004f98:	2301      	movs	r3, #1
}
 8004f9a:	4618      	mov	r0, r3
 8004f9c:	3710      	adds	r7, #16
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	e000ed04 	.word	0xe000ed04

08004fa8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	b08e      	sub	sp, #56	; 0x38
 8004fac:	af02      	add	r7, sp, #8
 8004fae:	60f8      	str	r0, [r7, #12]
 8004fb0:	60b9      	str	r1, [r7, #8]
 8004fb2:	607a      	str	r2, [r7, #4]
 8004fb4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d109      	bne.n	8004fd0 <xQueueGenericCreateStatic+0x28>
 8004fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fc0:	f383 8811 	msr	BASEPRI, r3
 8004fc4:	f3bf 8f6f 	isb	sy
 8004fc8:	f3bf 8f4f 	dsb	sy
 8004fcc:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fce:	e7fe      	b.n	8004fce <xQueueGenericCreateStatic+0x26>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004fd0:	683b      	ldr	r3, [r7, #0]
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d109      	bne.n	8004fea <xQueueGenericCreateStatic+0x42>
 8004fd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fda:	f383 8811 	msr	BASEPRI, r3
 8004fde:	f3bf 8f6f 	isb	sy
 8004fe2:	f3bf 8f4f 	dsb	sy
 8004fe6:	627b      	str	r3, [r7, #36]	; 0x24
 8004fe8:	e7fe      	b.n	8004fe8 <xQueueGenericCreateStatic+0x40>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d002      	beq.n	8004ff6 <xQueueGenericCreateStatic+0x4e>
 8004ff0:	68bb      	ldr	r3, [r7, #8]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d001      	beq.n	8004ffa <xQueueGenericCreateStatic+0x52>
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e000      	b.n	8004ffc <xQueueGenericCreateStatic+0x54>
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d109      	bne.n	8005014 <xQueueGenericCreateStatic+0x6c>
 8005000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005004:	f383 8811 	msr	BASEPRI, r3
 8005008:	f3bf 8f6f 	isb	sy
 800500c:	f3bf 8f4f 	dsb	sy
 8005010:	623b      	str	r3, [r7, #32]
 8005012:	e7fe      	b.n	8005012 <xQueueGenericCreateStatic+0x6a>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d102      	bne.n	8005020 <xQueueGenericCreateStatic+0x78>
 800501a:	68bb      	ldr	r3, [r7, #8]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d101      	bne.n	8005024 <xQueueGenericCreateStatic+0x7c>
 8005020:	2301      	movs	r3, #1
 8005022:	e000      	b.n	8005026 <xQueueGenericCreateStatic+0x7e>
 8005024:	2300      	movs	r3, #0
 8005026:	2b00      	cmp	r3, #0
 8005028:	d109      	bne.n	800503e <xQueueGenericCreateStatic+0x96>
 800502a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800502e:	f383 8811 	msr	BASEPRI, r3
 8005032:	f3bf 8f6f 	isb	sy
 8005036:	f3bf 8f4f 	dsb	sy
 800503a:	61fb      	str	r3, [r7, #28]
 800503c:	e7fe      	b.n	800503c <xQueueGenericCreateStatic+0x94>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800503e:	2350      	movs	r3, #80	; 0x50
 8005040:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005042:	697b      	ldr	r3, [r7, #20]
 8005044:	2b50      	cmp	r3, #80	; 0x50
 8005046:	d009      	beq.n	800505c <xQueueGenericCreateStatic+0xb4>
 8005048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800504c:	f383 8811 	msr	BASEPRI, r3
 8005050:	f3bf 8f6f 	isb	sy
 8005054:	f3bf 8f4f 	dsb	sy
 8005058:	61bb      	str	r3, [r7, #24]
 800505a:	e7fe      	b.n	800505a <xQueueGenericCreateStatic+0xb2>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800505c:	683b      	ldr	r3, [r7, #0]
 800505e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8005060:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005062:	2b00      	cmp	r3, #0
 8005064:	d00d      	beq.n	8005082 <xQueueGenericCreateStatic+0xda>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005066:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005068:	2201      	movs	r2, #1
 800506a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800506e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8005072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	4613      	mov	r3, r2
 8005078:	687a      	ldr	r2, [r7, #4]
 800507a:	68b9      	ldr	r1, [r7, #8]
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f000 f842 	bl	8005106 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8005082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8005084:	4618      	mov	r0, r3
 8005086:	3730      	adds	r7, #48	; 0x30
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800508c:	b580      	push	{r7, lr}
 800508e:	b08a      	sub	sp, #40	; 0x28
 8005090:	af02      	add	r7, sp, #8
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	4613      	mov	r3, r2
 8005098:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d109      	bne.n	80050b4 <xQueueGenericCreate+0x28>
 80050a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a4:	f383 8811 	msr	BASEPRI, r3
 80050a8:	f3bf 8f6f 	isb	sy
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	613b      	str	r3, [r7, #16]
 80050b2:	e7fe      	b.n	80050b2 <xQueueGenericCreate+0x26>

		if( uxItemSize == ( UBaseType_t ) 0 )
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d102      	bne.n	80050c0 <xQueueGenericCreate+0x34>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 80050ba:	2300      	movs	r3, #0
 80050bc:	61fb      	str	r3, [r7, #28]
 80050be:	e004      	b.n	80050ca <xQueueGenericCreate+0x3e>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	68ba      	ldr	r2, [r7, #8]
 80050c4:	fb02 f303 	mul.w	r3, r2, r3
 80050c8:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	3350      	adds	r3, #80	; 0x50
 80050ce:	4618      	mov	r0, r3
 80050d0:	f002 f848 	bl	8007164 <pvPortMalloc>
 80050d4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d00f      	beq.n	80050fc <xQueueGenericCreate+0x70>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 80050dc:	69bb      	ldr	r3, [r7, #24]
 80050de:	3350      	adds	r3, #80	; 0x50
 80050e0:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	2200      	movs	r2, #0
 80050e6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80050ea:	79fa      	ldrb	r2, [r7, #7]
 80050ec:	69bb      	ldr	r3, [r7, #24]
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	4613      	mov	r3, r2
 80050f2:	697a      	ldr	r2, [r7, #20]
 80050f4:	68b9      	ldr	r1, [r7, #8]
 80050f6:	68f8      	ldr	r0, [r7, #12]
 80050f8:	f000 f805 	bl	8005106 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 80050fc:	69bb      	ldr	r3, [r7, #24]
	}
 80050fe:	4618      	mov	r0, r3
 8005100:	3720      	adds	r7, #32
 8005102:	46bd      	mov	sp, r7
 8005104:	bd80      	pop	{r7, pc}

08005106 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005106:	b580      	push	{r7, lr}
 8005108:	b084      	sub	sp, #16
 800510a:	af00      	add	r7, sp, #0
 800510c:	60f8      	str	r0, [r7, #12]
 800510e:	60b9      	str	r1, [r7, #8]
 8005110:	607a      	str	r2, [r7, #4]
 8005112:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005114:	68bb      	ldr	r3, [r7, #8]
 8005116:	2b00      	cmp	r3, #0
 8005118:	d103      	bne.n	8005122 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800511a:	69bb      	ldr	r3, [r7, #24]
 800511c:	69ba      	ldr	r2, [r7, #24]
 800511e:	601a      	str	r2, [r3, #0]
 8005120:	e002      	b.n	8005128 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	687a      	ldr	r2, [r7, #4]
 8005126:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005128:	69bb      	ldr	r3, [r7, #24]
 800512a:	68fa      	ldr	r2, [r7, #12]
 800512c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800512e:	69bb      	ldr	r3, [r7, #24]
 8005130:	68ba      	ldr	r2, [r7, #8]
 8005132:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005134:	2101      	movs	r1, #1
 8005136:	69b8      	ldr	r0, [r7, #24]
 8005138:	f7ff fece 	bl	8004ed8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800513c:	69bb      	ldr	r3, [r7, #24]
 800513e:	78fa      	ldrb	r2, [r7, #3]
 8005140:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005144:	bf00      	nop
 8005146:	3710      	adds	r7, #16
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b08e      	sub	sp, #56	; 0x38
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	60b9      	str	r1, [r7, #8]
 8005156:	607a      	str	r2, [r7, #4]
 8005158:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800515a:	2300      	movs	r3, #0
 800515c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005164:	2b00      	cmp	r3, #0
 8005166:	d109      	bne.n	800517c <xQueueGenericSend+0x30>
 8005168:	f04f 0350 	mov.w	r3, #80	; 0x50
 800516c:	f383 8811 	msr	BASEPRI, r3
 8005170:	f3bf 8f6f 	isb	sy
 8005174:	f3bf 8f4f 	dsb	sy
 8005178:	62bb      	str	r3, [r7, #40]	; 0x28
 800517a:	e7fe      	b.n	800517a <xQueueGenericSend+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d103      	bne.n	800518a <xQueueGenericSend+0x3e>
 8005182:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005186:	2b00      	cmp	r3, #0
 8005188:	d101      	bne.n	800518e <xQueueGenericSend+0x42>
 800518a:	2301      	movs	r3, #1
 800518c:	e000      	b.n	8005190 <xQueueGenericSend+0x44>
 800518e:	2300      	movs	r3, #0
 8005190:	2b00      	cmp	r3, #0
 8005192:	d109      	bne.n	80051a8 <xQueueGenericSend+0x5c>
 8005194:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005198:	f383 8811 	msr	BASEPRI, r3
 800519c:	f3bf 8f6f 	isb	sy
 80051a0:	f3bf 8f4f 	dsb	sy
 80051a4:	627b      	str	r3, [r7, #36]	; 0x24
 80051a6:	e7fe      	b.n	80051a6 <xQueueGenericSend+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80051a8:	683b      	ldr	r3, [r7, #0]
 80051aa:	2b02      	cmp	r3, #2
 80051ac:	d103      	bne.n	80051b6 <xQueueGenericSend+0x6a>
 80051ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80051b2:	2b01      	cmp	r3, #1
 80051b4:	d101      	bne.n	80051ba <xQueueGenericSend+0x6e>
 80051b6:	2301      	movs	r3, #1
 80051b8:	e000      	b.n	80051bc <xQueueGenericSend+0x70>
 80051ba:	2300      	movs	r3, #0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d109      	bne.n	80051d4 <xQueueGenericSend+0x88>
 80051c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051c4:	f383 8811 	msr	BASEPRI, r3
 80051c8:	f3bf 8f6f 	isb	sy
 80051cc:	f3bf 8f4f 	dsb	sy
 80051d0:	623b      	str	r3, [r7, #32]
 80051d2:	e7fe      	b.n	80051d2 <xQueueGenericSend+0x86>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80051d4:	f001 f9a8 	bl	8006528 <xTaskGetSchedulerState>
 80051d8:	4603      	mov	r3, r0
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d102      	bne.n	80051e4 <xQueueGenericSend+0x98>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d101      	bne.n	80051e8 <xQueueGenericSend+0x9c>
 80051e4:	2301      	movs	r3, #1
 80051e6:	e000      	b.n	80051ea <xQueueGenericSend+0x9e>
 80051e8:	2300      	movs	r3, #0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d109      	bne.n	8005202 <xQueueGenericSend+0xb6>
 80051ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051f2:	f383 8811 	msr	BASEPRI, r3
 80051f6:	f3bf 8f6f 	isb	sy
 80051fa:	f3bf 8f4f 	dsb	sy
 80051fe:	61fb      	str	r3, [r7, #28]
 8005200:	e7fe      	b.n	8005200 <xQueueGenericSend+0xb4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005202:	f001 feb9 	bl	8006f78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005206:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005208:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800520a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800520c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520e:	429a      	cmp	r2, r3
 8005210:	d302      	bcc.n	8005218 <xQueueGenericSend+0xcc>
 8005212:	683b      	ldr	r3, [r7, #0]
 8005214:	2b02      	cmp	r3, #2
 8005216:	d129      	bne.n	800526c <xQueueGenericSend+0x120>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005218:	683a      	ldr	r2, [r7, #0]
 800521a:	68b9      	ldr	r1, [r7, #8]
 800521c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800521e:	f000 f9ff 	bl	8005620 <prvCopyDataToQueue>
 8005222:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005228:	2b00      	cmp	r3, #0
 800522a:	d010      	beq.n	800524e <xQueueGenericSend+0x102>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800522c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800522e:	3324      	adds	r3, #36	; 0x24
 8005230:	4618      	mov	r0, r3
 8005232:	f000 ffbf 	bl	80061b4 <xTaskRemoveFromEventList>
 8005236:	4603      	mov	r3, r0
 8005238:	2b00      	cmp	r3, #0
 800523a:	d013      	beq.n	8005264 <xQueueGenericSend+0x118>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800523c:	4b3f      	ldr	r3, [pc, #252]	; (800533c <xQueueGenericSend+0x1f0>)
 800523e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	f3bf 8f4f 	dsb	sy
 8005248:	f3bf 8f6f 	isb	sy
 800524c:	e00a      	b.n	8005264 <xQueueGenericSend+0x118>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800524e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005250:	2b00      	cmp	r3, #0
 8005252:	d007      	beq.n	8005264 <xQueueGenericSend+0x118>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005254:	4b39      	ldr	r3, [pc, #228]	; (800533c <xQueueGenericSend+0x1f0>)
 8005256:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800525a:	601a      	str	r2, [r3, #0]
 800525c:	f3bf 8f4f 	dsb	sy
 8005260:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005264:	f001 feb6 	bl	8006fd4 <vPortExitCritical>
				return pdPASS;
 8005268:	2301      	movs	r3, #1
 800526a:	e063      	b.n	8005334 <xQueueGenericSend+0x1e8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d103      	bne.n	800527a <xQueueGenericSend+0x12e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005272:	f001 feaf 	bl	8006fd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005276:	2300      	movs	r3, #0
 8005278:	e05c      	b.n	8005334 <xQueueGenericSend+0x1e8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800527a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800527c:	2b00      	cmp	r3, #0
 800527e:	d106      	bne.n	800528e <xQueueGenericSend+0x142>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005280:	f107 0314 	add.w	r3, r7, #20
 8005284:	4618      	mov	r0, r3
 8005286:	f000 fff7 	bl	8006278 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800528a:	2301      	movs	r3, #1
 800528c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800528e:	f001 fea1 	bl	8006fd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005292:	f000 fd5d 	bl	8005d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005296:	f001 fe6f 	bl	8006f78 <vPortEnterCritical>
 800529a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800529c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80052a0:	b25b      	sxtb	r3, r3
 80052a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052a6:	d103      	bne.n	80052b0 <xQueueGenericSend+0x164>
 80052a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80052b6:	b25b      	sxtb	r3, r3
 80052b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052bc:	d103      	bne.n	80052c6 <xQueueGenericSend+0x17a>
 80052be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c0:	2200      	movs	r2, #0
 80052c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80052c6:	f001 fe85 	bl	8006fd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80052ca:	1d3a      	adds	r2, r7, #4
 80052cc:	f107 0314 	add.w	r3, r7, #20
 80052d0:	4611      	mov	r1, r2
 80052d2:	4618      	mov	r0, r3
 80052d4:	f000 ffe6 	bl	80062a4 <xTaskCheckForTimeOut>
 80052d8:	4603      	mov	r3, r0
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d124      	bne.n	8005328 <xQueueGenericSend+0x1dc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80052de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052e0:	f000 fa96 	bl	8005810 <prvIsQueueFull>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d018      	beq.n	800531c <xQueueGenericSend+0x1d0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80052ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052ec:	3310      	adds	r3, #16
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	4611      	mov	r1, r2
 80052f2:	4618      	mov	r0, r3
 80052f4:	f000 ff10 	bl	8006118 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80052f8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80052fa:	f000 fa21 	bl	8005740 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80052fe:	f000 fd35 	bl	8005d6c <xTaskResumeAll>
 8005302:	4603      	mov	r3, r0
 8005304:	2b00      	cmp	r3, #0
 8005306:	f47f af7c 	bne.w	8005202 <xQueueGenericSend+0xb6>
				{
					portYIELD_WITHIN_API();
 800530a:	4b0c      	ldr	r3, [pc, #48]	; (800533c <xQueueGenericSend+0x1f0>)
 800530c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	f3bf 8f4f 	dsb	sy
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	e772      	b.n	8005202 <xQueueGenericSend+0xb6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800531c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800531e:	f000 fa0f 	bl	8005740 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005322:	f000 fd23 	bl	8005d6c <xTaskResumeAll>
 8005326:	e76c      	b.n	8005202 <xQueueGenericSend+0xb6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005328:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800532a:	f000 fa09 	bl	8005740 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800532e:	f000 fd1d 	bl	8005d6c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005332:	2300      	movs	r3, #0
		}
	}
}
 8005334:	4618      	mov	r0, r3
 8005336:	3738      	adds	r7, #56	; 0x38
 8005338:	46bd      	mov	sp, r7
 800533a:	bd80      	pop	{r7, pc}
 800533c:	e000ed04 	.word	0xe000ed04

08005340 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005340:	b580      	push	{r7, lr}
 8005342:	b08e      	sub	sp, #56	; 0x38
 8005344:	af00      	add	r7, sp, #0
 8005346:	60f8      	str	r0, [r7, #12]
 8005348:	60b9      	str	r1, [r7, #8]
 800534a:	607a      	str	r2, [r7, #4]
 800534c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8005352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005354:	2b00      	cmp	r3, #0
 8005356:	d109      	bne.n	800536c <xQueueGenericSendFromISR+0x2c>
 8005358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800535c:	f383 8811 	msr	BASEPRI, r3
 8005360:	f3bf 8f6f 	isb	sy
 8005364:	f3bf 8f4f 	dsb	sy
 8005368:	627b      	str	r3, [r7, #36]	; 0x24
 800536a:	e7fe      	b.n	800536a <xQueueGenericSendFromISR+0x2a>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800536c:	68bb      	ldr	r3, [r7, #8]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d103      	bne.n	800537a <xQueueGenericSendFromISR+0x3a>
 8005372:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005376:	2b00      	cmp	r3, #0
 8005378:	d101      	bne.n	800537e <xQueueGenericSendFromISR+0x3e>
 800537a:	2301      	movs	r3, #1
 800537c:	e000      	b.n	8005380 <xQueueGenericSendFromISR+0x40>
 800537e:	2300      	movs	r3, #0
 8005380:	2b00      	cmp	r3, #0
 8005382:	d109      	bne.n	8005398 <xQueueGenericSendFromISR+0x58>
 8005384:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005388:	f383 8811 	msr	BASEPRI, r3
 800538c:	f3bf 8f6f 	isb	sy
 8005390:	f3bf 8f4f 	dsb	sy
 8005394:	623b      	str	r3, [r7, #32]
 8005396:	e7fe      	b.n	8005396 <xQueueGenericSendFromISR+0x56>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	2b02      	cmp	r3, #2
 800539c:	d103      	bne.n	80053a6 <xQueueGenericSendFromISR+0x66>
 800539e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053a2:	2b01      	cmp	r3, #1
 80053a4:	d101      	bne.n	80053aa <xQueueGenericSendFromISR+0x6a>
 80053a6:	2301      	movs	r3, #1
 80053a8:	e000      	b.n	80053ac <xQueueGenericSendFromISR+0x6c>
 80053aa:	2300      	movs	r3, #0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d109      	bne.n	80053c4 <xQueueGenericSendFromISR+0x84>
 80053b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b4:	f383 8811 	msr	BASEPRI, r3
 80053b8:	f3bf 8f6f 	isb	sy
 80053bc:	f3bf 8f4f 	dsb	sy
 80053c0:	61fb      	str	r3, [r7, #28]
 80053c2:	e7fe      	b.n	80053c2 <xQueueGenericSendFromISR+0x82>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80053c4:	f001 fe92 	bl	80070ec <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80053c8:	f3ef 8211 	mrs	r2, BASEPRI
 80053cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d0:	f383 8811 	msr	BASEPRI, r3
 80053d4:	f3bf 8f6f 	isb	sy
 80053d8:	f3bf 8f4f 	dsb	sy
 80053dc:	61ba      	str	r2, [r7, #24]
 80053de:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80053e0:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80053e2:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80053e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053e6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80053e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d302      	bcc.n	80053f6 <xQueueGenericSendFromISR+0xb6>
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	2b02      	cmp	r3, #2
 80053f4:	d12c      	bne.n	8005450 <xQueueGenericSendFromISR+0x110>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80053f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053f8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80053fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005400:	683a      	ldr	r2, [r7, #0]
 8005402:	68b9      	ldr	r1, [r7, #8]
 8005404:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005406:	f000 f90b 	bl	8005620 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800540a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800540e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005412:	d112      	bne.n	800543a <xQueueGenericSendFromISR+0xfa>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005416:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005418:	2b00      	cmp	r3, #0
 800541a:	d016      	beq.n	800544a <xQueueGenericSendFromISR+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800541c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800541e:	3324      	adds	r3, #36	; 0x24
 8005420:	4618      	mov	r0, r3
 8005422:	f000 fec7 	bl	80061b4 <xTaskRemoveFromEventList>
 8005426:	4603      	mov	r3, r0
 8005428:	2b00      	cmp	r3, #0
 800542a:	d00e      	beq.n	800544a <xQueueGenericSendFromISR+0x10a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2b00      	cmp	r3, #0
 8005430:	d00b      	beq.n	800544a <xQueueGenericSendFromISR+0x10a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2201      	movs	r2, #1
 8005436:	601a      	str	r2, [r3, #0]
 8005438:	e007      	b.n	800544a <xQueueGenericSendFromISR+0x10a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800543a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800543e:	3301      	adds	r3, #1
 8005440:	b2db      	uxtb	r3, r3
 8005442:	b25a      	sxtb	r2, r3
 8005444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005446:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800544a:	2301      	movs	r3, #1
 800544c:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800544e:	e001      	b.n	8005454 <xQueueGenericSendFromISR+0x114>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005450:	2300      	movs	r3, #0
 8005452:	637b      	str	r3, [r7, #52]	; 0x34
 8005454:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005456:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005458:	693b      	ldr	r3, [r7, #16]
 800545a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800545e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8005460:	4618      	mov	r0, r3
 8005462:	3738      	adds	r7, #56	; 0x38
 8005464:	46bd      	mov	sp, r7
 8005466:	bd80      	pop	{r7, pc}

08005468 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005468:	b580      	push	{r7, lr}
 800546a:	b08c      	sub	sp, #48	; 0x30
 800546c:	af00      	add	r7, sp, #0
 800546e:	60f8      	str	r0, [r7, #12]
 8005470:	60b9      	str	r1, [r7, #8]
 8005472:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005474:	2300      	movs	r3, #0
 8005476:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800547c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800547e:	2b00      	cmp	r3, #0
 8005480:	d109      	bne.n	8005496 <xQueueReceive+0x2e>
	__asm volatile
 8005482:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005486:	f383 8811 	msr	BASEPRI, r3
 800548a:	f3bf 8f6f 	isb	sy
 800548e:	f3bf 8f4f 	dsb	sy
 8005492:	623b      	str	r3, [r7, #32]
 8005494:	e7fe      	b.n	8005494 <xQueueReceive+0x2c>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d103      	bne.n	80054a4 <xQueueReceive+0x3c>
 800549c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800549e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d101      	bne.n	80054a8 <xQueueReceive+0x40>
 80054a4:	2301      	movs	r3, #1
 80054a6:	e000      	b.n	80054aa <xQueueReceive+0x42>
 80054a8:	2300      	movs	r3, #0
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d109      	bne.n	80054c2 <xQueueReceive+0x5a>
 80054ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054b2:	f383 8811 	msr	BASEPRI, r3
 80054b6:	f3bf 8f6f 	isb	sy
 80054ba:	f3bf 8f4f 	dsb	sy
 80054be:	61fb      	str	r3, [r7, #28]
 80054c0:	e7fe      	b.n	80054c0 <xQueueReceive+0x58>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054c2:	f001 f831 	bl	8006528 <xTaskGetSchedulerState>
 80054c6:	4603      	mov	r3, r0
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d102      	bne.n	80054d2 <xQueueReceive+0x6a>
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d101      	bne.n	80054d6 <xQueueReceive+0x6e>
 80054d2:	2301      	movs	r3, #1
 80054d4:	e000      	b.n	80054d8 <xQueueReceive+0x70>
 80054d6:	2300      	movs	r3, #0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d109      	bne.n	80054f0 <xQueueReceive+0x88>
 80054dc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054e0:	f383 8811 	msr	BASEPRI, r3
 80054e4:	f3bf 8f6f 	isb	sy
 80054e8:	f3bf 8f4f 	dsb	sy
 80054ec:	61bb      	str	r3, [r7, #24]
 80054ee:	e7fe      	b.n	80054ee <xQueueReceive+0x86>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 80054f0:	f001 fd42 	bl	8006f78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80054f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80054f8:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80054fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d01f      	beq.n	8005540 <xQueueReceive+0xd8>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005500:	68b9      	ldr	r1, [r7, #8]
 8005502:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005504:	f000 f8f6 	bl	80056f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005508:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800550a:	1e5a      	subs	r2, r3, #1
 800550c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800550e:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005512:	691b      	ldr	r3, [r3, #16]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d00f      	beq.n	8005538 <xQueueReceive+0xd0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800551a:	3310      	adds	r3, #16
 800551c:	4618      	mov	r0, r3
 800551e:	f000 fe49 	bl	80061b4 <xTaskRemoveFromEventList>
 8005522:	4603      	mov	r3, r0
 8005524:	2b00      	cmp	r3, #0
 8005526:	d007      	beq.n	8005538 <xQueueReceive+0xd0>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005528:	4b3c      	ldr	r3, [pc, #240]	; (800561c <xQueueReceive+0x1b4>)
 800552a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800552e:	601a      	str	r2, [r3, #0]
 8005530:	f3bf 8f4f 	dsb	sy
 8005534:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005538:	f001 fd4c 	bl	8006fd4 <vPortExitCritical>
				return pdPASS;
 800553c:	2301      	movs	r3, #1
 800553e:	e069      	b.n	8005614 <xQueueReceive+0x1ac>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d103      	bne.n	800554e <xQueueReceive+0xe6>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005546:	f001 fd45 	bl	8006fd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800554a:	2300      	movs	r3, #0
 800554c:	e062      	b.n	8005614 <xQueueReceive+0x1ac>
				}
				else if( xEntryTimeSet == pdFALSE )
 800554e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005550:	2b00      	cmp	r3, #0
 8005552:	d106      	bne.n	8005562 <xQueueReceive+0xfa>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005554:	f107 0310 	add.w	r3, r7, #16
 8005558:	4618      	mov	r0, r3
 800555a:	f000 fe8d 	bl	8006278 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800555e:	2301      	movs	r3, #1
 8005560:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005562:	f001 fd37 	bl	8006fd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005566:	f000 fbf3 	bl	8005d50 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800556a:	f001 fd05 	bl	8006f78 <vPortEnterCritical>
 800556e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005570:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005574:	b25b      	sxtb	r3, r3
 8005576:	f1b3 3fff 	cmp.w	r3, #4294967295
 800557a:	d103      	bne.n	8005584 <xQueueReceive+0x11c>
 800557c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800557e:	2200      	movs	r2, #0
 8005580:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005584:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005586:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800558a:	b25b      	sxtb	r3, r3
 800558c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005590:	d103      	bne.n	800559a <xQueueReceive+0x132>
 8005592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005594:	2200      	movs	r2, #0
 8005596:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800559a:	f001 fd1b 	bl	8006fd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800559e:	1d3a      	adds	r2, r7, #4
 80055a0:	f107 0310 	add.w	r3, r7, #16
 80055a4:	4611      	mov	r1, r2
 80055a6:	4618      	mov	r0, r3
 80055a8:	f000 fe7c 	bl	80062a4 <xTaskCheckForTimeOut>
 80055ac:	4603      	mov	r3, r0
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d123      	bne.n	80055fa <xQueueReceive+0x192>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80055b2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055b4:	f000 f916 	bl	80057e4 <prvIsQueueEmpty>
 80055b8:	4603      	mov	r3, r0
 80055ba:	2b00      	cmp	r3, #0
 80055bc:	d017      	beq.n	80055ee <xQueueReceive+0x186>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80055be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80055c0:	3324      	adds	r3, #36	; 0x24
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	4611      	mov	r1, r2
 80055c6:	4618      	mov	r0, r3
 80055c8:	f000 fda6 	bl	8006118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80055cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055ce:	f000 f8b7 	bl	8005740 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80055d2:	f000 fbcb 	bl	8005d6c <xTaskResumeAll>
 80055d6:	4603      	mov	r3, r0
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d189      	bne.n	80054f0 <xQueueReceive+0x88>
				{
					portYIELD_WITHIN_API();
 80055dc:	4b0f      	ldr	r3, [pc, #60]	; (800561c <xQueueReceive+0x1b4>)
 80055de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80055e2:	601a      	str	r2, [r3, #0]
 80055e4:	f3bf 8f4f 	dsb	sy
 80055e8:	f3bf 8f6f 	isb	sy
 80055ec:	e780      	b.n	80054f0 <xQueueReceive+0x88>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80055ee:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055f0:	f000 f8a6 	bl	8005740 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055f4:	f000 fbba 	bl	8005d6c <xTaskResumeAll>
 80055f8:	e77a      	b.n	80054f0 <xQueueReceive+0x88>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80055fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80055fc:	f000 f8a0 	bl	8005740 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005600:	f000 fbb4 	bl	8005d6c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005604:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005606:	f000 f8ed 	bl	80057e4 <prvIsQueueEmpty>
 800560a:	4603      	mov	r3, r0
 800560c:	2b00      	cmp	r3, #0
 800560e:	f43f af6f 	beq.w	80054f0 <xQueueReceive+0x88>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005612:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005614:	4618      	mov	r0, r3
 8005616:	3730      	adds	r7, #48	; 0x30
 8005618:	46bd      	mov	sp, r7
 800561a:	bd80      	pop	{r7, pc}
 800561c:	e000ed04 	.word	0xe000ed04

08005620 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b086      	sub	sp, #24
 8005624:	af00      	add	r7, sp, #0
 8005626:	60f8      	str	r0, [r7, #12]
 8005628:	60b9      	str	r1, [r7, #8]
 800562a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800562c:	2300      	movs	r3, #0
 800562e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005634:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800563a:	2b00      	cmp	r3, #0
 800563c:	d10d      	bne.n	800565a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d14d      	bne.n	80056e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8005646:	68fb      	ldr	r3, [r7, #12]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	4618      	mov	r0, r3
 800564c:	f000 ff8a 	bl	8006564 <xTaskPriorityDisinherit>
 8005650:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	605a      	str	r2, [r3, #4]
 8005658:	e043      	b.n	80056e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d119      	bne.n	8005694 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	6898      	ldr	r0, [r3, #8]
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005668:	461a      	mov	r2, r3
 800566a:	68b9      	ldr	r1, [r7, #8]
 800566c:	f001 ff88 	bl	8007580 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8005670:	68fb      	ldr	r3, [r7, #12]
 8005672:	689a      	ldr	r2, [r3, #8]
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005678:	441a      	add	r2, r3
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	689a      	ldr	r2, [r3, #8]
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	429a      	cmp	r2, r3
 8005688:	d32b      	bcc.n	80056e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	609a      	str	r2, [r3, #8]
 8005692:	e026      	b.n	80056e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	68d8      	ldr	r0, [r3, #12]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800569c:	461a      	mov	r2, r3
 800569e:	68b9      	ldr	r1, [r7, #8]
 80056a0:	f001 ff6e 	bl	8007580 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	68da      	ldr	r2, [r3, #12]
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ac:	425b      	negs	r3, r3
 80056ae:	441a      	add	r2, r3
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	68da      	ldr	r2, [r3, #12]
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	429a      	cmp	r2, r3
 80056be:	d207      	bcs.n	80056d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	685a      	ldr	r2, [r3, #4]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056c8:	425b      	negs	r3, r3
 80056ca:	441a      	add	r2, r3
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d105      	bne.n	80056e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d002      	beq.n	80056e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	3b01      	subs	r3, #1
 80056e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	1c5a      	adds	r2, r3, #1
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80056ea:	697b      	ldr	r3, [r7, #20]
}
 80056ec:	4618      	mov	r0, r3
 80056ee:	3718      	adds	r7, #24
 80056f0:	46bd      	mov	sp, r7
 80056f2:	bd80      	pop	{r7, pc}

080056f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005702:	2b00      	cmp	r3, #0
 8005704:	d018      	beq.n	8005738 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	68da      	ldr	r2, [r3, #12]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570e:	441a      	add	r2, r3
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	68da      	ldr	r2, [r3, #12]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	429a      	cmp	r2, r3
 800571e:	d303      	bcc.n	8005728 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681a      	ldr	r2, [r3, #0]
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	68d9      	ldr	r1, [r3, #12]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005730:	461a      	mov	r2, r3
 8005732:	6838      	ldr	r0, [r7, #0]
 8005734:	f001 ff24 	bl	8007580 <memcpy>
	}
}
 8005738:	bf00      	nop
 800573a:	3708      	adds	r7, #8
 800573c:	46bd      	mov	sp, r7
 800573e:	bd80      	pop	{r7, pc}

08005740 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005740:	b580      	push	{r7, lr}
 8005742:	b084      	sub	sp, #16
 8005744:	af00      	add	r7, sp, #0
 8005746:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005748:	f001 fc16 	bl	8006f78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005752:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005754:	e011      	b.n	800577a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800575a:	2b00      	cmp	r3, #0
 800575c:	d012      	beq.n	8005784 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	3324      	adds	r3, #36	; 0x24
 8005762:	4618      	mov	r0, r3
 8005764:	f000 fd26 	bl	80061b4 <xTaskRemoveFromEventList>
 8005768:	4603      	mov	r3, r0
 800576a:	2b00      	cmp	r3, #0
 800576c:	d001      	beq.n	8005772 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800576e:	f000 fdf9 	bl	8006364 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005772:	7bfb      	ldrb	r3, [r7, #15]
 8005774:	3b01      	subs	r3, #1
 8005776:	b2db      	uxtb	r3, r3
 8005778:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800577a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800577e:	2b00      	cmp	r3, #0
 8005780:	dce9      	bgt.n	8005756 <prvUnlockQueue+0x16>
 8005782:	e000      	b.n	8005786 <prvUnlockQueue+0x46>
					break;
 8005784:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	22ff      	movs	r2, #255	; 0xff
 800578a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800578e:	f001 fc21 	bl	8006fd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005792:	f001 fbf1 	bl	8006f78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800579c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800579e:	e011      	b.n	80057c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	691b      	ldr	r3, [r3, #16]
 80057a4:	2b00      	cmp	r3, #0
 80057a6:	d012      	beq.n	80057ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	3310      	adds	r3, #16
 80057ac:	4618      	mov	r0, r3
 80057ae:	f000 fd01 	bl	80061b4 <xTaskRemoveFromEventList>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d001      	beq.n	80057bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80057b8:	f000 fdd4 	bl	8006364 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80057bc:	7bbb      	ldrb	r3, [r7, #14]
 80057be:	3b01      	subs	r3, #1
 80057c0:	b2db      	uxtb	r3, r3
 80057c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80057c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	dce9      	bgt.n	80057a0 <prvUnlockQueue+0x60>
 80057cc:	e000      	b.n	80057d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80057ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	22ff      	movs	r2, #255	; 0xff
 80057d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 80057d8:	f001 fbfc 	bl	8006fd4 <vPortExitCritical>
}
 80057dc:	bf00      	nop
 80057de:	3710      	adds	r7, #16
 80057e0:	46bd      	mov	sp, r7
 80057e2:	bd80      	pop	{r7, pc}

080057e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80057e4:	b580      	push	{r7, lr}
 80057e6:	b084      	sub	sp, #16
 80057e8:	af00      	add	r7, sp, #0
 80057ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80057ec:	f001 fbc4 	bl	8006f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	d102      	bne.n	80057fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80057f8:	2301      	movs	r3, #1
 80057fa:	60fb      	str	r3, [r7, #12]
 80057fc:	e001      	b.n	8005802 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80057fe:	2300      	movs	r3, #0
 8005800:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005802:	f001 fbe7 	bl	8006fd4 <vPortExitCritical>

	return xReturn;
 8005806:	68fb      	ldr	r3, [r7, #12]
}
 8005808:	4618      	mov	r0, r3
 800580a:	3710      	adds	r7, #16
 800580c:	46bd      	mov	sp, r7
 800580e:	bd80      	pop	{r7, pc}

08005810 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005810:	b580      	push	{r7, lr}
 8005812:	b084      	sub	sp, #16
 8005814:	af00      	add	r7, sp, #0
 8005816:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005818:	f001 fbae 	bl	8006f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005824:	429a      	cmp	r2, r3
 8005826:	d102      	bne.n	800582e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005828:	2301      	movs	r3, #1
 800582a:	60fb      	str	r3, [r7, #12]
 800582c:	e001      	b.n	8005832 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800582e:	2300      	movs	r3, #0
 8005830:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005832:	f001 fbcf 	bl	8006fd4 <vPortExitCritical>

	return xReturn;
 8005836:	68fb      	ldr	r3, [r7, #12]
}
 8005838:	4618      	mov	r0, r3
 800583a:	3710      	adds	r7, #16
 800583c:	46bd      	mov	sp, r7
 800583e:	bd80      	pop	{r7, pc}

08005840 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005840:	b480      	push	{r7}
 8005842:	b085      	sub	sp, #20
 8005844:	af00      	add	r7, sp, #0
 8005846:	6078      	str	r0, [r7, #4]
 8005848:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800584a:	2300      	movs	r3, #0
 800584c:	60fb      	str	r3, [r7, #12]
 800584e:	e014      	b.n	800587a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005850:	4a0e      	ldr	r2, [pc, #56]	; (800588c <vQueueAddToRegistry+0x4c>)
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005858:	2b00      	cmp	r3, #0
 800585a:	d10b      	bne.n	8005874 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800585c:	490b      	ldr	r1, [pc, #44]	; (800588c <vQueueAddToRegistry+0x4c>)
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	683a      	ldr	r2, [r7, #0]
 8005862:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005866:	4a09      	ldr	r2, [pc, #36]	; (800588c <vQueueAddToRegistry+0x4c>)
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	4413      	add	r3, r2
 800586e:	687a      	ldr	r2, [r7, #4]
 8005870:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005872:	e005      	b.n	8005880 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	3301      	adds	r3, #1
 8005878:	60fb      	str	r3, [r7, #12]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	2b07      	cmp	r3, #7
 800587e:	d9e7      	bls.n	8005850 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005880:	bf00      	nop
 8005882:	3714      	adds	r7, #20
 8005884:	46bd      	mov	sp, r7
 8005886:	bc80      	pop	{r7}
 8005888:	4770      	bx	lr
 800588a:	bf00      	nop
 800588c:	20001c18 	.word	0x20001c18

08005890 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005890:	b580      	push	{r7, lr}
 8005892:	b086      	sub	sp, #24
 8005894:	af00      	add	r7, sp, #0
 8005896:	60f8      	str	r0, [r7, #12]
 8005898:	60b9      	str	r1, [r7, #8]
 800589a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80058a0:	f001 fb6a 	bl	8006f78 <vPortEnterCritical>
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80058aa:	b25b      	sxtb	r3, r3
 80058ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058b0:	d103      	bne.n	80058ba <vQueueWaitForMessageRestricted+0x2a>
 80058b2:	697b      	ldr	r3, [r7, #20]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80058c0:	b25b      	sxtb	r3, r3
 80058c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c6:	d103      	bne.n	80058d0 <vQueueWaitForMessageRestricted+0x40>
 80058c8:	697b      	ldr	r3, [r7, #20]
 80058ca:	2200      	movs	r2, #0
 80058cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058d0:	f001 fb80 	bl	8006fd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80058d4:	697b      	ldr	r3, [r7, #20]
 80058d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d106      	bne.n	80058ea <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	3324      	adds	r3, #36	; 0x24
 80058e0:	687a      	ldr	r2, [r7, #4]
 80058e2:	68b9      	ldr	r1, [r7, #8]
 80058e4:	4618      	mov	r0, r3
 80058e6:	f000 fc3b 	bl	8006160 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80058ea:	6978      	ldr	r0, [r7, #20]
 80058ec:	f7ff ff28 	bl	8005740 <prvUnlockQueue>
	}
 80058f0:	bf00      	nop
 80058f2:	3718      	adds	r7, #24
 80058f4:	46bd      	mov	sp, r7
 80058f6:	bd80      	pop	{r7, pc}

080058f8 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b08e      	sub	sp, #56	; 0x38
 80058fc:	af04      	add	r7, sp, #16
 80058fe:	60f8      	str	r0, [r7, #12]
 8005900:	60b9      	str	r1, [r7, #8]
 8005902:	607a      	str	r2, [r7, #4]
 8005904:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005906:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005908:	2b00      	cmp	r3, #0
 800590a:	d109      	bne.n	8005920 <xTaskCreateStatic+0x28>
 800590c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005910:	f383 8811 	msr	BASEPRI, r3
 8005914:	f3bf 8f6f 	isb	sy
 8005918:	f3bf 8f4f 	dsb	sy
 800591c:	623b      	str	r3, [r7, #32]
 800591e:	e7fe      	b.n	800591e <xTaskCreateStatic+0x26>
		configASSERT( pxTaskBuffer != NULL );
 8005920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005922:	2b00      	cmp	r3, #0
 8005924:	d109      	bne.n	800593a <xTaskCreateStatic+0x42>
 8005926:	f04f 0350 	mov.w	r3, #80	; 0x50
 800592a:	f383 8811 	msr	BASEPRI, r3
 800592e:	f3bf 8f6f 	isb	sy
 8005932:	f3bf 8f4f 	dsb	sy
 8005936:	61fb      	str	r3, [r7, #28]
 8005938:	e7fe      	b.n	8005938 <xTaskCreateStatic+0x40>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800593a:	235c      	movs	r3, #92	; 0x5c
 800593c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	2b5c      	cmp	r3, #92	; 0x5c
 8005942:	d009      	beq.n	8005958 <xTaskCreateStatic+0x60>
 8005944:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005948:	f383 8811 	msr	BASEPRI, r3
 800594c:	f3bf 8f6f 	isb	sy
 8005950:	f3bf 8f4f 	dsb	sy
 8005954:	61bb      	str	r3, [r7, #24]
 8005956:	e7fe      	b.n	8005956 <xTaskCreateStatic+0x5e>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005958:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800595a:	2b00      	cmp	r3, #0
 800595c:	d01e      	beq.n	800599c <xTaskCreateStatic+0xa4>
 800595e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005960:	2b00      	cmp	r3, #0
 8005962:	d01b      	beq.n	800599c <xTaskCreateStatic+0xa4>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005964:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005966:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800596c:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800596e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005970:	2202      	movs	r2, #2
 8005972:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005976:	2300      	movs	r3, #0
 8005978:	9303      	str	r3, [sp, #12]
 800597a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800597c:	9302      	str	r3, [sp, #8]
 800597e:	f107 0314 	add.w	r3, r7, #20
 8005982:	9301      	str	r3, [sp, #4]
 8005984:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005986:	9300      	str	r3, [sp, #0]
 8005988:	683b      	ldr	r3, [r7, #0]
 800598a:	687a      	ldr	r2, [r7, #4]
 800598c:	68b9      	ldr	r1, [r7, #8]
 800598e:	68f8      	ldr	r0, [r7, #12]
 8005990:	f000 f850 	bl	8005a34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005994:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005996:	f000 f8d3 	bl	8005b40 <prvAddNewTaskToReadyList>
 800599a:	e001      	b.n	80059a0 <xTaskCreateStatic+0xa8>
		}
		else
		{
			xReturn = NULL;
 800599c:	2300      	movs	r3, #0
 800599e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80059a0:	697b      	ldr	r3, [r7, #20]
	}
 80059a2:	4618      	mov	r0, r3
 80059a4:	3728      	adds	r7, #40	; 0x28
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bd80      	pop	{r7, pc}

080059aa <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80059aa:	b580      	push	{r7, lr}
 80059ac:	b08c      	sub	sp, #48	; 0x30
 80059ae:	af04      	add	r7, sp, #16
 80059b0:	60f8      	str	r0, [r7, #12]
 80059b2:	60b9      	str	r1, [r7, #8]
 80059b4:	603b      	str	r3, [r7, #0]
 80059b6:	4613      	mov	r3, r2
 80059b8:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80059ba:	88fb      	ldrh	r3, [r7, #6]
 80059bc:	009b      	lsls	r3, r3, #2
 80059be:	4618      	mov	r0, r3
 80059c0:	f001 fbd0 	bl	8007164 <pvPortMalloc>
 80059c4:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d00e      	beq.n	80059ea <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 80059cc:	205c      	movs	r0, #92	; 0x5c
 80059ce:	f001 fbc9 	bl	8007164 <pvPortMalloc>
 80059d2:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80059d4:	69fb      	ldr	r3, [r7, #28]
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d003      	beq.n	80059e2 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80059da:	69fb      	ldr	r3, [r7, #28]
 80059dc:	697a      	ldr	r2, [r7, #20]
 80059de:	631a      	str	r2, [r3, #48]	; 0x30
 80059e0:	e005      	b.n	80059ee <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80059e2:	6978      	ldr	r0, [r7, #20]
 80059e4:	f001 fc80 	bl	80072e8 <vPortFree>
 80059e8:	e001      	b.n	80059ee <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80059ea:	2300      	movs	r3, #0
 80059ec:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80059ee:	69fb      	ldr	r3, [r7, #28]
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d017      	beq.n	8005a24 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80059f4:	69fb      	ldr	r3, [r7, #28]
 80059f6:	2200      	movs	r2, #0
 80059f8:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80059fc:	88fa      	ldrh	r2, [r7, #6]
 80059fe:	2300      	movs	r3, #0
 8005a00:	9303      	str	r3, [sp, #12]
 8005a02:	69fb      	ldr	r3, [r7, #28]
 8005a04:	9302      	str	r3, [sp, #8]
 8005a06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a08:	9301      	str	r3, [sp, #4]
 8005a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a0c:	9300      	str	r3, [sp, #0]
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	68b9      	ldr	r1, [r7, #8]
 8005a12:	68f8      	ldr	r0, [r7, #12]
 8005a14:	f000 f80e 	bl	8005a34 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a18:	69f8      	ldr	r0, [r7, #28]
 8005a1a:	f000 f891 	bl	8005b40 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	61bb      	str	r3, [r7, #24]
 8005a22:	e002      	b.n	8005a2a <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005a24:	f04f 33ff 	mov.w	r3, #4294967295
 8005a28:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005a2a:	69bb      	ldr	r3, [r7, #24]
	}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3720      	adds	r7, #32
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b088      	sub	sp, #32
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	607a      	str	r2, [r7, #4]
 8005a40:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005a42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a44:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	009b      	lsls	r3, r3, #2
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	21a5      	movs	r1, #165	; 0xa5
 8005a4e:	f001 fda2 	bl	8007596 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005a52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005a5c:	3b01      	subs	r3, #1
 8005a5e:	009b      	lsls	r3, r3, #2
 8005a60:	4413      	add	r3, r2
 8005a62:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005a64:	69bb      	ldr	r3, [r7, #24]
 8005a66:	f023 0307 	bic.w	r3, r3, #7
 8005a6a:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005a6c:	69bb      	ldr	r3, [r7, #24]
 8005a6e:	f003 0307 	and.w	r3, r3, #7
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d009      	beq.n	8005a8a <prvInitialiseNewTask+0x56>
 8005a76:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005a7a:	f383 8811 	msr	BASEPRI, r3
 8005a7e:	f3bf 8f6f 	isb	sy
 8005a82:	f3bf 8f4f 	dsb	sy
 8005a86:	617b      	str	r3, [r7, #20]
 8005a88:	e7fe      	b.n	8005a88 <prvInitialiseNewTask+0x54>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005a8a:	2300      	movs	r3, #0
 8005a8c:	61fb      	str	r3, [r7, #28]
 8005a8e:	e012      	b.n	8005ab6 <prvInitialiseNewTask+0x82>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005a90:	68ba      	ldr	r2, [r7, #8]
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	4413      	add	r3, r2
 8005a96:	7819      	ldrb	r1, [r3, #0]
 8005a98:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	4413      	add	r3, r2
 8005a9e:	3334      	adds	r3, #52	; 0x34
 8005aa0:	460a      	mov	r2, r1
 8005aa2:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005aa4:	68ba      	ldr	r2, [r7, #8]
 8005aa6:	69fb      	ldr	r3, [r7, #28]
 8005aa8:	4413      	add	r3, r2
 8005aaa:	781b      	ldrb	r3, [r3, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d006      	beq.n	8005abe <prvInitialiseNewTask+0x8a>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	3301      	adds	r3, #1
 8005ab4:	61fb      	str	r3, [r7, #28]
 8005ab6:	69fb      	ldr	r3, [r7, #28]
 8005ab8:	2b0f      	cmp	r3, #15
 8005aba:	d9e9      	bls.n	8005a90 <prvInitialiseNewTask+0x5c>
 8005abc:	e000      	b.n	8005ac0 <prvInitialiseNewTask+0x8c>
		{
			break;
 8005abe:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005ac0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005ac8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aca:	2b37      	cmp	r3, #55	; 0x37
 8005acc:	d901      	bls.n	8005ad2 <prvInitialiseNewTask+0x9e>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005ace:	2337      	movs	r3, #55	; 0x37
 8005ad0:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ad6:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005ad8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ada:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005adc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ae6:	3304      	adds	r3, #4
 8005ae8:	4618      	mov	r0, r3
 8005aea:	f7ff f964 	bl	8004db6 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005aee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005af0:	3318      	adds	r3, #24
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff f95f 	bl	8004db6 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005af8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005afa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005afc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005afe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b00:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b06:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b0c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b0e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b10:	2200      	movs	r2, #0
 8005b12:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b16:	2200      	movs	r2, #0
 8005b18:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005b1c:	683a      	ldr	r2, [r7, #0]
 8005b1e:	68f9      	ldr	r1, [r7, #12]
 8005b20:	69b8      	ldr	r0, [r7, #24]
 8005b22:	f001 f93b 	bl	8006d9c <pxPortInitialiseStack>
 8005b26:	4602      	mov	r2, r0
 8005b28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b2a:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005b2c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d002      	beq.n	8005b38 <prvInitialiseNewTask+0x104>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b36:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005b38:	bf00      	nop
 8005b3a:	3720      	adds	r7, #32
 8005b3c:	46bd      	mov	sp, r7
 8005b3e:	bd80      	pop	{r7, pc}

08005b40 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005b48:	f001 fa16 	bl	8006f78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005b4c:	4b2d      	ldr	r3, [pc, #180]	; (8005c04 <prvAddNewTaskToReadyList+0xc4>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	3301      	adds	r3, #1
 8005b52:	4a2c      	ldr	r2, [pc, #176]	; (8005c04 <prvAddNewTaskToReadyList+0xc4>)
 8005b54:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005b56:	4b2c      	ldr	r3, [pc, #176]	; (8005c08 <prvAddNewTaskToReadyList+0xc8>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d109      	bne.n	8005b72 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005b5e:	4a2a      	ldr	r2, [pc, #168]	; (8005c08 <prvAddNewTaskToReadyList+0xc8>)
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005b64:	4b27      	ldr	r3, [pc, #156]	; (8005c04 <prvAddNewTaskToReadyList+0xc4>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	2b01      	cmp	r3, #1
 8005b6a:	d110      	bne.n	8005b8e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005b6c:	f000 fc1e 	bl	80063ac <prvInitialiseTaskLists>
 8005b70:	e00d      	b.n	8005b8e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005b72:	4b26      	ldr	r3, [pc, #152]	; (8005c0c <prvAddNewTaskToReadyList+0xcc>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d109      	bne.n	8005b8e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005b7a:	4b23      	ldr	r3, [pc, #140]	; (8005c08 <prvAddNewTaskToReadyList+0xc8>)
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b84:	429a      	cmp	r2, r3
 8005b86:	d802      	bhi.n	8005b8e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005b88:	4a1f      	ldr	r2, [pc, #124]	; (8005c08 <prvAddNewTaskToReadyList+0xc8>)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005b8e:	4b20      	ldr	r3, [pc, #128]	; (8005c10 <prvAddNewTaskToReadyList+0xd0>)
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	3301      	adds	r3, #1
 8005b94:	4a1e      	ldr	r2, [pc, #120]	; (8005c10 <prvAddNewTaskToReadyList+0xd0>)
 8005b96:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005b98:	4b1d      	ldr	r3, [pc, #116]	; (8005c10 <prvAddNewTaskToReadyList+0xd0>)
 8005b9a:	681a      	ldr	r2, [r3, #0]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ba4:	4b1b      	ldr	r3, [pc, #108]	; (8005c14 <prvAddNewTaskToReadyList+0xd4>)
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d903      	bls.n	8005bb4 <prvAddNewTaskToReadyList+0x74>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005bb0:	4a18      	ldr	r2, [pc, #96]	; (8005c14 <prvAddNewTaskToReadyList+0xd4>)
 8005bb2:	6013      	str	r3, [r2, #0]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005bb8:	4613      	mov	r3, r2
 8005bba:	009b      	lsls	r3, r3, #2
 8005bbc:	4413      	add	r3, r2
 8005bbe:	009b      	lsls	r3, r3, #2
 8005bc0:	4a15      	ldr	r2, [pc, #84]	; (8005c18 <prvAddNewTaskToReadyList+0xd8>)
 8005bc2:	441a      	add	r2, r3
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	3304      	adds	r3, #4
 8005bc8:	4619      	mov	r1, r3
 8005bca:	4610      	mov	r0, r2
 8005bcc:	f7ff f8ff 	bl	8004dce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005bd0:	f001 fa00 	bl	8006fd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005bd4:	4b0d      	ldr	r3, [pc, #52]	; (8005c0c <prvAddNewTaskToReadyList+0xcc>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00e      	beq.n	8005bfa <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005bdc:	4b0a      	ldr	r3, [pc, #40]	; (8005c08 <prvAddNewTaskToReadyList+0xc8>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d207      	bcs.n	8005bfa <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005bea:	4b0c      	ldr	r3, [pc, #48]	; (8005c1c <prvAddNewTaskToReadyList+0xdc>)
 8005bec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005bf0:	601a      	str	r2, [r3, #0]
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bfa:	bf00      	nop
 8005bfc:	3708      	adds	r7, #8
 8005bfe:	46bd      	mov	sp, r7
 8005c00:	bd80      	pop	{r7, pc}
 8005c02:	bf00      	nop
 8005c04:	20000c8c 	.word	0x20000c8c
 8005c08:	200007b8 	.word	0x200007b8
 8005c0c:	20000c98 	.word	0x20000c98
 8005c10:	20000ca8 	.word	0x20000ca8
 8005c14:	20000c94 	.word	0x20000c94
 8005c18:	200007bc 	.word	0x200007bc
 8005c1c:	e000ed04 	.word	0xe000ed04

08005c20 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005c20:	b580      	push	{r7, lr}
 8005c22:	b084      	sub	sp, #16
 8005c24:	af00      	add	r7, sp, #0
 8005c26:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005c28:	2300      	movs	r3, #0
 8005c2a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d016      	beq.n	8005c60 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005c32:	4b13      	ldr	r3, [pc, #76]	; (8005c80 <vTaskDelay+0x60>)
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d009      	beq.n	8005c4e <vTaskDelay+0x2e>
 8005c3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005c3e:	f383 8811 	msr	BASEPRI, r3
 8005c42:	f3bf 8f6f 	isb	sy
 8005c46:	f3bf 8f4f 	dsb	sy
 8005c4a:	60bb      	str	r3, [r7, #8]
 8005c4c:	e7fe      	b.n	8005c4c <vTaskDelay+0x2c>
			vTaskSuspendAll();
 8005c4e:	f000 f87f 	bl	8005d50 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005c52:	2100      	movs	r1, #0
 8005c54:	6878      	ldr	r0, [r7, #4]
 8005c56:	f000 fcf1 	bl	800663c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005c5a:	f000 f887 	bl	8005d6c <xTaskResumeAll>
 8005c5e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d107      	bne.n	8005c76 <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8005c66:	4b07      	ldr	r3, [pc, #28]	; (8005c84 <vTaskDelay+0x64>)
 8005c68:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c6c:	601a      	str	r2, [r3, #0]
 8005c6e:	f3bf 8f4f 	dsb	sy
 8005c72:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005c76:	bf00      	nop
 8005c78:	3710      	adds	r7, #16
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
 8005c7e:	bf00      	nop
 8005c80:	20000cb4 	.word	0x20000cb4
 8005c84:	e000ed04 	.word	0xe000ed04

08005c88 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b08a      	sub	sp, #40	; 0x28
 8005c8c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005c92:	2300      	movs	r3, #0
 8005c94:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005c96:	463a      	mov	r2, r7
 8005c98:	1d39      	adds	r1, r7, #4
 8005c9a:	f107 0308 	add.w	r3, r7, #8
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f7ff f81e 	bl	8004ce0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005ca4:	6839      	ldr	r1, [r7, #0]
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	9202      	str	r2, [sp, #8]
 8005cac:	9301      	str	r3, [sp, #4]
 8005cae:	2300      	movs	r3, #0
 8005cb0:	9300      	str	r3, [sp, #0]
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	460a      	mov	r2, r1
 8005cb6:	4920      	ldr	r1, [pc, #128]	; (8005d38 <vTaskStartScheduler+0xb0>)
 8005cb8:	4820      	ldr	r0, [pc, #128]	; (8005d3c <vTaskStartScheduler+0xb4>)
 8005cba:	f7ff fe1d 	bl	80058f8 <xTaskCreateStatic>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	4b1f      	ldr	r3, [pc, #124]	; (8005d40 <vTaskStartScheduler+0xb8>)
 8005cc2:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005cc4:	4b1e      	ldr	r3, [pc, #120]	; (8005d40 <vTaskStartScheduler+0xb8>)
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d002      	beq.n	8005cd2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005ccc:	2301      	movs	r3, #1
 8005cce:	617b      	str	r3, [r7, #20]
 8005cd0:	e001      	b.n	8005cd6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005cd6:	697b      	ldr	r3, [r7, #20]
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d102      	bne.n	8005ce2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005cdc:	f000 fd02 	bl	80066e4 <xTimerCreateTimerTask>
 8005ce0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ce2:	697b      	ldr	r3, [r7, #20]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d115      	bne.n	8005d14 <vTaskStartScheduler+0x8c>
 8005ce8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cec:	f383 8811 	msr	BASEPRI, r3
 8005cf0:	f3bf 8f6f 	isb	sy
 8005cf4:	f3bf 8f4f 	dsb	sy
 8005cf8:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005cfa:	4b12      	ldr	r3, [pc, #72]	; (8005d44 <vTaskStartScheduler+0xbc>)
 8005cfc:	f04f 32ff 	mov.w	r2, #4294967295
 8005d00:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d02:	4b11      	ldr	r3, [pc, #68]	; (8005d48 <vTaskStartScheduler+0xc0>)
 8005d04:	2201      	movs	r2, #1
 8005d06:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005d08:	4b10      	ldr	r3, [pc, #64]	; (8005d4c <vTaskStartScheduler+0xc4>)
 8005d0a:	2200      	movs	r2, #0
 8005d0c:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d0e:	f001 f8c3 	bl	8006e98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d12:	e00d      	b.n	8005d30 <vTaskStartScheduler+0xa8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005d14:	697b      	ldr	r3, [r7, #20]
 8005d16:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d1a:	d109      	bne.n	8005d30 <vTaskStartScheduler+0xa8>
 8005d1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d20:	f383 8811 	msr	BASEPRI, r3
 8005d24:	f3bf 8f6f 	isb	sy
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	60fb      	str	r3, [r7, #12]
 8005d2e:	e7fe      	b.n	8005d2e <vTaskStartScheduler+0xa6>
}
 8005d30:	bf00      	nop
 8005d32:	3718      	adds	r7, #24
 8005d34:	46bd      	mov	sp, r7
 8005d36:	bd80      	pop	{r7, pc}
 8005d38:	08007948 	.word	0x08007948
 8005d3c:	0800637d 	.word	0x0800637d
 8005d40:	20000cb0 	.word	0x20000cb0
 8005d44:	20000cac 	.word	0x20000cac
 8005d48:	20000c98 	.word	0x20000c98
 8005d4c:	20000c90 	.word	0x20000c90

08005d50 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005d50:	b480      	push	{r7}
 8005d52:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005d54:	4b04      	ldr	r3, [pc, #16]	; (8005d68 <vTaskSuspendAll+0x18>)
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	3301      	adds	r3, #1
 8005d5a:	4a03      	ldr	r2, [pc, #12]	; (8005d68 <vTaskSuspendAll+0x18>)
 8005d5c:	6013      	str	r3, [r2, #0]
}
 8005d5e:	bf00      	nop
 8005d60:	46bd      	mov	sp, r7
 8005d62:	bc80      	pop	{r7}
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	20000cb4 	.word	0x20000cb4

08005d6c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005d72:	2300      	movs	r3, #0
 8005d74:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005d76:	2300      	movs	r3, #0
 8005d78:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005d7a:	4b41      	ldr	r3, [pc, #260]	; (8005e80 <xTaskResumeAll+0x114>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	d109      	bne.n	8005d96 <xTaskResumeAll+0x2a>
 8005d82:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d86:	f383 8811 	msr	BASEPRI, r3
 8005d8a:	f3bf 8f6f 	isb	sy
 8005d8e:	f3bf 8f4f 	dsb	sy
 8005d92:	603b      	str	r3, [r7, #0]
 8005d94:	e7fe      	b.n	8005d94 <xTaskResumeAll+0x28>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005d96:	f001 f8ef 	bl	8006f78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005d9a:	4b39      	ldr	r3, [pc, #228]	; (8005e80 <xTaskResumeAll+0x114>)
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	3b01      	subs	r3, #1
 8005da0:	4a37      	ldr	r2, [pc, #220]	; (8005e80 <xTaskResumeAll+0x114>)
 8005da2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005da4:	4b36      	ldr	r3, [pc, #216]	; (8005e80 <xTaskResumeAll+0x114>)
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d162      	bne.n	8005e72 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005dac:	4b35      	ldr	r3, [pc, #212]	; (8005e84 <xTaskResumeAll+0x118>)
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d05e      	beq.n	8005e72 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005db4:	e02f      	b.n	8005e16 <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005db6:	4b34      	ldr	r3, [pc, #208]	; (8005e88 <xTaskResumeAll+0x11c>)
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	3318      	adds	r3, #24
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	f7ff f85e 	bl	8004e84 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	3304      	adds	r3, #4
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f7ff f859 	bl	8004e84 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dd6:	4b2d      	ldr	r3, [pc, #180]	; (8005e8c <xTaskResumeAll+0x120>)
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d903      	bls.n	8005de6 <xTaskResumeAll+0x7a>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de2:	4a2a      	ldr	r2, [pc, #168]	; (8005e8c <xTaskResumeAll+0x120>)
 8005de4:	6013      	str	r3, [r2, #0]
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005dea:	4613      	mov	r3, r2
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	4413      	add	r3, r2
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	4a27      	ldr	r2, [pc, #156]	; (8005e90 <xTaskResumeAll+0x124>)
 8005df4:	441a      	add	r2, r3
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	3304      	adds	r3, #4
 8005dfa:	4619      	mov	r1, r3
 8005dfc:	4610      	mov	r0, r2
 8005dfe:	f7fe ffe6 	bl	8004dce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e02:	68fb      	ldr	r3, [r7, #12]
 8005e04:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e06:	4b23      	ldr	r3, [pc, #140]	; (8005e94 <xTaskResumeAll+0x128>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e0c:	429a      	cmp	r2, r3
 8005e0e:	d302      	bcc.n	8005e16 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8005e10:	4b21      	ldr	r3, [pc, #132]	; (8005e98 <xTaskResumeAll+0x12c>)
 8005e12:	2201      	movs	r2, #1
 8005e14:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e16:	4b1c      	ldr	r3, [pc, #112]	; (8005e88 <xTaskResumeAll+0x11c>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d1cb      	bne.n	8005db6 <xTaskResumeAll+0x4a>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d001      	beq.n	8005e28 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005e24:	f000 fb5c 	bl	80064e0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005e28:	4b1c      	ldr	r3, [pc, #112]	; (8005e9c <xTaskResumeAll+0x130>)
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d010      	beq.n	8005e56 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005e34:	f000 f856 	bl	8005ee4 <xTaskIncrementTick>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d002      	beq.n	8005e44 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8005e3e:	4b16      	ldr	r3, [pc, #88]	; (8005e98 <xTaskResumeAll+0x12c>)
 8005e40:	2201      	movs	r2, #1
 8005e42:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d1f1      	bne.n	8005e34 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8005e50:	4b12      	ldr	r3, [pc, #72]	; (8005e9c <xTaskResumeAll+0x130>)
 8005e52:	2200      	movs	r2, #0
 8005e54:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005e56:	4b10      	ldr	r3, [pc, #64]	; (8005e98 <xTaskResumeAll+0x12c>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d009      	beq.n	8005e72 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005e5e:	2301      	movs	r3, #1
 8005e60:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005e62:	4b0f      	ldr	r3, [pc, #60]	; (8005ea0 <xTaskResumeAll+0x134>)
 8005e64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005e68:	601a      	str	r2, [r3, #0]
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005e72:	f001 f8af 	bl	8006fd4 <vPortExitCritical>

	return xAlreadyYielded;
 8005e76:	68bb      	ldr	r3, [r7, #8]
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3710      	adds	r7, #16
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	bd80      	pop	{r7, pc}
 8005e80:	20000cb4 	.word	0x20000cb4
 8005e84:	20000c8c 	.word	0x20000c8c
 8005e88:	20000c4c 	.word	0x20000c4c
 8005e8c:	20000c94 	.word	0x20000c94
 8005e90:	200007bc 	.word	0x200007bc
 8005e94:	200007b8 	.word	0x200007b8
 8005e98:	20000ca0 	.word	0x20000ca0
 8005e9c:	20000c9c 	.word	0x20000c9c
 8005ea0:	e000ed04 	.word	0xe000ed04

08005ea4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b083      	sub	sp, #12
 8005ea8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005eaa:	4b04      	ldr	r3, [pc, #16]	; (8005ebc <xTaskGetTickCount+0x18>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005eb0:	687b      	ldr	r3, [r7, #4]
}
 8005eb2:	4618      	mov	r0, r3
 8005eb4:	370c      	adds	r7, #12
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bc80      	pop	{r7}
 8005eba:	4770      	bx	lr
 8005ebc:	20000c90 	.word	0x20000c90

08005ec0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b082      	sub	sp, #8
 8005ec4:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005ec6:	f001 f911 	bl	80070ec <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8005eca:	2300      	movs	r3, #0
 8005ecc:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8005ece:	4b04      	ldr	r3, [pc, #16]	; (8005ee0 <xTaskGetTickCountFromISR+0x20>)
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005ed4:	683b      	ldr	r3, [r7, #0]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3708      	adds	r7, #8
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	20000c90 	.word	0x20000c90

08005ee4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b086      	sub	sp, #24
 8005ee8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005eea:	2300      	movs	r3, #0
 8005eec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005eee:	4b51      	ldr	r3, [pc, #324]	; (8006034 <xTaskIncrementTick+0x150>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	f040 808d 	bne.w	8006012 <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005ef8:	4b4f      	ldr	r3, [pc, #316]	; (8006038 <xTaskIncrementTick+0x154>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	3301      	adds	r3, #1
 8005efe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f00:	4a4d      	ldr	r2, [pc, #308]	; (8006038 <xTaskIncrementTick+0x154>)
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f06:	693b      	ldr	r3, [r7, #16]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d11f      	bne.n	8005f4c <xTaskIncrementTick+0x68>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f0c:	4b4b      	ldr	r3, [pc, #300]	; (800603c <xTaskIncrementTick+0x158>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d009      	beq.n	8005f2a <xTaskIncrementTick+0x46>
 8005f16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f1a:	f383 8811 	msr	BASEPRI, r3
 8005f1e:	f3bf 8f6f 	isb	sy
 8005f22:	f3bf 8f4f 	dsb	sy
 8005f26:	603b      	str	r3, [r7, #0]
 8005f28:	e7fe      	b.n	8005f28 <xTaskIncrementTick+0x44>
 8005f2a:	4b44      	ldr	r3, [pc, #272]	; (800603c <xTaskIncrementTick+0x158>)
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	60fb      	str	r3, [r7, #12]
 8005f30:	4b43      	ldr	r3, [pc, #268]	; (8006040 <xTaskIncrementTick+0x15c>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a41      	ldr	r2, [pc, #260]	; (800603c <xTaskIncrementTick+0x158>)
 8005f36:	6013      	str	r3, [r2, #0]
 8005f38:	4a41      	ldr	r2, [pc, #260]	; (8006040 <xTaskIncrementTick+0x15c>)
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6013      	str	r3, [r2, #0]
 8005f3e:	4b41      	ldr	r3, [pc, #260]	; (8006044 <xTaskIncrementTick+0x160>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	3301      	adds	r3, #1
 8005f44:	4a3f      	ldr	r2, [pc, #252]	; (8006044 <xTaskIncrementTick+0x160>)
 8005f46:	6013      	str	r3, [r2, #0]
 8005f48:	f000 faca 	bl	80064e0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005f4c:	4b3e      	ldr	r3, [pc, #248]	; (8006048 <xTaskIncrementTick+0x164>)
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	693a      	ldr	r2, [r7, #16]
 8005f52:	429a      	cmp	r2, r3
 8005f54:	d34e      	bcc.n	8005ff4 <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005f56:	4b39      	ldr	r3, [pc, #228]	; (800603c <xTaskIncrementTick+0x158>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d101      	bne.n	8005f64 <xTaskIncrementTick+0x80>
 8005f60:	2301      	movs	r3, #1
 8005f62:	e000      	b.n	8005f66 <xTaskIncrementTick+0x82>
 8005f64:	2300      	movs	r3, #0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d004      	beq.n	8005f74 <xTaskIncrementTick+0x90>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005f6a:	4b37      	ldr	r3, [pc, #220]	; (8006048 <xTaskIncrementTick+0x164>)
 8005f6c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f70:	601a      	str	r2, [r3, #0]
					break;
 8005f72:	e03f      	b.n	8005ff4 <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005f74:	4b31      	ldr	r3, [pc, #196]	; (800603c <xTaskIncrementTick+0x158>)
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	68db      	ldr	r3, [r3, #12]
 8005f7a:	68db      	ldr	r3, [r3, #12]
 8005f7c:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005f7e:	68bb      	ldr	r3, [r7, #8]
 8005f80:	685b      	ldr	r3, [r3, #4]
 8005f82:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d203      	bcs.n	8005f94 <xTaskIncrementTick+0xb0>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005f8c:	4a2e      	ldr	r2, [pc, #184]	; (8006048 <xTaskIncrementTick+0x164>)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6013      	str	r3, [r2, #0]
						break;
 8005f92:	e02f      	b.n	8005ff4 <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f94:	68bb      	ldr	r3, [r7, #8]
 8005f96:	3304      	adds	r3, #4
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f7fe ff73 	bl	8004e84 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005f9e:	68bb      	ldr	r3, [r7, #8]
 8005fa0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d004      	beq.n	8005fb0 <xTaskIncrementTick+0xcc>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005fa6:	68bb      	ldr	r3, [r7, #8]
 8005fa8:	3318      	adds	r3, #24
 8005faa:	4618      	mov	r0, r3
 8005fac:	f7fe ff6a 	bl	8004e84 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fb4:	4b25      	ldr	r3, [pc, #148]	; (800604c <xTaskIncrementTick+0x168>)
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d903      	bls.n	8005fc4 <xTaskIncrementTick+0xe0>
 8005fbc:	68bb      	ldr	r3, [r7, #8]
 8005fbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc0:	4a22      	ldr	r2, [pc, #136]	; (800604c <xTaskIncrementTick+0x168>)
 8005fc2:	6013      	str	r3, [r2, #0]
 8005fc4:	68bb      	ldr	r3, [r7, #8]
 8005fc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc8:	4613      	mov	r3, r2
 8005fca:	009b      	lsls	r3, r3, #2
 8005fcc:	4413      	add	r3, r2
 8005fce:	009b      	lsls	r3, r3, #2
 8005fd0:	4a1f      	ldr	r2, [pc, #124]	; (8006050 <xTaskIncrementTick+0x16c>)
 8005fd2:	441a      	add	r2, r3
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	3304      	adds	r3, #4
 8005fd8:	4619      	mov	r1, r3
 8005fda:	4610      	mov	r0, r2
 8005fdc:	f7fe fef7 	bl	8004dce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005fe0:	68bb      	ldr	r3, [r7, #8]
 8005fe2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fe4:	4b1b      	ldr	r3, [pc, #108]	; (8006054 <xTaskIncrementTick+0x170>)
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fea:	429a      	cmp	r2, r3
 8005fec:	d3b3      	bcc.n	8005f56 <xTaskIncrementTick+0x72>
						{
							xSwitchRequired = pdTRUE;
 8005fee:	2301      	movs	r3, #1
 8005ff0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ff2:	e7b0      	b.n	8005f56 <xTaskIncrementTick+0x72>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005ff4:	4b17      	ldr	r3, [pc, #92]	; (8006054 <xTaskIncrementTick+0x170>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005ffa:	4915      	ldr	r1, [pc, #84]	; (8006050 <xTaskIncrementTick+0x16c>)
 8005ffc:	4613      	mov	r3, r2
 8005ffe:	009b      	lsls	r3, r3, #2
 8006000:	4413      	add	r3, r2
 8006002:	009b      	lsls	r3, r3, #2
 8006004:	440b      	add	r3, r1
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	2b01      	cmp	r3, #1
 800600a:	d907      	bls.n	800601c <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 800600c:	2301      	movs	r3, #1
 800600e:	617b      	str	r3, [r7, #20]
 8006010:	e004      	b.n	800601c <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8006012:	4b11      	ldr	r3, [pc, #68]	; (8006058 <xTaskIncrementTick+0x174>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	3301      	adds	r3, #1
 8006018:	4a0f      	ldr	r2, [pc, #60]	; (8006058 <xTaskIncrementTick+0x174>)
 800601a:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800601c:	4b0f      	ldr	r3, [pc, #60]	; (800605c <xTaskIncrementTick+0x178>)
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d001      	beq.n	8006028 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 8006024:	2301      	movs	r3, #1
 8006026:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8006028:	697b      	ldr	r3, [r7, #20]
}
 800602a:	4618      	mov	r0, r3
 800602c:	3718      	adds	r7, #24
 800602e:	46bd      	mov	sp, r7
 8006030:	bd80      	pop	{r7, pc}
 8006032:	bf00      	nop
 8006034:	20000cb4 	.word	0x20000cb4
 8006038:	20000c90 	.word	0x20000c90
 800603c:	20000c44 	.word	0x20000c44
 8006040:	20000c48 	.word	0x20000c48
 8006044:	20000ca4 	.word	0x20000ca4
 8006048:	20000cac 	.word	0x20000cac
 800604c:	20000c94 	.word	0x20000c94
 8006050:	200007bc 	.word	0x200007bc
 8006054:	200007b8 	.word	0x200007b8
 8006058:	20000c9c 	.word	0x20000c9c
 800605c:	20000ca0 	.word	0x20000ca0

08006060 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006060:	b480      	push	{r7}
 8006062:	b085      	sub	sp, #20
 8006064:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006066:	4b27      	ldr	r3, [pc, #156]	; (8006104 <vTaskSwitchContext+0xa4>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	2b00      	cmp	r3, #0
 800606c:	d003      	beq.n	8006076 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800606e:	4b26      	ldr	r3, [pc, #152]	; (8006108 <vTaskSwitchContext+0xa8>)
 8006070:	2201      	movs	r2, #1
 8006072:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006074:	e040      	b.n	80060f8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8006076:	4b24      	ldr	r3, [pc, #144]	; (8006108 <vTaskSwitchContext+0xa8>)
 8006078:	2200      	movs	r2, #0
 800607a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 800607c:	4b23      	ldr	r3, [pc, #140]	; (800610c <vTaskSwitchContext+0xac>)
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	60fb      	str	r3, [r7, #12]
 8006082:	e00f      	b.n	80060a4 <vTaskSwitchContext+0x44>
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	2b00      	cmp	r3, #0
 8006088:	d109      	bne.n	800609e <vTaskSwitchContext+0x3e>
 800608a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800608e:	f383 8811 	msr	BASEPRI, r3
 8006092:	f3bf 8f6f 	isb	sy
 8006096:	f3bf 8f4f 	dsb	sy
 800609a:	607b      	str	r3, [r7, #4]
 800609c:	e7fe      	b.n	800609c <vTaskSwitchContext+0x3c>
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	3b01      	subs	r3, #1
 80060a2:	60fb      	str	r3, [r7, #12]
 80060a4:	491a      	ldr	r1, [pc, #104]	; (8006110 <vTaskSwitchContext+0xb0>)
 80060a6:	68fa      	ldr	r2, [r7, #12]
 80060a8:	4613      	mov	r3, r2
 80060aa:	009b      	lsls	r3, r3, #2
 80060ac:	4413      	add	r3, r2
 80060ae:	009b      	lsls	r3, r3, #2
 80060b0:	440b      	add	r3, r1
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d0e5      	beq.n	8006084 <vTaskSwitchContext+0x24>
 80060b8:	68fa      	ldr	r2, [r7, #12]
 80060ba:	4613      	mov	r3, r2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	009b      	lsls	r3, r3, #2
 80060c2:	4a13      	ldr	r2, [pc, #76]	; (8006110 <vTaskSwitchContext+0xb0>)
 80060c4:	4413      	add	r3, r2
 80060c6:	60bb      	str	r3, [r7, #8]
 80060c8:	68bb      	ldr	r3, [r7, #8]
 80060ca:	685b      	ldr	r3, [r3, #4]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	605a      	str	r2, [r3, #4]
 80060d2:	68bb      	ldr	r3, [r7, #8]
 80060d4:	685a      	ldr	r2, [r3, #4]
 80060d6:	68bb      	ldr	r3, [r7, #8]
 80060d8:	3308      	adds	r3, #8
 80060da:	429a      	cmp	r2, r3
 80060dc:	d104      	bne.n	80060e8 <vTaskSwitchContext+0x88>
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	685b      	ldr	r3, [r3, #4]
 80060e2:	685a      	ldr	r2, [r3, #4]
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	605a      	str	r2, [r3, #4]
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	68db      	ldr	r3, [r3, #12]
 80060ee:	4a09      	ldr	r2, [pc, #36]	; (8006114 <vTaskSwitchContext+0xb4>)
 80060f0:	6013      	str	r3, [r2, #0]
 80060f2:	4a06      	ldr	r2, [pc, #24]	; (800610c <vTaskSwitchContext+0xac>)
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6013      	str	r3, [r2, #0]
}
 80060f8:	bf00      	nop
 80060fa:	3714      	adds	r7, #20
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bc80      	pop	{r7}
 8006100:	4770      	bx	lr
 8006102:	bf00      	nop
 8006104:	20000cb4 	.word	0x20000cb4
 8006108:	20000ca0 	.word	0x20000ca0
 800610c:	20000c94 	.word	0x20000c94
 8006110:	200007bc 	.word	0x200007bc
 8006114:	200007b8 	.word	0x200007b8

08006118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006118:	b580      	push	{r7, lr}
 800611a:	b084      	sub	sp, #16
 800611c:	af00      	add	r7, sp, #0
 800611e:	6078      	str	r0, [r7, #4]
 8006120:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2b00      	cmp	r3, #0
 8006126:	d109      	bne.n	800613c <vTaskPlaceOnEventList+0x24>
 8006128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800612c:	f383 8811 	msr	BASEPRI, r3
 8006130:	f3bf 8f6f 	isb	sy
 8006134:	f3bf 8f4f 	dsb	sy
 8006138:	60fb      	str	r3, [r7, #12]
 800613a:	e7fe      	b.n	800613a <vTaskPlaceOnEventList+0x22>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800613c:	4b07      	ldr	r3, [pc, #28]	; (800615c <vTaskPlaceOnEventList+0x44>)
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	3318      	adds	r3, #24
 8006142:	4619      	mov	r1, r3
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f7fe fe65 	bl	8004e14 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800614a:	2101      	movs	r1, #1
 800614c:	6838      	ldr	r0, [r7, #0]
 800614e:	f000 fa75 	bl	800663c <prvAddCurrentTaskToDelayedList>
}
 8006152:	bf00      	nop
 8006154:	3710      	adds	r7, #16
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	200007b8 	.word	0x200007b8

08006160 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006160:	b580      	push	{r7, lr}
 8006162:	b086      	sub	sp, #24
 8006164:	af00      	add	r7, sp, #0
 8006166:	60f8      	str	r0, [r7, #12]
 8006168:	60b9      	str	r1, [r7, #8]
 800616a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2b00      	cmp	r3, #0
 8006170:	d109      	bne.n	8006186 <vTaskPlaceOnEventListRestricted+0x26>
 8006172:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006176:	f383 8811 	msr	BASEPRI, r3
 800617a:	f3bf 8f6f 	isb	sy
 800617e:	f3bf 8f4f 	dsb	sy
 8006182:	617b      	str	r3, [r7, #20]
 8006184:	e7fe      	b.n	8006184 <vTaskPlaceOnEventListRestricted+0x24>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006186:	4b0a      	ldr	r3, [pc, #40]	; (80061b0 <vTaskPlaceOnEventListRestricted+0x50>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	3318      	adds	r3, #24
 800618c:	4619      	mov	r1, r3
 800618e:	68f8      	ldr	r0, [r7, #12]
 8006190:	f7fe fe1d 	bl	8004dce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2b00      	cmp	r3, #0
 8006198:	d002      	beq.n	80061a0 <vTaskPlaceOnEventListRestricted+0x40>
		{
			xTicksToWait = portMAX_DELAY;
 800619a:	f04f 33ff 	mov.w	r3, #4294967295
 800619e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80061a0:	6879      	ldr	r1, [r7, #4]
 80061a2:	68b8      	ldr	r0, [r7, #8]
 80061a4:	f000 fa4a 	bl	800663c <prvAddCurrentTaskToDelayedList>
	}
 80061a8:	bf00      	nop
 80061aa:	3718      	adds	r7, #24
 80061ac:	46bd      	mov	sp, r7
 80061ae:	bd80      	pop	{r7, pc}
 80061b0:	200007b8 	.word	0x200007b8

080061b4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80061b4:	b580      	push	{r7, lr}
 80061b6:	b086      	sub	sp, #24
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	68db      	ldr	r3, [r3, #12]
 80061c2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d109      	bne.n	80061de <xTaskRemoveFromEventList+0x2a>
 80061ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061ce:	f383 8811 	msr	BASEPRI, r3
 80061d2:	f3bf 8f6f 	isb	sy
 80061d6:	f3bf 8f4f 	dsb	sy
 80061da:	60fb      	str	r3, [r7, #12]
 80061dc:	e7fe      	b.n	80061dc <xTaskRemoveFromEventList+0x28>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	3318      	adds	r3, #24
 80061e2:	4618      	mov	r0, r3
 80061e4:	f7fe fe4e 	bl	8004e84 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061e8:	4b1d      	ldr	r3, [pc, #116]	; (8006260 <xTaskRemoveFromEventList+0xac>)
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d11d      	bne.n	800622c <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80061f0:	693b      	ldr	r3, [r7, #16]
 80061f2:	3304      	adds	r3, #4
 80061f4:	4618      	mov	r0, r3
 80061f6:	f7fe fe45 	bl	8004e84 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061fe:	4b19      	ldr	r3, [pc, #100]	; (8006264 <xTaskRemoveFromEventList+0xb0>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	429a      	cmp	r2, r3
 8006204:	d903      	bls.n	800620e <xTaskRemoveFromEventList+0x5a>
 8006206:	693b      	ldr	r3, [r7, #16]
 8006208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800620a:	4a16      	ldr	r2, [pc, #88]	; (8006264 <xTaskRemoveFromEventList+0xb0>)
 800620c:	6013      	str	r3, [r2, #0]
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006212:	4613      	mov	r3, r2
 8006214:	009b      	lsls	r3, r3, #2
 8006216:	4413      	add	r3, r2
 8006218:	009b      	lsls	r3, r3, #2
 800621a:	4a13      	ldr	r2, [pc, #76]	; (8006268 <xTaskRemoveFromEventList+0xb4>)
 800621c:	441a      	add	r2, r3
 800621e:	693b      	ldr	r3, [r7, #16]
 8006220:	3304      	adds	r3, #4
 8006222:	4619      	mov	r1, r3
 8006224:	4610      	mov	r0, r2
 8006226:	f7fe fdd2 	bl	8004dce <vListInsertEnd>
 800622a:	e005      	b.n	8006238 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800622c:	693b      	ldr	r3, [r7, #16]
 800622e:	3318      	adds	r3, #24
 8006230:	4619      	mov	r1, r3
 8006232:	480e      	ldr	r0, [pc, #56]	; (800626c <xTaskRemoveFromEventList+0xb8>)
 8006234:	f7fe fdcb 	bl	8004dce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006238:	693b      	ldr	r3, [r7, #16]
 800623a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800623c:	4b0c      	ldr	r3, [pc, #48]	; (8006270 <xTaskRemoveFromEventList+0xbc>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006242:	429a      	cmp	r2, r3
 8006244:	d905      	bls.n	8006252 <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006246:	2301      	movs	r3, #1
 8006248:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800624a:	4b0a      	ldr	r3, [pc, #40]	; (8006274 <xTaskRemoveFromEventList+0xc0>)
 800624c:	2201      	movs	r2, #1
 800624e:	601a      	str	r2, [r3, #0]
 8006250:	e001      	b.n	8006256 <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 8006252:	2300      	movs	r3, #0
 8006254:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 8006256:	697b      	ldr	r3, [r7, #20]
}
 8006258:	4618      	mov	r0, r3
 800625a:	3718      	adds	r7, #24
 800625c:	46bd      	mov	sp, r7
 800625e:	bd80      	pop	{r7, pc}
 8006260:	20000cb4 	.word	0x20000cb4
 8006264:	20000c94 	.word	0x20000c94
 8006268:	200007bc 	.word	0x200007bc
 800626c:	20000c4c 	.word	0x20000c4c
 8006270:	200007b8 	.word	0x200007b8
 8006274:	20000ca0 	.word	0x20000ca0

08006278 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006278:	b480      	push	{r7}
 800627a:	b083      	sub	sp, #12
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006280:	4b06      	ldr	r3, [pc, #24]	; (800629c <vTaskInternalSetTimeOutState+0x24>)
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006288:	4b05      	ldr	r3, [pc, #20]	; (80062a0 <vTaskInternalSetTimeOutState+0x28>)
 800628a:	681a      	ldr	r2, [r3, #0]
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	605a      	str	r2, [r3, #4]
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	bc80      	pop	{r7}
 8006298:	4770      	bx	lr
 800629a:	bf00      	nop
 800629c:	20000ca4 	.word	0x20000ca4
 80062a0:	20000c90 	.word	0x20000c90

080062a4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b088      	sub	sp, #32
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
 80062ac:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d109      	bne.n	80062c8 <xTaskCheckForTimeOut+0x24>
 80062b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b8:	f383 8811 	msr	BASEPRI, r3
 80062bc:	f3bf 8f6f 	isb	sy
 80062c0:	f3bf 8f4f 	dsb	sy
 80062c4:	613b      	str	r3, [r7, #16]
 80062c6:	e7fe      	b.n	80062c6 <xTaskCheckForTimeOut+0x22>
	configASSERT( pxTicksToWait );
 80062c8:	683b      	ldr	r3, [r7, #0]
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	d109      	bne.n	80062e2 <xTaskCheckForTimeOut+0x3e>
 80062ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062d2:	f383 8811 	msr	BASEPRI, r3
 80062d6:	f3bf 8f6f 	isb	sy
 80062da:	f3bf 8f4f 	dsb	sy
 80062de:	60fb      	str	r3, [r7, #12]
 80062e0:	e7fe      	b.n	80062e0 <xTaskCheckForTimeOut+0x3c>

	taskENTER_CRITICAL();
 80062e2:	f000 fe49 	bl	8006f78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80062e6:	4b1d      	ldr	r3, [pc, #116]	; (800635c <xTaskCheckForTimeOut+0xb8>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	685b      	ldr	r3, [r3, #4]
 80062f0:	69ba      	ldr	r2, [r7, #24]
 80062f2:	1ad3      	subs	r3, r2, r3
 80062f4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062fe:	d102      	bne.n	8006306 <xTaskCheckForTimeOut+0x62>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006300:	2300      	movs	r3, #0
 8006302:	61fb      	str	r3, [r7, #28]
 8006304:	e023      	b.n	800634e <xTaskCheckForTimeOut+0xaa>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681a      	ldr	r2, [r3, #0]
 800630a:	4b15      	ldr	r3, [pc, #84]	; (8006360 <xTaskCheckForTimeOut+0xbc>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	429a      	cmp	r2, r3
 8006310:	d007      	beq.n	8006322 <xTaskCheckForTimeOut+0x7e>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	685b      	ldr	r3, [r3, #4]
 8006316:	69ba      	ldr	r2, [r7, #24]
 8006318:	429a      	cmp	r2, r3
 800631a:	d302      	bcc.n	8006322 <xTaskCheckForTimeOut+0x7e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800631c:	2301      	movs	r3, #1
 800631e:	61fb      	str	r3, [r7, #28]
 8006320:	e015      	b.n	800634e <xTaskCheckForTimeOut+0xaa>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006322:	683b      	ldr	r3, [r7, #0]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	697a      	ldr	r2, [r7, #20]
 8006328:	429a      	cmp	r2, r3
 800632a:	d20b      	bcs.n	8006344 <xTaskCheckForTimeOut+0xa0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800632c:	683b      	ldr	r3, [r7, #0]
 800632e:	681a      	ldr	r2, [r3, #0]
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	1ad2      	subs	r2, r2, r3
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006338:	6878      	ldr	r0, [r7, #4]
 800633a:	f7ff ff9d 	bl	8006278 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800633e:	2300      	movs	r3, #0
 8006340:	61fb      	str	r3, [r7, #28]
 8006342:	e004      	b.n	800634e <xTaskCheckForTimeOut+0xaa>
		}
		else
		{
			*pxTicksToWait = 0;
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	2200      	movs	r2, #0
 8006348:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800634a:	2301      	movs	r3, #1
 800634c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800634e:	f000 fe41 	bl	8006fd4 <vPortExitCritical>

	return xReturn;
 8006352:	69fb      	ldr	r3, [r7, #28]
}
 8006354:	4618      	mov	r0, r3
 8006356:	3720      	adds	r7, #32
 8006358:	46bd      	mov	sp, r7
 800635a:	bd80      	pop	{r7, pc}
 800635c:	20000c90 	.word	0x20000c90
 8006360:	20000ca4 	.word	0x20000ca4

08006364 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006364:	b480      	push	{r7}
 8006366:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006368:	4b03      	ldr	r3, [pc, #12]	; (8006378 <vTaskMissedYield+0x14>)
 800636a:	2201      	movs	r2, #1
 800636c:	601a      	str	r2, [r3, #0]
}
 800636e:	bf00      	nop
 8006370:	46bd      	mov	sp, r7
 8006372:	bc80      	pop	{r7}
 8006374:	4770      	bx	lr
 8006376:	bf00      	nop
 8006378:	20000ca0 	.word	0x20000ca0

0800637c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b082      	sub	sp, #8
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006384:	f000 f852 	bl	800642c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006388:	4b06      	ldr	r3, [pc, #24]	; (80063a4 <prvIdleTask+0x28>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d9f9      	bls.n	8006384 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006390:	4b05      	ldr	r3, [pc, #20]	; (80063a8 <prvIdleTask+0x2c>)
 8006392:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006396:	601a      	str	r2, [r3, #0]
 8006398:	f3bf 8f4f 	dsb	sy
 800639c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80063a0:	e7f0      	b.n	8006384 <prvIdleTask+0x8>
 80063a2:	bf00      	nop
 80063a4:	200007bc 	.word	0x200007bc
 80063a8:	e000ed04 	.word	0xe000ed04

080063ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80063ac:	b580      	push	{r7, lr}
 80063ae:	b082      	sub	sp, #8
 80063b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063b2:	2300      	movs	r3, #0
 80063b4:	607b      	str	r3, [r7, #4]
 80063b6:	e00c      	b.n	80063d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80063b8:	687a      	ldr	r2, [r7, #4]
 80063ba:	4613      	mov	r3, r2
 80063bc:	009b      	lsls	r3, r3, #2
 80063be:	4413      	add	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	4a12      	ldr	r2, [pc, #72]	; (800640c <prvInitialiseTaskLists+0x60>)
 80063c4:	4413      	add	r3, r2
 80063c6:	4618      	mov	r0, r3
 80063c8:	f7fe fcd6 	bl	8004d78 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3301      	adds	r3, #1
 80063d0:	607b      	str	r3, [r7, #4]
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2b37      	cmp	r3, #55	; 0x37
 80063d6:	d9ef      	bls.n	80063b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80063d8:	480d      	ldr	r0, [pc, #52]	; (8006410 <prvInitialiseTaskLists+0x64>)
 80063da:	f7fe fccd 	bl	8004d78 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80063de:	480d      	ldr	r0, [pc, #52]	; (8006414 <prvInitialiseTaskLists+0x68>)
 80063e0:	f7fe fcca 	bl	8004d78 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80063e4:	480c      	ldr	r0, [pc, #48]	; (8006418 <prvInitialiseTaskLists+0x6c>)
 80063e6:	f7fe fcc7 	bl	8004d78 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80063ea:	480c      	ldr	r0, [pc, #48]	; (800641c <prvInitialiseTaskLists+0x70>)
 80063ec:	f7fe fcc4 	bl	8004d78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80063f0:	480b      	ldr	r0, [pc, #44]	; (8006420 <prvInitialiseTaskLists+0x74>)
 80063f2:	f7fe fcc1 	bl	8004d78 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80063f6:	4b0b      	ldr	r3, [pc, #44]	; (8006424 <prvInitialiseTaskLists+0x78>)
 80063f8:	4a05      	ldr	r2, [pc, #20]	; (8006410 <prvInitialiseTaskLists+0x64>)
 80063fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80063fc:	4b0a      	ldr	r3, [pc, #40]	; (8006428 <prvInitialiseTaskLists+0x7c>)
 80063fe:	4a05      	ldr	r2, [pc, #20]	; (8006414 <prvInitialiseTaskLists+0x68>)
 8006400:	601a      	str	r2, [r3, #0]
}
 8006402:	bf00      	nop
 8006404:	3708      	adds	r7, #8
 8006406:	46bd      	mov	sp, r7
 8006408:	bd80      	pop	{r7, pc}
 800640a:	bf00      	nop
 800640c:	200007bc 	.word	0x200007bc
 8006410:	20000c1c 	.word	0x20000c1c
 8006414:	20000c30 	.word	0x20000c30
 8006418:	20000c4c 	.word	0x20000c4c
 800641c:	20000c60 	.word	0x20000c60
 8006420:	20000c78 	.word	0x20000c78
 8006424:	20000c44 	.word	0x20000c44
 8006428:	20000c48 	.word	0x20000c48

0800642c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800642c:	b580      	push	{r7, lr}
 800642e:	b082      	sub	sp, #8
 8006430:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006432:	e019      	b.n	8006468 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006434:	f000 fda0 	bl	8006f78 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006438:	4b0f      	ldr	r3, [pc, #60]	; (8006478 <prvCheckTasksWaitingTermination+0x4c>)
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	68db      	ldr	r3, [r3, #12]
 800643e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	3304      	adds	r3, #4
 8006444:	4618      	mov	r0, r3
 8006446:	f7fe fd1d 	bl	8004e84 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800644a:	4b0c      	ldr	r3, [pc, #48]	; (800647c <prvCheckTasksWaitingTermination+0x50>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	3b01      	subs	r3, #1
 8006450:	4a0a      	ldr	r2, [pc, #40]	; (800647c <prvCheckTasksWaitingTermination+0x50>)
 8006452:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006454:	4b0a      	ldr	r3, [pc, #40]	; (8006480 <prvCheckTasksWaitingTermination+0x54>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	3b01      	subs	r3, #1
 800645a:	4a09      	ldr	r2, [pc, #36]	; (8006480 <prvCheckTasksWaitingTermination+0x54>)
 800645c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800645e:	f000 fdb9 	bl	8006fd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006462:	6878      	ldr	r0, [r7, #4]
 8006464:	f000 f80e 	bl	8006484 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006468:	4b05      	ldr	r3, [pc, #20]	; (8006480 <prvCheckTasksWaitingTermination+0x54>)
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	2b00      	cmp	r3, #0
 800646e:	d1e1      	bne.n	8006434 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006470:	bf00      	nop
 8006472:	3708      	adds	r7, #8
 8006474:	46bd      	mov	sp, r7
 8006476:	bd80      	pop	{r7, pc}
 8006478:	20000c60 	.word	0x20000c60
 800647c:	20000c8c 	.word	0x20000c8c
 8006480:	20000c74 	.word	0x20000c74

08006484 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006484:	b580      	push	{r7, lr}
 8006486:	b084      	sub	sp, #16
 8006488:	af00      	add	r7, sp, #0
 800648a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006492:	2b00      	cmp	r3, #0
 8006494:	d108      	bne.n	80064a8 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649a:	4618      	mov	r0, r3
 800649c:	f000 ff24 	bl	80072e8 <vPortFree>
				vPortFree( pxTCB );
 80064a0:	6878      	ldr	r0, [r7, #4]
 80064a2:	f000 ff21 	bl	80072e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80064a6:	e017      	b.n	80064d8 <prvDeleteTCB+0x54>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80064ae:	2b01      	cmp	r3, #1
 80064b0:	d103      	bne.n	80064ba <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 ff18 	bl	80072e8 <vPortFree>
	}
 80064b8:	e00e      	b.n	80064d8 <prvDeleteTCB+0x54>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 80064c0:	2b02      	cmp	r3, #2
 80064c2:	d009      	beq.n	80064d8 <prvDeleteTCB+0x54>
 80064c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80064c8:	f383 8811 	msr	BASEPRI, r3
 80064cc:	f3bf 8f6f 	isb	sy
 80064d0:	f3bf 8f4f 	dsb	sy
 80064d4:	60fb      	str	r3, [r7, #12]
 80064d6:	e7fe      	b.n	80064d6 <prvDeleteTCB+0x52>
	}
 80064d8:	bf00      	nop
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80064e0:	b480      	push	{r7}
 80064e2:	b083      	sub	sp, #12
 80064e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80064e6:	4b0e      	ldr	r3, [pc, #56]	; (8006520 <prvResetNextTaskUnblockTime+0x40>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <prvResetNextTaskUnblockTime+0x14>
 80064f0:	2301      	movs	r3, #1
 80064f2:	e000      	b.n	80064f6 <prvResetNextTaskUnblockTime+0x16>
 80064f4:	2300      	movs	r3, #0
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d004      	beq.n	8006504 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80064fa:	4b0a      	ldr	r3, [pc, #40]	; (8006524 <prvResetNextTaskUnblockTime+0x44>)
 80064fc:	f04f 32ff 	mov.w	r2, #4294967295
 8006500:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006502:	e008      	b.n	8006516 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006504:	4b06      	ldr	r3, [pc, #24]	; (8006520 <prvResetNextTaskUnblockTime+0x40>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	68db      	ldr	r3, [r3, #12]
 800650a:	68db      	ldr	r3, [r3, #12]
 800650c:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	685b      	ldr	r3, [r3, #4]
 8006512:	4a04      	ldr	r2, [pc, #16]	; (8006524 <prvResetNextTaskUnblockTime+0x44>)
 8006514:	6013      	str	r3, [r2, #0]
}
 8006516:	bf00      	nop
 8006518:	370c      	adds	r7, #12
 800651a:	46bd      	mov	sp, r7
 800651c:	bc80      	pop	{r7}
 800651e:	4770      	bx	lr
 8006520:	20000c44 	.word	0x20000c44
 8006524:	20000cac 	.word	0x20000cac

08006528 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006528:	b480      	push	{r7}
 800652a:	b083      	sub	sp, #12
 800652c:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800652e:	4b0b      	ldr	r3, [pc, #44]	; (800655c <xTaskGetSchedulerState+0x34>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d102      	bne.n	800653c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006536:	2301      	movs	r3, #1
 8006538:	607b      	str	r3, [r7, #4]
 800653a:	e008      	b.n	800654e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800653c:	4b08      	ldr	r3, [pc, #32]	; (8006560 <xTaskGetSchedulerState+0x38>)
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	2b00      	cmp	r3, #0
 8006542:	d102      	bne.n	800654a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006544:	2302      	movs	r3, #2
 8006546:	607b      	str	r3, [r7, #4]
 8006548:	e001      	b.n	800654e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800654a:	2300      	movs	r3, #0
 800654c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800654e:	687b      	ldr	r3, [r7, #4]
	}
 8006550:	4618      	mov	r0, r3
 8006552:	370c      	adds	r7, #12
 8006554:	46bd      	mov	sp, r7
 8006556:	bc80      	pop	{r7}
 8006558:	4770      	bx	lr
 800655a:	bf00      	nop
 800655c:	20000c98 	.word	0x20000c98
 8006560:	20000cb4 	.word	0x20000cb4

08006564 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006564:	b580      	push	{r7, lr}
 8006566:	b086      	sub	sp, #24
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006570:	2300      	movs	r3, #0
 8006572:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	2b00      	cmp	r3, #0
 8006578:	d054      	beq.n	8006624 <xTaskPriorityDisinherit+0xc0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800657a:	4b2d      	ldr	r3, [pc, #180]	; (8006630 <xTaskPriorityDisinherit+0xcc>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	693a      	ldr	r2, [r7, #16]
 8006580:	429a      	cmp	r2, r3
 8006582:	d009      	beq.n	8006598 <xTaskPriorityDisinherit+0x34>
 8006584:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006588:	f383 8811 	msr	BASEPRI, r3
 800658c:	f3bf 8f6f 	isb	sy
 8006590:	f3bf 8f4f 	dsb	sy
 8006594:	60fb      	str	r3, [r7, #12]
 8006596:	e7fe      	b.n	8006596 <xTaskPriorityDisinherit+0x32>
			configASSERT( pxTCB->uxMutexesHeld );
 8006598:	693b      	ldr	r3, [r7, #16]
 800659a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800659c:	2b00      	cmp	r3, #0
 800659e:	d109      	bne.n	80065b4 <xTaskPriorityDisinherit+0x50>
 80065a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065a4:	f383 8811 	msr	BASEPRI, r3
 80065a8:	f3bf 8f6f 	isb	sy
 80065ac:	f3bf 8f4f 	dsb	sy
 80065b0:	60bb      	str	r3, [r7, #8]
 80065b2:	e7fe      	b.n	80065b2 <xTaskPriorityDisinherit+0x4e>
			( pxTCB->uxMutexesHeld )--;
 80065b4:	693b      	ldr	r3, [r7, #16]
 80065b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065b8:	1e5a      	subs	r2, r3, #1
 80065ba:	693b      	ldr	r3, [r7, #16]
 80065bc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065c2:	693b      	ldr	r3, [r7, #16]
 80065c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80065c6:	429a      	cmp	r2, r3
 80065c8:	d02c      	beq.n	8006624 <xTaskPriorityDisinherit+0xc0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d128      	bne.n	8006624 <xTaskPriorityDisinherit+0xc0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80065d2:	693b      	ldr	r3, [r7, #16]
 80065d4:	3304      	adds	r3, #4
 80065d6:	4618      	mov	r0, r3
 80065d8:	f7fe fc54 	bl	8004e84 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80065e0:	693b      	ldr	r3, [r7, #16]
 80065e2:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80065e4:	693b      	ldr	r3, [r7, #16]
 80065e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065e8:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80065f0:	693b      	ldr	r3, [r7, #16]
 80065f2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80065f4:	4b0f      	ldr	r3, [pc, #60]	; (8006634 <xTaskPriorityDisinherit+0xd0>)
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	429a      	cmp	r2, r3
 80065fa:	d903      	bls.n	8006604 <xTaskPriorityDisinherit+0xa0>
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006600:	4a0c      	ldr	r2, [pc, #48]	; (8006634 <xTaskPriorityDisinherit+0xd0>)
 8006602:	6013      	str	r3, [r2, #0]
 8006604:	693b      	ldr	r3, [r7, #16]
 8006606:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006608:	4613      	mov	r3, r2
 800660a:	009b      	lsls	r3, r3, #2
 800660c:	4413      	add	r3, r2
 800660e:	009b      	lsls	r3, r3, #2
 8006610:	4a09      	ldr	r2, [pc, #36]	; (8006638 <xTaskPriorityDisinherit+0xd4>)
 8006612:	441a      	add	r2, r3
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	3304      	adds	r3, #4
 8006618:	4619      	mov	r1, r3
 800661a:	4610      	mov	r0, r2
 800661c:	f7fe fbd7 	bl	8004dce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006620:	2301      	movs	r3, #1
 8006622:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006624:	697b      	ldr	r3, [r7, #20]
	}
 8006626:	4618      	mov	r0, r3
 8006628:	3718      	adds	r7, #24
 800662a:	46bd      	mov	sp, r7
 800662c:	bd80      	pop	{r7, pc}
 800662e:	bf00      	nop
 8006630:	200007b8 	.word	0x200007b8
 8006634:	20000c94 	.word	0x20000c94
 8006638:	200007bc 	.word	0x200007bc

0800663c <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800663c:	b580      	push	{r7, lr}
 800663e:	b084      	sub	sp, #16
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
 8006644:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006646:	4b21      	ldr	r3, [pc, #132]	; (80066cc <prvAddCurrentTaskToDelayedList+0x90>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800664c:	4b20      	ldr	r3, [pc, #128]	; (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	3304      	adds	r3, #4
 8006652:	4618      	mov	r0, r3
 8006654:	f7fe fc16 	bl	8004e84 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800665e:	d10a      	bne.n	8006676 <prvAddCurrentTaskToDelayedList+0x3a>
 8006660:	683b      	ldr	r3, [r7, #0]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d007      	beq.n	8006676 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006666:	4b1a      	ldr	r3, [pc, #104]	; (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	3304      	adds	r3, #4
 800666c:	4619      	mov	r1, r3
 800666e:	4819      	ldr	r0, [pc, #100]	; (80066d4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006670:	f7fe fbad 	bl	8004dce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006674:	e026      	b.n	80066c4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006676:	68fa      	ldr	r2, [r7, #12]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	4413      	add	r3, r2
 800667c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800667e:	4b14      	ldr	r3, [pc, #80]	; (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	68ba      	ldr	r2, [r7, #8]
 8006684:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006686:	68ba      	ldr	r2, [r7, #8]
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	429a      	cmp	r2, r3
 800668c:	d209      	bcs.n	80066a2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800668e:	4b12      	ldr	r3, [pc, #72]	; (80066d8 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006690:	681a      	ldr	r2, [r3, #0]
 8006692:	4b0f      	ldr	r3, [pc, #60]	; (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	3304      	adds	r3, #4
 8006698:	4619      	mov	r1, r3
 800669a:	4610      	mov	r0, r2
 800669c:	f7fe fbba 	bl	8004e14 <vListInsert>
}
 80066a0:	e010      	b.n	80066c4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066a2:	4b0e      	ldr	r3, [pc, #56]	; (80066dc <prvAddCurrentTaskToDelayedList+0xa0>)
 80066a4:	681a      	ldr	r2, [r3, #0]
 80066a6:	4b0a      	ldr	r3, [pc, #40]	; (80066d0 <prvAddCurrentTaskToDelayedList+0x94>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	3304      	adds	r3, #4
 80066ac:	4619      	mov	r1, r3
 80066ae:	4610      	mov	r0, r2
 80066b0:	f7fe fbb0 	bl	8004e14 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80066b4:	4b0a      	ldr	r3, [pc, #40]	; (80066e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	68ba      	ldr	r2, [r7, #8]
 80066ba:	429a      	cmp	r2, r3
 80066bc:	d202      	bcs.n	80066c4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80066be:	4a08      	ldr	r2, [pc, #32]	; (80066e0 <prvAddCurrentTaskToDelayedList+0xa4>)
 80066c0:	68bb      	ldr	r3, [r7, #8]
 80066c2:	6013      	str	r3, [r2, #0]
}
 80066c4:	bf00      	nop
 80066c6:	3710      	adds	r7, #16
 80066c8:	46bd      	mov	sp, r7
 80066ca:	bd80      	pop	{r7, pc}
 80066cc:	20000c90 	.word	0x20000c90
 80066d0:	200007b8 	.word	0x200007b8
 80066d4:	20000c78 	.word	0x20000c78
 80066d8:	20000c48 	.word	0x20000c48
 80066dc:	20000c44 	.word	0x20000c44
 80066e0:	20000cac 	.word	0x20000cac

080066e4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80066e4:	b580      	push	{r7, lr}
 80066e6:	b08a      	sub	sp, #40	; 0x28
 80066e8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80066ea:	2300      	movs	r3, #0
 80066ec:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80066ee:	f000 fb15 	bl	8006d1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80066f2:	4b1c      	ldr	r3, [pc, #112]	; (8006764 <xTimerCreateTimerTask+0x80>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d021      	beq.n	800673e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80066fa:	2300      	movs	r3, #0
 80066fc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80066fe:	2300      	movs	r3, #0
 8006700:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006702:	1d3a      	adds	r2, r7, #4
 8006704:	f107 0108 	add.w	r1, r7, #8
 8006708:	f107 030c 	add.w	r3, r7, #12
 800670c:	4618      	mov	r0, r3
 800670e:	f7fe faff 	bl	8004d10 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006712:	6879      	ldr	r1, [r7, #4]
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	9202      	str	r2, [sp, #8]
 800671a:	9301      	str	r3, [sp, #4]
 800671c:	2302      	movs	r3, #2
 800671e:	9300      	str	r3, [sp, #0]
 8006720:	2300      	movs	r3, #0
 8006722:	460a      	mov	r2, r1
 8006724:	4910      	ldr	r1, [pc, #64]	; (8006768 <xTimerCreateTimerTask+0x84>)
 8006726:	4811      	ldr	r0, [pc, #68]	; (800676c <xTimerCreateTimerTask+0x88>)
 8006728:	f7ff f8e6 	bl	80058f8 <xTaskCreateStatic>
 800672c:	4602      	mov	r2, r0
 800672e:	4b10      	ldr	r3, [pc, #64]	; (8006770 <xTimerCreateTimerTask+0x8c>)
 8006730:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006732:	4b0f      	ldr	r3, [pc, #60]	; (8006770 <xTimerCreateTimerTask+0x8c>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d001      	beq.n	800673e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800673a:	2301      	movs	r3, #1
 800673c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	2b00      	cmp	r3, #0
 8006742:	d109      	bne.n	8006758 <xTimerCreateTimerTask+0x74>
 8006744:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006748:	f383 8811 	msr	BASEPRI, r3
 800674c:	f3bf 8f6f 	isb	sy
 8006750:	f3bf 8f4f 	dsb	sy
 8006754:	613b      	str	r3, [r7, #16]
 8006756:	e7fe      	b.n	8006756 <xTimerCreateTimerTask+0x72>
	return xReturn;
 8006758:	697b      	ldr	r3, [r7, #20]
}
 800675a:	4618      	mov	r0, r3
 800675c:	3718      	adds	r7, #24
 800675e:	46bd      	mov	sp, r7
 8006760:	bd80      	pop	{r7, pc}
 8006762:	bf00      	nop
 8006764:	20000ce8 	.word	0x20000ce8
 8006768:	08007950 	.word	0x08007950
 800676c:	08006931 	.word	0x08006931
 8006770:	20000cec 	.word	0x20000cec

08006774 <xTimerCreate>:
	TimerHandle_t xTimerCreate(	const char * const pcTimerName,			/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
								const TickType_t xTimerPeriodInTicks,
								const UBaseType_t uxAutoReload,
								void * const pvTimerID,
								TimerCallbackFunction_t pxCallbackFunction )
	{
 8006774:	b580      	push	{r7, lr}
 8006776:	b088      	sub	sp, #32
 8006778:	af02      	add	r7, sp, #8
 800677a:	60f8      	str	r0, [r7, #12]
 800677c:	60b9      	str	r1, [r7, #8]
 800677e:	607a      	str	r2, [r7, #4]
 8006780:	603b      	str	r3, [r7, #0]
	Timer_t *pxNewTimer;

		pxNewTimer = ( Timer_t * ) pvPortMalloc( sizeof( Timer_t ) );
 8006782:	2030      	movs	r0, #48	; 0x30
 8006784:	f000 fcee 	bl	8007164 <pvPortMalloc>
 8006788:	6178      	str	r0, [r7, #20]

		if( pxNewTimer != NULL )
 800678a:	697b      	ldr	r3, [r7, #20]
 800678c:	2b00      	cmp	r3, #0
 800678e:	d00d      	beq.n	80067ac <xTimerCreate+0x38>
		{
			prvInitialiseNewTimer( pcTimerName, xTimerPeriodInTicks, uxAutoReload, pvTimerID, pxCallbackFunction, pxNewTimer );
 8006790:	697b      	ldr	r3, [r7, #20]
 8006792:	9301      	str	r3, [sp, #4]
 8006794:	6a3b      	ldr	r3, [r7, #32]
 8006796:	9300      	str	r3, [sp, #0]
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	687a      	ldr	r2, [r7, #4]
 800679c:	68b9      	ldr	r1, [r7, #8]
 800679e:	68f8      	ldr	r0, [r7, #12]
 80067a0:	f000 f809 	bl	80067b6 <prvInitialiseNewTimer>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Timers can be created statically or dynamically, so note this
				timer was created dynamically in case the timer is later
				deleted. */
				pxNewTimer->ucStaticallyAllocated = pdFALSE;
 80067a4:	697b      	ldr	r3, [r7, #20]
 80067a6:	2200      	movs	r2, #0
 80067a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */
		}

		return pxNewTimer;
 80067ac:	697b      	ldr	r3, [r7, #20]
	}
 80067ae:	4618      	mov	r0, r3
 80067b0:	3718      	adds	r7, #24
 80067b2:	46bd      	mov	sp, r7
 80067b4:	bd80      	pop	{r7, pc}

080067b6 <prvInitialiseNewTimer>:
									const TickType_t xTimerPeriodInTicks,
									const UBaseType_t uxAutoReload,
									void * const pvTimerID,
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer )
{
 80067b6:	b580      	push	{r7, lr}
 80067b8:	b086      	sub	sp, #24
 80067ba:	af00      	add	r7, sp, #0
 80067bc:	60f8      	str	r0, [r7, #12]
 80067be:	60b9      	str	r1, [r7, #8]
 80067c0:	607a      	str	r2, [r7, #4]
 80067c2:	603b      	str	r3, [r7, #0]
	/* 0 is not a valid value for xTimerPeriodInTicks. */
	configASSERT( ( xTimerPeriodInTicks > 0 ) );
 80067c4:	68bb      	ldr	r3, [r7, #8]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d109      	bne.n	80067de <prvInitialiseNewTimer+0x28>
 80067ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067ce:	f383 8811 	msr	BASEPRI, r3
 80067d2:	f3bf 8f6f 	isb	sy
 80067d6:	f3bf 8f4f 	dsb	sy
 80067da:	617b      	str	r3, [r7, #20]
 80067dc:	e7fe      	b.n	80067dc <prvInitialiseNewTimer+0x26>

	if( pxNewTimer != NULL )
 80067de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d015      	beq.n	8006810 <prvInitialiseNewTimer+0x5a>
	{
		/* Ensure the infrastructure used by the timer service task has been
		created/initialised. */
		prvCheckForValidListAndQueue();
 80067e4:	f000 fa9a 	bl	8006d1c <prvCheckForValidListAndQueue>

		/* Initialise the timer structure members using the function
		parameters. */
		pxNewTimer->pcTimerName = pcTimerName;
 80067e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067ea:	68fa      	ldr	r2, [r7, #12]
 80067ec:	601a      	str	r2, [r3, #0]
		pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
 80067ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f0:	68ba      	ldr	r2, [r7, #8]
 80067f2:	619a      	str	r2, [r3, #24]
		pxNewTimer->uxAutoReload = uxAutoReload;
 80067f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	61da      	str	r2, [r3, #28]
		pxNewTimer->pvTimerID = pvTimerID;
 80067fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067fc:	683a      	ldr	r2, [r7, #0]
 80067fe:	621a      	str	r2, [r3, #32]
		pxNewTimer->pxCallbackFunction = pxCallbackFunction;
 8006800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006802:	6a3a      	ldr	r2, [r7, #32]
 8006804:	625a      	str	r2, [r3, #36]	; 0x24
		vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
 8006806:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006808:	3304      	adds	r3, #4
 800680a:	4618      	mov	r0, r3
 800680c:	f7fe fad3 	bl	8004db6 <vListInitialiseItem>
		traceTIMER_CREATE( pxNewTimer );
	}
}
 8006810:	bf00      	nop
 8006812:	3718      	adds	r7, #24
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b08a      	sub	sp, #40	; 0x28
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
 8006824:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006826:	2300      	movs	r3, #0
 8006828:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d109      	bne.n	8006844 <xTimerGenericCommand+0x2c>
 8006830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006834:	f383 8811 	msr	BASEPRI, r3
 8006838:	f3bf 8f6f 	isb	sy
 800683c:	f3bf 8f4f 	dsb	sy
 8006840:	623b      	str	r3, [r7, #32]
 8006842:	e7fe      	b.n	8006842 <xTimerGenericCommand+0x2a>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006844:	4b19      	ldr	r3, [pc, #100]	; (80068ac <xTimerGenericCommand+0x94>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	2b00      	cmp	r3, #0
 800684a:	d02a      	beq.n	80068a2 <xTimerGenericCommand+0x8a>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800684c:	68bb      	ldr	r3, [r7, #8]
 800684e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	2b05      	cmp	r3, #5
 800685c:	dc18      	bgt.n	8006890 <xTimerGenericCommand+0x78>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800685e:	f7ff fe63 	bl	8006528 <xTaskGetSchedulerState>
 8006862:	4603      	mov	r3, r0
 8006864:	2b02      	cmp	r3, #2
 8006866:	d109      	bne.n	800687c <xTimerGenericCommand+0x64>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006868:	4b10      	ldr	r3, [pc, #64]	; (80068ac <xTimerGenericCommand+0x94>)
 800686a:	6818      	ldr	r0, [r3, #0]
 800686c:	f107 0110 	add.w	r1, r7, #16
 8006870:	2300      	movs	r3, #0
 8006872:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006874:	f7fe fc6a 	bl	800514c <xQueueGenericSend>
 8006878:	6278      	str	r0, [r7, #36]	; 0x24
 800687a:	e012      	b.n	80068a2 <xTimerGenericCommand+0x8a>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800687c:	4b0b      	ldr	r3, [pc, #44]	; (80068ac <xTimerGenericCommand+0x94>)
 800687e:	6818      	ldr	r0, [r3, #0]
 8006880:	f107 0110 	add.w	r1, r7, #16
 8006884:	2300      	movs	r3, #0
 8006886:	2200      	movs	r2, #0
 8006888:	f7fe fc60 	bl	800514c <xQueueGenericSend>
 800688c:	6278      	str	r0, [r7, #36]	; 0x24
 800688e:	e008      	b.n	80068a2 <xTimerGenericCommand+0x8a>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006890:	4b06      	ldr	r3, [pc, #24]	; (80068ac <xTimerGenericCommand+0x94>)
 8006892:	6818      	ldr	r0, [r3, #0]
 8006894:	f107 0110 	add.w	r1, r7, #16
 8006898:	2300      	movs	r3, #0
 800689a:	683a      	ldr	r2, [r7, #0]
 800689c:	f7fe fd50 	bl	8005340 <xQueueGenericSendFromISR>
 80068a0:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80068a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80068a4:	4618      	mov	r0, r3
 80068a6:	3728      	adds	r7, #40	; 0x28
 80068a8:	46bd      	mov	sp, r7
 80068aa:	bd80      	pop	{r7, pc}
 80068ac:	20000ce8 	.word	0x20000ce8

080068b0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068b0:	b580      	push	{r7, lr}
 80068b2:	b088      	sub	sp, #32
 80068b4:	af02      	add	r7, sp, #8
 80068b6:	6078      	str	r0, [r7, #4]
 80068b8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068ba:	4b1c      	ldr	r3, [pc, #112]	; (800692c <prvProcessExpiredTimer+0x7c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	68db      	ldr	r3, [r3, #12]
 80068c2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	3304      	adds	r3, #4
 80068c8:	4618      	mov	r0, r3
 80068ca:	f7fe fadb 	bl	8004e84 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	69db      	ldr	r3, [r3, #28]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d121      	bne.n	800691a <prvProcessExpiredTimer+0x6a>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80068d6:	697b      	ldr	r3, [r7, #20]
 80068d8:	699a      	ldr	r2, [r3, #24]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	18d1      	adds	r1, r2, r3
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	683a      	ldr	r2, [r7, #0]
 80068e2:	6978      	ldr	r0, [r7, #20]
 80068e4:	f000 f8c8 	bl	8006a78 <prvInsertTimerInActiveList>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d015      	beq.n	800691a <prvProcessExpiredTimer+0x6a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068ee:	2300      	movs	r3, #0
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	2300      	movs	r3, #0
 80068f4:	687a      	ldr	r2, [r7, #4]
 80068f6:	2100      	movs	r1, #0
 80068f8:	6978      	ldr	r0, [r7, #20]
 80068fa:	f7ff ff8d 	bl	8006818 <xTimerGenericCommand>
 80068fe:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	2b00      	cmp	r3, #0
 8006904:	d109      	bne.n	800691a <prvProcessExpiredTimer+0x6a>
 8006906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690a:	f383 8811 	msr	BASEPRI, r3
 800690e:	f3bf 8f6f 	isb	sy
 8006912:	f3bf 8f4f 	dsb	sy
 8006916:	60fb      	str	r3, [r7, #12]
 8006918:	e7fe      	b.n	8006918 <prvProcessExpiredTimer+0x68>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800691e:	6978      	ldr	r0, [r7, #20]
 8006920:	4798      	blx	r3
}
 8006922:	bf00      	nop
 8006924:	3718      	adds	r7, #24
 8006926:	46bd      	mov	sp, r7
 8006928:	bd80      	pop	{r7, pc}
 800692a:	bf00      	nop
 800692c:	20000ce0 	.word	0x20000ce0

08006930 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006930:	b580      	push	{r7, lr}
 8006932:	b084      	sub	sp, #16
 8006934:	af00      	add	r7, sp, #0
 8006936:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006938:	f107 0308 	add.w	r3, r7, #8
 800693c:	4618      	mov	r0, r3
 800693e:	f000 f857 	bl	80069f0 <prvGetNextExpireTime>
 8006942:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	4619      	mov	r1, r3
 8006948:	68f8      	ldr	r0, [r7, #12]
 800694a:	f000 f803 	bl	8006954 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800694e:	f000 f8d5 	bl	8006afc <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006952:	e7f1      	b.n	8006938 <prvTimerTask+0x8>

08006954 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
 800695c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800695e:	f7ff f9f7 	bl	8005d50 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006962:	f107 0308 	add.w	r3, r7, #8
 8006966:	4618      	mov	r0, r3
 8006968:	f000 f866 	bl	8006a38 <prvSampleTimeNow>
 800696c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800696e:	68bb      	ldr	r3, [r7, #8]
 8006970:	2b00      	cmp	r3, #0
 8006972:	d130      	bne.n	80069d6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10a      	bne.n	8006990 <prvProcessTimerOrBlockTask+0x3c>
 800697a:	687a      	ldr	r2, [r7, #4]
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	429a      	cmp	r2, r3
 8006980:	d806      	bhi.n	8006990 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006982:	f7ff f9f3 	bl	8005d6c <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006986:	68f9      	ldr	r1, [r7, #12]
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f7ff ff91 	bl	80068b0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800698e:	e024      	b.n	80069da <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d008      	beq.n	80069a8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006996:	4b13      	ldr	r3, [pc, #76]	; (80069e4 <prvProcessTimerOrBlockTask+0x90>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	2b00      	cmp	r3, #0
 800699e:	bf0c      	ite	eq
 80069a0:	2301      	moveq	r3, #1
 80069a2:	2300      	movne	r3, #0
 80069a4:	b2db      	uxtb	r3, r3
 80069a6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069a8:	4b0f      	ldr	r3, [pc, #60]	; (80069e8 <prvProcessTimerOrBlockTask+0x94>)
 80069aa:	6818      	ldr	r0, [r3, #0]
 80069ac:	687a      	ldr	r2, [r7, #4]
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	1ad3      	subs	r3, r2, r3
 80069b2:	683a      	ldr	r2, [r7, #0]
 80069b4:	4619      	mov	r1, r3
 80069b6:	f7fe ff6b 	bl	8005890 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069ba:	f7ff f9d7 	bl	8005d6c <xTaskResumeAll>
 80069be:	4603      	mov	r3, r0
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d10a      	bne.n	80069da <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80069c4:	4b09      	ldr	r3, [pc, #36]	; (80069ec <prvProcessTimerOrBlockTask+0x98>)
 80069c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069ca:	601a      	str	r2, [r3, #0]
 80069cc:	f3bf 8f4f 	dsb	sy
 80069d0:	f3bf 8f6f 	isb	sy
}
 80069d4:	e001      	b.n	80069da <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80069d6:	f7ff f9c9 	bl	8005d6c <xTaskResumeAll>
}
 80069da:	bf00      	nop
 80069dc:	3710      	adds	r7, #16
 80069de:	46bd      	mov	sp, r7
 80069e0:	bd80      	pop	{r7, pc}
 80069e2:	bf00      	nop
 80069e4:	20000ce4 	.word	0x20000ce4
 80069e8:	20000ce8 	.word	0x20000ce8
 80069ec:	e000ed04 	.word	0xe000ed04

080069f0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80069f0:	b480      	push	{r7}
 80069f2:	b085      	sub	sp, #20
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80069f8:	4b0e      	ldr	r3, [pc, #56]	; (8006a34 <prvGetNextExpireTime+0x44>)
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	bf0c      	ite	eq
 8006a02:	2301      	moveq	r3, #1
 8006a04:	2300      	movne	r3, #0
 8006a06:	b2db      	uxtb	r3, r3
 8006a08:	461a      	mov	r2, r3
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d105      	bne.n	8006a22 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a16:	4b07      	ldr	r3, [pc, #28]	; (8006a34 <prvGetNextExpireTime+0x44>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	68db      	ldr	r3, [r3, #12]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	60fb      	str	r3, [r7, #12]
 8006a20:	e001      	b.n	8006a26 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a22:	2300      	movs	r3, #0
 8006a24:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a26:	68fb      	ldr	r3, [r7, #12]
}
 8006a28:	4618      	mov	r0, r3
 8006a2a:	3714      	adds	r7, #20
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	bc80      	pop	{r7}
 8006a30:	4770      	bx	lr
 8006a32:	bf00      	nop
 8006a34:	20000ce0 	.word	0x20000ce0

08006a38 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a38:	b580      	push	{r7, lr}
 8006a3a:	b084      	sub	sp, #16
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a40:	f7ff fa30 	bl	8005ea4 <xTaskGetTickCount>
 8006a44:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a46:	4b0b      	ldr	r3, [pc, #44]	; (8006a74 <prvSampleTimeNow+0x3c>)
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	68fa      	ldr	r2, [r7, #12]
 8006a4c:	429a      	cmp	r2, r3
 8006a4e:	d205      	bcs.n	8006a5c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a50:	f000 f904 	bl	8006c5c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2201      	movs	r2, #1
 8006a58:	601a      	str	r2, [r3, #0]
 8006a5a:	e002      	b.n	8006a62 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2200      	movs	r2, #0
 8006a60:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a62:	4a04      	ldr	r2, [pc, #16]	; (8006a74 <prvSampleTimeNow+0x3c>)
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a68:	68fb      	ldr	r3, [r7, #12]
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	3710      	adds	r7, #16
 8006a6e:	46bd      	mov	sp, r7
 8006a70:	bd80      	pop	{r7, pc}
 8006a72:	bf00      	nop
 8006a74:	20000cf0 	.word	0x20000cf0

08006a78 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	60f8      	str	r0, [r7, #12]
 8006a80:	60b9      	str	r1, [r7, #8]
 8006a82:	607a      	str	r2, [r7, #4]
 8006a84:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a86:	2300      	movs	r3, #0
 8006a88:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	68ba      	ldr	r2, [r7, #8]
 8006a8e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	68fa      	ldr	r2, [r7, #12]
 8006a94:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a96:	68ba      	ldr	r2, [r7, #8]
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	429a      	cmp	r2, r3
 8006a9c:	d812      	bhi.n	8006ac4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006a9e:	687a      	ldr	r2, [r7, #4]
 8006aa0:	683b      	ldr	r3, [r7, #0]
 8006aa2:	1ad2      	subs	r2, r2, r3
 8006aa4:	68fb      	ldr	r3, [r7, #12]
 8006aa6:	699b      	ldr	r3, [r3, #24]
 8006aa8:	429a      	cmp	r2, r3
 8006aaa:	d302      	bcc.n	8006ab2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006aac:	2301      	movs	r3, #1
 8006aae:	617b      	str	r3, [r7, #20]
 8006ab0:	e01b      	b.n	8006aea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006ab2:	4b10      	ldr	r3, [pc, #64]	; (8006af4 <prvInsertTimerInActiveList+0x7c>)
 8006ab4:	681a      	ldr	r2, [r3, #0]
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	3304      	adds	r3, #4
 8006aba:	4619      	mov	r1, r3
 8006abc:	4610      	mov	r0, r2
 8006abe:	f7fe f9a9 	bl	8004e14 <vListInsert>
 8006ac2:	e012      	b.n	8006aea <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	429a      	cmp	r2, r3
 8006aca:	d206      	bcs.n	8006ada <prvInsertTimerInActiveList+0x62>
 8006acc:	68ba      	ldr	r2, [r7, #8]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d302      	bcc.n	8006ada <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	617b      	str	r3, [r7, #20]
 8006ad8:	e007      	b.n	8006aea <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ada:	4b07      	ldr	r3, [pc, #28]	; (8006af8 <prvInsertTimerInActiveList+0x80>)
 8006adc:	681a      	ldr	r2, [r3, #0]
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	3304      	adds	r3, #4
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	4610      	mov	r0, r2
 8006ae6:	f7fe f995 	bl	8004e14 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006aea:	697b      	ldr	r3, [r7, #20]
}
 8006aec:	4618      	mov	r0, r3
 8006aee:	3718      	adds	r7, #24
 8006af0:	46bd      	mov	sp, r7
 8006af2:	bd80      	pop	{r7, pc}
 8006af4:	20000ce4 	.word	0x20000ce4
 8006af8:	20000ce0 	.word	0x20000ce0

08006afc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b08e      	sub	sp, #56	; 0x38
 8006b00:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b02:	e099      	b.n	8006c38 <prvProcessReceivedCommands+0x13c>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	da17      	bge.n	8006b3a <prvProcessReceivedCommands+0x3e>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006b0a:	1d3b      	adds	r3, r7, #4
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d109      	bne.n	8006b2a <prvProcessReceivedCommands+0x2e>
 8006b16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b1a:	f383 8811 	msr	BASEPRI, r3
 8006b1e:	f3bf 8f6f 	isb	sy
 8006b22:	f3bf 8f4f 	dsb	sy
 8006b26:	61fb      	str	r3, [r7, #28]
 8006b28:	e7fe      	b.n	8006b28 <prvProcessReceivedCommands+0x2c>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b30:	6850      	ldr	r0, [r2, #4]
 8006b32:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b34:	6892      	ldr	r2, [r2, #8]
 8006b36:	4611      	mov	r1, r2
 8006b38:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	db7a      	blt.n	8006c36 <prvProcessReceivedCommands+0x13a>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b46:	695b      	ldr	r3, [r3, #20]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	d004      	beq.n	8006b56 <prvProcessReceivedCommands+0x5a>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b4e:	3304      	adds	r3, #4
 8006b50:	4618      	mov	r0, r3
 8006b52:	f7fe f997 	bl	8004e84 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b56:	463b      	mov	r3, r7
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7ff ff6d 	bl	8006a38 <prvSampleTimeNow>
 8006b5e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	2b09      	cmp	r3, #9
 8006b64:	d868      	bhi.n	8006c38 <prvProcessReceivedCommands+0x13c>
 8006b66:	a201      	add	r2, pc, #4	; (adr r2, 8006b6c <prvProcessReceivedCommands+0x70>)
 8006b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b6c:	08006b95 	.word	0x08006b95
 8006b70:	08006b95 	.word	0x08006b95
 8006b74:	08006b95 	.word	0x08006b95
 8006b78:	08006c39 	.word	0x08006c39
 8006b7c:	08006bef 	.word	0x08006bef
 8006b80:	08006c25 	.word	0x08006c25
 8006b84:	08006b95 	.word	0x08006b95
 8006b88:	08006b95 	.word	0x08006b95
 8006b8c:	08006c39 	.word	0x08006c39
 8006b90:	08006bef 	.word	0x08006bef
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006b94:	68ba      	ldr	r2, [r7, #8]
 8006b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b98:	699b      	ldr	r3, [r3, #24]
 8006b9a:	18d1      	adds	r1, r2, r3
 8006b9c:	68bb      	ldr	r3, [r7, #8]
 8006b9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006ba0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006ba2:	f7ff ff69 	bl	8006a78 <prvInsertTimerInActiveList>
 8006ba6:	4603      	mov	r3, r0
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d045      	beq.n	8006c38 <prvProcessReceivedCommands+0x13c>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bb2:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006bb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	2b01      	cmp	r3, #1
 8006bba:	d13d      	bne.n	8006c38 <prvProcessReceivedCommands+0x13c>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006bbc:	68ba      	ldr	r2, [r7, #8]
 8006bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc0:	699b      	ldr	r3, [r3, #24]
 8006bc2:	441a      	add	r2, r3
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	9300      	str	r3, [sp, #0]
 8006bc8:	2300      	movs	r3, #0
 8006bca:	2100      	movs	r1, #0
 8006bcc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bce:	f7ff fe23 	bl	8006818 <xTimerGenericCommand>
 8006bd2:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006bd4:	6a3b      	ldr	r3, [r7, #32]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d12e      	bne.n	8006c38 <prvProcessReceivedCommands+0x13c>
 8006bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bde:	f383 8811 	msr	BASEPRI, r3
 8006be2:	f3bf 8f6f 	isb	sy
 8006be6:	f3bf 8f4f 	dsb	sy
 8006bea:	61bb      	str	r3, [r7, #24]
 8006bec:	e7fe      	b.n	8006bec <prvProcessReceivedCommands+0xf0>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006bee:	68ba      	ldr	r2, [r7, #8]
 8006bf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf2:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006bf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bf6:	699b      	ldr	r3, [r3, #24]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d109      	bne.n	8006c10 <prvProcessReceivedCommands+0x114>
 8006bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c00:	f383 8811 	msr	BASEPRI, r3
 8006c04:	f3bf 8f6f 	isb	sy
 8006c08:	f3bf 8f4f 	dsb	sy
 8006c0c:	617b      	str	r3, [r7, #20]
 8006c0e:	e7fe      	b.n	8006c0e <prvProcessReceivedCommands+0x112>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c12:	699a      	ldr	r2, [r3, #24]
 8006c14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c16:	18d1      	adds	r1, r2, r3
 8006c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c1c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c1e:	f7ff ff2b 	bl	8006a78 <prvInsertTimerInActiveList>
					break;
 8006c22:	e009      	b.n	8006c38 <prvProcessReceivedCommands+0x13c>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c26:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d104      	bne.n	8006c38 <prvProcessReceivedCommands+0x13c>
						{
							vPortFree( pxTimer );
 8006c2e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c30:	f000 fb5a 	bl	80072e8 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c34:	e000      	b.n	8006c38 <prvProcessReceivedCommands+0x13c>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006c36:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c38:	4b07      	ldr	r3, [pc, #28]	; (8006c58 <prvProcessReceivedCommands+0x15c>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	1d39      	adds	r1, r7, #4
 8006c3e:	2200      	movs	r2, #0
 8006c40:	4618      	mov	r0, r3
 8006c42:	f7fe fc11 	bl	8005468 <xQueueReceive>
 8006c46:	4603      	mov	r3, r0
 8006c48:	2b00      	cmp	r3, #0
 8006c4a:	f47f af5b 	bne.w	8006b04 <prvProcessReceivedCommands+0x8>
	}
}
 8006c4e:	bf00      	nop
 8006c50:	3730      	adds	r7, #48	; 0x30
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
 8006c56:	bf00      	nop
 8006c58:	20000ce8 	.word	0x20000ce8

08006c5c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b088      	sub	sp, #32
 8006c60:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c62:	e044      	b.n	8006cee <prvSwitchTimerLists+0x92>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c64:	4b2b      	ldr	r3, [pc, #172]	; (8006d14 <prvSwitchTimerLists+0xb8>)
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	68db      	ldr	r3, [r3, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c6e:	4b29      	ldr	r3, [pc, #164]	; (8006d14 <prvSwitchTimerLists+0xb8>)
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	68db      	ldr	r3, [r3, #12]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	3304      	adds	r3, #4
 8006c7c:	4618      	mov	r0, r3
 8006c7e:	f7fe f901 	bl	8004e84 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c86:	68f8      	ldr	r0, [r7, #12]
 8006c88:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	69db      	ldr	r3, [r3, #28]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d12d      	bne.n	8006cee <prvSwitchTimerLists+0x92>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006c92:	68fb      	ldr	r3, [r7, #12]
 8006c94:	699b      	ldr	r3, [r3, #24]
 8006c96:	693a      	ldr	r2, [r7, #16]
 8006c98:	4413      	add	r3, r2
 8006c9a:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006c9c:	68ba      	ldr	r2, [r7, #8]
 8006c9e:	693b      	ldr	r3, [r7, #16]
 8006ca0:	429a      	cmp	r2, r3
 8006ca2:	d90e      	bls.n	8006cc2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	68ba      	ldr	r2, [r7, #8]
 8006ca8:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	68fa      	ldr	r2, [r7, #12]
 8006cae:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006cb0:	4b18      	ldr	r3, [pc, #96]	; (8006d14 <prvSwitchTimerLists+0xb8>)
 8006cb2:	681a      	ldr	r2, [r3, #0]
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	3304      	adds	r3, #4
 8006cb8:	4619      	mov	r1, r3
 8006cba:	4610      	mov	r0, r2
 8006cbc:	f7fe f8aa 	bl	8004e14 <vListInsert>
 8006cc0:	e015      	b.n	8006cee <prvSwitchTimerLists+0x92>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006cc2:	2300      	movs	r3, #0
 8006cc4:	9300      	str	r3, [sp, #0]
 8006cc6:	2300      	movs	r3, #0
 8006cc8:	693a      	ldr	r2, [r7, #16]
 8006cca:	2100      	movs	r1, #0
 8006ccc:	68f8      	ldr	r0, [r7, #12]
 8006cce:	f7ff fda3 	bl	8006818 <xTimerGenericCommand>
 8006cd2:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d109      	bne.n	8006cee <prvSwitchTimerLists+0x92>
 8006cda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cde:	f383 8811 	msr	BASEPRI, r3
 8006ce2:	f3bf 8f6f 	isb	sy
 8006ce6:	f3bf 8f4f 	dsb	sy
 8006cea:	603b      	str	r3, [r7, #0]
 8006cec:	e7fe      	b.n	8006cec <prvSwitchTimerLists+0x90>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006cee:	4b09      	ldr	r3, [pc, #36]	; (8006d14 <prvSwitchTimerLists+0xb8>)
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d1b5      	bne.n	8006c64 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006cf8:	4b06      	ldr	r3, [pc, #24]	; (8006d14 <prvSwitchTimerLists+0xb8>)
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006cfe:	4b06      	ldr	r3, [pc, #24]	; (8006d18 <prvSwitchTimerLists+0xbc>)
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a04      	ldr	r2, [pc, #16]	; (8006d14 <prvSwitchTimerLists+0xb8>)
 8006d04:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006d06:	4a04      	ldr	r2, [pc, #16]	; (8006d18 <prvSwitchTimerLists+0xbc>)
 8006d08:	697b      	ldr	r3, [r7, #20]
 8006d0a:	6013      	str	r3, [r2, #0]
}
 8006d0c:	bf00      	nop
 8006d0e:	3718      	adds	r7, #24
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bd80      	pop	{r7, pc}
 8006d14:	20000ce0 	.word	0x20000ce0
 8006d18:	20000ce4 	.word	0x20000ce4

08006d1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b082      	sub	sp, #8
 8006d20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006d22:	f000 f929 	bl	8006f78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006d26:	4b15      	ldr	r3, [pc, #84]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d120      	bne.n	8006d70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d2e:	4814      	ldr	r0, [pc, #80]	; (8006d80 <prvCheckForValidListAndQueue+0x64>)
 8006d30:	f7fe f822 	bl	8004d78 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d34:	4813      	ldr	r0, [pc, #76]	; (8006d84 <prvCheckForValidListAndQueue+0x68>)
 8006d36:	f7fe f81f 	bl	8004d78 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d3a:	4b13      	ldr	r3, [pc, #76]	; (8006d88 <prvCheckForValidListAndQueue+0x6c>)
 8006d3c:	4a10      	ldr	r2, [pc, #64]	; (8006d80 <prvCheckForValidListAndQueue+0x64>)
 8006d3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d40:	4b12      	ldr	r3, [pc, #72]	; (8006d8c <prvCheckForValidListAndQueue+0x70>)
 8006d42:	4a10      	ldr	r2, [pc, #64]	; (8006d84 <prvCheckForValidListAndQueue+0x68>)
 8006d44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d46:	2300      	movs	r3, #0
 8006d48:	9300      	str	r3, [sp, #0]
 8006d4a:	4b11      	ldr	r3, [pc, #68]	; (8006d90 <prvCheckForValidListAndQueue+0x74>)
 8006d4c:	4a11      	ldr	r2, [pc, #68]	; (8006d94 <prvCheckForValidListAndQueue+0x78>)
 8006d4e:	2110      	movs	r1, #16
 8006d50:	200a      	movs	r0, #10
 8006d52:	f7fe f929 	bl	8004fa8 <xQueueGenericCreateStatic>
 8006d56:	4602      	mov	r2, r0
 8006d58:	4b08      	ldr	r3, [pc, #32]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d5a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d5c:	4b07      	ldr	r3, [pc, #28]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	d005      	beq.n	8006d70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d64:	4b05      	ldr	r3, [pc, #20]	; (8006d7c <prvCheckForValidListAndQueue+0x60>)
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	490b      	ldr	r1, [pc, #44]	; (8006d98 <prvCheckForValidListAndQueue+0x7c>)
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	f7fe fd68 	bl	8005840 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d70:	f000 f930 	bl	8006fd4 <vPortExitCritical>
}
 8006d74:	bf00      	nop
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	20000ce8 	.word	0x20000ce8
 8006d80:	20000cb8 	.word	0x20000cb8
 8006d84:	20000ccc 	.word	0x20000ccc
 8006d88:	20000ce0 	.word	0x20000ce0
 8006d8c:	20000ce4 	.word	0x20000ce4
 8006d90:	20000d94 	.word	0x20000d94
 8006d94:	20000cf4 	.word	0x20000cf4
 8006d98:	08007958 	.word	0x08007958

08006d9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006d9c:	b480      	push	{r7}
 8006d9e:	b085      	sub	sp, #20
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	60f8      	str	r0, [r7, #12]
 8006da4:	60b9      	str	r1, [r7, #8]
 8006da6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	3b04      	subs	r3, #4
 8006dac:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006db4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	3b04      	subs	r3, #4
 8006dba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	f023 0201 	bic.w	r2, r3, #1
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	3b04      	subs	r3, #4
 8006dca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006dcc:	4a08      	ldr	r2, [pc, #32]	; (8006df0 <pxPortInitialiseStack+0x54>)
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	3b14      	subs	r3, #20
 8006dd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006dd8:	687a      	ldr	r2, [r7, #4]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	3b20      	subs	r3, #32
 8006de2:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006de4:	68fb      	ldr	r3, [r7, #12]
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	3714      	adds	r7, #20
 8006dea:	46bd      	mov	sp, r7
 8006dec:	bc80      	pop	{r7}
 8006dee:	4770      	bx	lr
 8006df0:	08006df5 	.word	0x08006df5

08006df4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006df4:	b480      	push	{r7}
 8006df6:	b085      	sub	sp, #20
 8006df8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 8006dfa:	2300      	movs	r3, #0
 8006dfc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006dfe:	4b10      	ldr	r3, [pc, #64]	; (8006e40 <prvTaskExitError+0x4c>)
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e06:	d009      	beq.n	8006e1c <prvTaskExitError+0x28>
 8006e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e0c:	f383 8811 	msr	BASEPRI, r3
 8006e10:	f3bf 8f6f 	isb	sy
 8006e14:	f3bf 8f4f 	dsb	sy
 8006e18:	60fb      	str	r3, [r7, #12]
 8006e1a:	e7fe      	b.n	8006e1a <prvTaskExitError+0x26>
 8006e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e20:	f383 8811 	msr	BASEPRI, r3
 8006e24:	f3bf 8f6f 	isb	sy
 8006e28:	f3bf 8f4f 	dsb	sy
 8006e2c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e2e:	bf00      	nop
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d0fc      	beq.n	8006e30 <prvTaskExitError+0x3c>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e36:	bf00      	nop
 8006e38:	3714      	adds	r7, #20
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bc80      	pop	{r7}
 8006e3e:	4770      	bx	lr
 8006e40:	2000006c 	.word	0x2000006c
	...

08006e50 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e50:	4b07      	ldr	r3, [pc, #28]	; (8006e70 <pxCurrentTCBConst2>)
 8006e52:	6819      	ldr	r1, [r3, #0]
 8006e54:	6808      	ldr	r0, [r1, #0]
 8006e56:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8006e5a:	f380 8809 	msr	PSP, r0
 8006e5e:	f3bf 8f6f 	isb	sy
 8006e62:	f04f 0000 	mov.w	r0, #0
 8006e66:	f380 8811 	msr	BASEPRI, r0
 8006e6a:	f04e 0e0d 	orr.w	lr, lr, #13
 8006e6e:	4770      	bx	lr

08006e70 <pxCurrentTCBConst2>:
 8006e70:	200007b8 	.word	0x200007b8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006e74:	bf00      	nop
 8006e76:	bf00      	nop

08006e78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006e78:	4806      	ldr	r0, [pc, #24]	; (8006e94 <prvPortStartFirstTask+0x1c>)
 8006e7a:	6800      	ldr	r0, [r0, #0]
 8006e7c:	6800      	ldr	r0, [r0, #0]
 8006e7e:	f380 8808 	msr	MSP, r0
 8006e82:	b662      	cpsie	i
 8006e84:	b661      	cpsie	f
 8006e86:	f3bf 8f4f 	dsb	sy
 8006e8a:	f3bf 8f6f 	isb	sy
 8006e8e:	df00      	svc	0
 8006e90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006e92:	bf00      	nop
 8006e94:	e000ed08 	.word	0xe000ed08

08006e98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	b084      	sub	sp, #16
 8006e9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006e9e:	4b31      	ldr	r3, [pc, #196]	; (8006f64 <xPortStartScheduler+0xcc>)
 8006ea0:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	781b      	ldrb	r3, [r3, #0]
 8006ea6:	b2db      	uxtb	r3, r3
 8006ea8:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	22ff      	movs	r2, #255	; 0xff
 8006eae:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	781b      	ldrb	r3, [r3, #0]
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006eb8:	78fb      	ldrb	r3, [r7, #3]
 8006eba:	b2db      	uxtb	r3, r3
 8006ebc:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ec0:	b2da      	uxtb	r2, r3
 8006ec2:	4b29      	ldr	r3, [pc, #164]	; (8006f68 <xPortStartScheduler+0xd0>)
 8006ec4:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006ec6:	4b29      	ldr	r3, [pc, #164]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006ec8:	2207      	movs	r2, #7
 8006eca:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ecc:	e009      	b.n	8006ee2 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006ece:	4b27      	ldr	r3, [pc, #156]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	3b01      	subs	r3, #1
 8006ed4:	4a25      	ldr	r2, [pc, #148]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006ed6:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006ed8:	78fb      	ldrb	r3, [r7, #3]
 8006eda:	b2db      	uxtb	r3, r3
 8006edc:	005b      	lsls	r3, r3, #1
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006ee2:	78fb      	ldrb	r3, [r7, #3]
 8006ee4:	b2db      	uxtb	r3, r3
 8006ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006eea:	2b80      	cmp	r3, #128	; 0x80
 8006eec:	d0ef      	beq.n	8006ece <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006eee:	4b1f      	ldr	r3, [pc, #124]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	f1c3 0307 	rsb	r3, r3, #7
 8006ef6:	2b04      	cmp	r3, #4
 8006ef8:	d009      	beq.n	8006f0e <xPortStartScheduler+0x76>
 8006efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006efe:	f383 8811 	msr	BASEPRI, r3
 8006f02:	f3bf 8f6f 	isb	sy
 8006f06:	f3bf 8f4f 	dsb	sy
 8006f0a:	60bb      	str	r3, [r7, #8]
 8006f0c:	e7fe      	b.n	8006f0c <xPortStartScheduler+0x74>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f0e:	4b17      	ldr	r3, [pc, #92]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	021b      	lsls	r3, r3, #8
 8006f14:	4a15      	ldr	r2, [pc, #84]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006f16:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f18:	4b14      	ldr	r3, [pc, #80]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f20:	4a12      	ldr	r2, [pc, #72]	; (8006f6c <xPortStartScheduler+0xd4>)
 8006f22:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	b2da      	uxtb	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f2c:	4b10      	ldr	r3, [pc, #64]	; (8006f70 <xPortStartScheduler+0xd8>)
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	4a0f      	ldr	r2, [pc, #60]	; (8006f70 <xPortStartScheduler+0xd8>)
 8006f32:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f36:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f38:	4b0d      	ldr	r3, [pc, #52]	; (8006f70 <xPortStartScheduler+0xd8>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	4a0c      	ldr	r2, [pc, #48]	; (8006f70 <xPortStartScheduler+0xd8>)
 8006f3e:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f42:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f44:	f000 f8b0 	bl	80070a8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f48:	4b0a      	ldr	r3, [pc, #40]	; (8006f74 <xPortStartScheduler+0xdc>)
 8006f4a:	2200      	movs	r2, #0
 8006f4c:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f4e:	f7ff ff93 	bl	8006e78 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f52:	f7ff f885 	bl	8006060 <vTaskSwitchContext>
	prvTaskExitError();
 8006f56:	f7ff ff4d 	bl	8006df4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006f5a:	2300      	movs	r3, #0
}
 8006f5c:	4618      	mov	r0, r3
 8006f5e:	3710      	adds	r7, #16
 8006f60:	46bd      	mov	sp, r7
 8006f62:	bd80      	pop	{r7, pc}
 8006f64:	e000e400 	.word	0xe000e400
 8006f68:	20000de4 	.word	0x20000de4
 8006f6c:	20000de8 	.word	0x20000de8
 8006f70:	e000ed20 	.word	0xe000ed20
 8006f74:	2000006c 	.word	0x2000006c

08006f78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006f78:	b480      	push	{r7}
 8006f7a:	b083      	sub	sp, #12
 8006f7c:	af00      	add	r7, sp, #0
 8006f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f82:	f383 8811 	msr	BASEPRI, r3
 8006f86:	f3bf 8f6f 	isb	sy
 8006f8a:	f3bf 8f4f 	dsb	sy
 8006f8e:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006f90:	4b0e      	ldr	r3, [pc, #56]	; (8006fcc <vPortEnterCritical+0x54>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	3301      	adds	r3, #1
 8006f96:	4a0d      	ldr	r2, [pc, #52]	; (8006fcc <vPortEnterCritical+0x54>)
 8006f98:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006f9a:	4b0c      	ldr	r3, [pc, #48]	; (8006fcc <vPortEnterCritical+0x54>)
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	2b01      	cmp	r3, #1
 8006fa0:	d10e      	bne.n	8006fc0 <vPortEnterCritical+0x48>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006fa2:	4b0b      	ldr	r3, [pc, #44]	; (8006fd0 <vPortEnterCritical+0x58>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	b2db      	uxtb	r3, r3
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d009      	beq.n	8006fc0 <vPortEnterCritical+0x48>
 8006fac:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fb0:	f383 8811 	msr	BASEPRI, r3
 8006fb4:	f3bf 8f6f 	isb	sy
 8006fb8:	f3bf 8f4f 	dsb	sy
 8006fbc:	603b      	str	r3, [r7, #0]
 8006fbe:	e7fe      	b.n	8006fbe <vPortEnterCritical+0x46>
	}
}
 8006fc0:	bf00      	nop
 8006fc2:	370c      	adds	r7, #12
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	bc80      	pop	{r7}
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	2000006c 	.word	0x2000006c
 8006fd0:	e000ed04 	.word	0xe000ed04

08006fd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006fd4:	b480      	push	{r7}
 8006fd6:	b083      	sub	sp, #12
 8006fd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006fda:	4b10      	ldr	r3, [pc, #64]	; (800701c <vPortExitCritical+0x48>)
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d109      	bne.n	8006ff6 <vPortExitCritical+0x22>
 8006fe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fe6:	f383 8811 	msr	BASEPRI, r3
 8006fea:	f3bf 8f6f 	isb	sy
 8006fee:	f3bf 8f4f 	dsb	sy
 8006ff2:	607b      	str	r3, [r7, #4]
 8006ff4:	e7fe      	b.n	8006ff4 <vPortExitCritical+0x20>
	uxCriticalNesting--;
 8006ff6:	4b09      	ldr	r3, [pc, #36]	; (800701c <vPortExitCritical+0x48>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	3b01      	subs	r3, #1
 8006ffc:	4a07      	ldr	r2, [pc, #28]	; (800701c <vPortExitCritical+0x48>)
 8006ffe:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007000:	4b06      	ldr	r3, [pc, #24]	; (800701c <vPortExitCritical+0x48>)
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	2b00      	cmp	r3, #0
 8007006:	d104      	bne.n	8007012 <vPortExitCritical+0x3e>
 8007008:	2300      	movs	r3, #0
 800700a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800700c:	683b      	ldr	r3, [r7, #0]
 800700e:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8007012:	bf00      	nop
 8007014:	370c      	adds	r7, #12
 8007016:	46bd      	mov	sp, r7
 8007018:	bc80      	pop	{r7}
 800701a:	4770      	bx	lr
 800701c:	2000006c 	.word	0x2000006c

08007020 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007020:	f3ef 8009 	mrs	r0, PSP
 8007024:	f3bf 8f6f 	isb	sy
 8007028:	4b0d      	ldr	r3, [pc, #52]	; (8007060 <pxCurrentTCBConst>)
 800702a:	681a      	ldr	r2, [r3, #0]
 800702c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007030:	6010      	str	r0, [r2, #0]
 8007032:	e92d 4008 	stmdb	sp!, {r3, lr}
 8007036:	f04f 0050 	mov.w	r0, #80	; 0x50
 800703a:	f380 8811 	msr	BASEPRI, r0
 800703e:	f7ff f80f 	bl	8006060 <vTaskSwitchContext>
 8007042:	f04f 0000 	mov.w	r0, #0
 8007046:	f380 8811 	msr	BASEPRI, r0
 800704a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800704e:	6819      	ldr	r1, [r3, #0]
 8007050:	6808      	ldr	r0, [r1, #0]
 8007052:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8007056:	f380 8809 	msr	PSP, r0
 800705a:	f3bf 8f6f 	isb	sy
 800705e:	4770      	bx	lr

08007060 <pxCurrentTCBConst>:
 8007060:	200007b8 	.word	0x200007b8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007064:	bf00      	nop
 8007066:	bf00      	nop

08007068 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007068:	b580      	push	{r7, lr}
 800706a:	b082      	sub	sp, #8
 800706c:	af00      	add	r7, sp, #0
	__asm volatile
 800706e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007072:	f383 8811 	msr	BASEPRI, r3
 8007076:	f3bf 8f6f 	isb	sy
 800707a:	f3bf 8f4f 	dsb	sy
 800707e:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007080:	f7fe ff30 	bl	8005ee4 <xTaskIncrementTick>
 8007084:	4603      	mov	r3, r0
 8007086:	2b00      	cmp	r3, #0
 8007088:	d003      	beq.n	8007092 <SysTick_Handler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800708a:	4b06      	ldr	r3, [pc, #24]	; (80070a4 <SysTick_Handler+0x3c>)
 800708c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007090:	601a      	str	r2, [r3, #0]
 8007092:	2300      	movs	r3, #0
 8007094:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 800709c:	bf00      	nop
 800709e:	3708      	adds	r7, #8
 80070a0:	46bd      	mov	sp, r7
 80070a2:	bd80      	pop	{r7, pc}
 80070a4:	e000ed04 	.word	0xe000ed04

080070a8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80070a8:	b480      	push	{r7}
 80070aa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80070ac:	4b0a      	ldr	r3, [pc, #40]	; (80070d8 <vPortSetupTimerInterrupt+0x30>)
 80070ae:	2200      	movs	r2, #0
 80070b0:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80070b2:	4b0a      	ldr	r3, [pc, #40]	; (80070dc <vPortSetupTimerInterrupt+0x34>)
 80070b4:	2200      	movs	r2, #0
 80070b6:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80070b8:	4b09      	ldr	r3, [pc, #36]	; (80070e0 <vPortSetupTimerInterrupt+0x38>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	4a09      	ldr	r2, [pc, #36]	; (80070e4 <vPortSetupTimerInterrupt+0x3c>)
 80070be:	fba2 2303 	umull	r2, r3, r2, r3
 80070c2:	099b      	lsrs	r3, r3, #6
 80070c4:	4a08      	ldr	r2, [pc, #32]	; (80070e8 <vPortSetupTimerInterrupt+0x40>)
 80070c6:	3b01      	subs	r3, #1
 80070c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80070ca:	4b03      	ldr	r3, [pc, #12]	; (80070d8 <vPortSetupTimerInterrupt+0x30>)
 80070cc:	2207      	movs	r2, #7
 80070ce:	601a      	str	r2, [r3, #0]
}
 80070d0:	bf00      	nop
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bc80      	pop	{r7}
 80070d6:	4770      	bx	lr
 80070d8:	e000e010 	.word	0xe000e010
 80070dc:	e000e018 	.word	0xe000e018
 80070e0:	20000060 	.word	0x20000060
 80070e4:	10624dd3 	.word	0x10624dd3
 80070e8:	e000e014 	.word	0xe000e014

080070ec <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80070f2:	f3ef 8305 	mrs	r3, IPSR
 80070f6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80070f8:	68fb      	ldr	r3, [r7, #12]
 80070fa:	2b0f      	cmp	r3, #15
 80070fc:	d913      	bls.n	8007126 <vPortValidateInterruptPriority+0x3a>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80070fe:	4a15      	ldr	r2, [pc, #84]	; (8007154 <vPortValidateInterruptPriority+0x68>)
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	4413      	add	r3, r2
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007108:	4b13      	ldr	r3, [pc, #76]	; (8007158 <vPortValidateInterruptPriority+0x6c>)
 800710a:	781b      	ldrb	r3, [r3, #0]
 800710c:	7afa      	ldrb	r2, [r7, #11]
 800710e:	429a      	cmp	r2, r3
 8007110:	d209      	bcs.n	8007126 <vPortValidateInterruptPriority+0x3a>
	__asm volatile
 8007112:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007116:	f383 8811 	msr	BASEPRI, r3
 800711a:	f3bf 8f6f 	isb	sy
 800711e:	f3bf 8f4f 	dsb	sy
 8007122:	607b      	str	r3, [r7, #4]
 8007124:	e7fe      	b.n	8007124 <vPortValidateInterruptPriority+0x38>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007126:	4b0d      	ldr	r3, [pc, #52]	; (800715c <vPortValidateInterruptPriority+0x70>)
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800712e:	4b0c      	ldr	r3, [pc, #48]	; (8007160 <vPortValidateInterruptPriority+0x74>)
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	429a      	cmp	r2, r3
 8007134:	d909      	bls.n	800714a <vPortValidateInterruptPriority+0x5e>
 8007136:	f04f 0350 	mov.w	r3, #80	; 0x50
 800713a:	f383 8811 	msr	BASEPRI, r3
 800713e:	f3bf 8f6f 	isb	sy
 8007142:	f3bf 8f4f 	dsb	sy
 8007146:	603b      	str	r3, [r7, #0]
 8007148:	e7fe      	b.n	8007148 <vPortValidateInterruptPriority+0x5c>
	}
 800714a:	bf00      	nop
 800714c:	3714      	adds	r7, #20
 800714e:	46bd      	mov	sp, r7
 8007150:	bc80      	pop	{r7}
 8007152:	4770      	bx	lr
 8007154:	e000e3f0 	.word	0xe000e3f0
 8007158:	20000de4 	.word	0x20000de4
 800715c:	e000ed0c 	.word	0xe000ed0c
 8007160:	20000de8 	.word	0x20000de8

08007164 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007164:	b580      	push	{r7, lr}
 8007166:	b08a      	sub	sp, #40	; 0x28
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800716c:	2300      	movs	r3, #0
 800716e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007170:	f7fe fdee 	bl	8005d50 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007174:	4b57      	ldr	r3, [pc, #348]	; (80072d4 <pvPortMalloc+0x170>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d101      	bne.n	8007180 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800717c:	f000 f90c 	bl	8007398 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007180:	4b55      	ldr	r3, [pc, #340]	; (80072d8 <pvPortMalloc+0x174>)
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4013      	ands	r3, r2
 8007188:	2b00      	cmp	r3, #0
 800718a:	f040 808c 	bne.w	80072a6 <pvPortMalloc+0x142>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d01c      	beq.n	80071ce <pvPortMalloc+0x6a>
			{
				xWantedSize += xHeapStructSize;
 8007194:	2208      	movs	r2, #8
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	4413      	add	r3, r2
 800719a:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	f003 0307 	and.w	r3, r3, #7
 80071a2:	2b00      	cmp	r3, #0
 80071a4:	d013      	beq.n	80071ce <pvPortMalloc+0x6a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	f023 0307 	bic.w	r3, r3, #7
 80071ac:	3308      	adds	r3, #8
 80071ae:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	f003 0307 	and.w	r3, r3, #7
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d009      	beq.n	80071ce <pvPortMalloc+0x6a>
 80071ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071be:	f383 8811 	msr	BASEPRI, r3
 80071c2:	f3bf 8f6f 	isb	sy
 80071c6:	f3bf 8f4f 	dsb	sy
 80071ca:	617b      	str	r3, [r7, #20]
 80071cc:	e7fe      	b.n	80071cc <pvPortMalloc+0x68>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d068      	beq.n	80072a6 <pvPortMalloc+0x142>
 80071d4:	4b41      	ldr	r3, [pc, #260]	; (80072dc <pvPortMalloc+0x178>)
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	429a      	cmp	r2, r3
 80071dc:	d863      	bhi.n	80072a6 <pvPortMalloc+0x142>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80071de:	4b40      	ldr	r3, [pc, #256]	; (80072e0 <pvPortMalloc+0x17c>)
 80071e0:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80071e2:	4b3f      	ldr	r3, [pc, #252]	; (80072e0 <pvPortMalloc+0x17c>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80071e8:	e004      	b.n	80071f4 <pvPortMalloc+0x90>
				{
					pxPreviousBlock = pxBlock;
 80071ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071ec:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80071ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80071f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80071f6:	685b      	ldr	r3, [r3, #4]
 80071f8:	687a      	ldr	r2, [r7, #4]
 80071fa:	429a      	cmp	r2, r3
 80071fc:	d903      	bls.n	8007206 <pvPortMalloc+0xa2>
 80071fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d1f1      	bne.n	80071ea <pvPortMalloc+0x86>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007206:	4b33      	ldr	r3, [pc, #204]	; (80072d4 <pvPortMalloc+0x170>)
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800720c:	429a      	cmp	r2, r3
 800720e:	d04a      	beq.n	80072a6 <pvPortMalloc+0x142>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007210:	6a3b      	ldr	r3, [r7, #32]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	2208      	movs	r2, #8
 8007216:	4413      	add	r3, r2
 8007218:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800721a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800721c:	681a      	ldr	r2, [r3, #0]
 800721e:	6a3b      	ldr	r3, [r7, #32]
 8007220:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	1ad2      	subs	r2, r2, r3
 800722a:	2308      	movs	r3, #8
 800722c:	005b      	lsls	r3, r3, #1
 800722e:	429a      	cmp	r2, r3
 8007230:	d91e      	bls.n	8007270 <pvPortMalloc+0x10c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007232:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	4413      	add	r3, r2
 8007238:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800723a:	69bb      	ldr	r3, [r7, #24]
 800723c:	f003 0307 	and.w	r3, r3, #7
 8007240:	2b00      	cmp	r3, #0
 8007242:	d009      	beq.n	8007258 <pvPortMalloc+0xf4>
 8007244:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007248:	f383 8811 	msr	BASEPRI, r3
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	613b      	str	r3, [r7, #16]
 8007256:	e7fe      	b.n	8007256 <pvPortMalloc+0xf2>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725a:	685a      	ldr	r2, [r3, #4]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	1ad2      	subs	r2, r2, r3
 8007260:	69bb      	ldr	r3, [r7, #24]
 8007262:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007264:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007266:	687a      	ldr	r2, [r7, #4]
 8007268:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800726a:	69b8      	ldr	r0, [r7, #24]
 800726c:	f000 f8f6 	bl	800745c <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007270:	4b1a      	ldr	r3, [pc, #104]	; (80072dc <pvPortMalloc+0x178>)
 8007272:	681a      	ldr	r2, [r3, #0]
 8007274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	1ad3      	subs	r3, r2, r3
 800727a:	4a18      	ldr	r2, [pc, #96]	; (80072dc <pvPortMalloc+0x178>)
 800727c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800727e:	4b17      	ldr	r3, [pc, #92]	; (80072dc <pvPortMalloc+0x178>)
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	4b18      	ldr	r3, [pc, #96]	; (80072e4 <pvPortMalloc+0x180>)
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	429a      	cmp	r2, r3
 8007288:	d203      	bcs.n	8007292 <pvPortMalloc+0x12e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800728a:	4b14      	ldr	r3, [pc, #80]	; (80072dc <pvPortMalloc+0x178>)
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	4a15      	ldr	r2, [pc, #84]	; (80072e4 <pvPortMalloc+0x180>)
 8007290:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007294:	685a      	ldr	r2, [r3, #4]
 8007296:	4b10      	ldr	r3, [pc, #64]	; (80072d8 <pvPortMalloc+0x174>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	431a      	orrs	r2, r3
 800729c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80072a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a2:	2200      	movs	r2, #0
 80072a4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80072a6:	f7fe fd61 	bl	8005d6c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80072aa:	69fb      	ldr	r3, [r7, #28]
 80072ac:	f003 0307 	and.w	r3, r3, #7
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d009      	beq.n	80072c8 <pvPortMalloc+0x164>
 80072b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072b8:	f383 8811 	msr	BASEPRI, r3
 80072bc:	f3bf 8f6f 	isb	sy
 80072c0:	f3bf 8f4f 	dsb	sy
 80072c4:	60fb      	str	r3, [r7, #12]
 80072c6:	e7fe      	b.n	80072c6 <pvPortMalloc+0x162>
	return pvReturn;
 80072c8:	69fb      	ldr	r3, [r7, #28]
}
 80072ca:	4618      	mov	r0, r3
 80072cc:	3728      	adds	r7, #40	; 0x28
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bd80      	pop	{r7, pc}
 80072d2:	bf00      	nop
 80072d4:	200019f4 	.word	0x200019f4
 80072d8:	20001a00 	.word	0x20001a00
 80072dc:	200019f8 	.word	0x200019f8
 80072e0:	200019ec 	.word	0x200019ec
 80072e4:	200019fc 	.word	0x200019fc

080072e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b086      	sub	sp, #24
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d046      	beq.n	8007388 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80072fa:	2308      	movs	r3, #8
 80072fc:	425b      	negs	r3, r3
 80072fe:	697a      	ldr	r2, [r7, #20]
 8007300:	4413      	add	r3, r2
 8007302:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007304:	697b      	ldr	r3, [r7, #20]
 8007306:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007308:	693b      	ldr	r3, [r7, #16]
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	4b20      	ldr	r3, [pc, #128]	; (8007390 <vPortFree+0xa8>)
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4013      	ands	r3, r2
 8007312:	2b00      	cmp	r3, #0
 8007314:	d109      	bne.n	800732a <vPortFree+0x42>
 8007316:	f04f 0350 	mov.w	r3, #80	; 0x50
 800731a:	f383 8811 	msr	BASEPRI, r3
 800731e:	f3bf 8f6f 	isb	sy
 8007322:	f3bf 8f4f 	dsb	sy
 8007326:	60fb      	str	r3, [r7, #12]
 8007328:	e7fe      	b.n	8007328 <vPortFree+0x40>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800732a:	693b      	ldr	r3, [r7, #16]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	2b00      	cmp	r3, #0
 8007330:	d009      	beq.n	8007346 <vPortFree+0x5e>
 8007332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007336:	f383 8811 	msr	BASEPRI, r3
 800733a:	f3bf 8f6f 	isb	sy
 800733e:	f3bf 8f4f 	dsb	sy
 8007342:	60bb      	str	r3, [r7, #8]
 8007344:	e7fe      	b.n	8007344 <vPortFree+0x5c>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007346:	693b      	ldr	r3, [r7, #16]
 8007348:	685a      	ldr	r2, [r3, #4]
 800734a:	4b11      	ldr	r3, [pc, #68]	; (8007390 <vPortFree+0xa8>)
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	4013      	ands	r3, r2
 8007350:	2b00      	cmp	r3, #0
 8007352:	d019      	beq.n	8007388 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007354:	693b      	ldr	r3, [r7, #16]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	2b00      	cmp	r3, #0
 800735a:	d115      	bne.n	8007388 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800735c:	693b      	ldr	r3, [r7, #16]
 800735e:	685a      	ldr	r2, [r3, #4]
 8007360:	4b0b      	ldr	r3, [pc, #44]	; (8007390 <vPortFree+0xa8>)
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	43db      	mvns	r3, r3
 8007366:	401a      	ands	r2, r3
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800736c:	f7fe fcf0 	bl	8005d50 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	685a      	ldr	r2, [r3, #4]
 8007374:	4b07      	ldr	r3, [pc, #28]	; (8007394 <vPortFree+0xac>)
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	4413      	add	r3, r2
 800737a:	4a06      	ldr	r2, [pc, #24]	; (8007394 <vPortFree+0xac>)
 800737c:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800737e:	6938      	ldr	r0, [r7, #16]
 8007380:	f000 f86c 	bl	800745c <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007384:	f7fe fcf2 	bl	8005d6c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007388:	bf00      	nop
 800738a:	3718      	adds	r7, #24
 800738c:	46bd      	mov	sp, r7
 800738e:	bd80      	pop	{r7, pc}
 8007390:	20001a00 	.word	0x20001a00
 8007394:	200019f8 	.word	0x200019f8

08007398 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007398:	b480      	push	{r7}
 800739a:	b085      	sub	sp, #20
 800739c:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800739e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80073a2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80073a4:	4b27      	ldr	r3, [pc, #156]	; (8007444 <prvHeapInit+0xac>)
 80073a6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f003 0307 	and.w	r3, r3, #7
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d00c      	beq.n	80073cc <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	3307      	adds	r3, #7
 80073b6:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80073b8:	68fb      	ldr	r3, [r7, #12]
 80073ba:	f023 0307 	bic.w	r3, r3, #7
 80073be:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80073c0:	68ba      	ldr	r2, [r7, #8]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	1ad3      	subs	r3, r2, r3
 80073c6:	4a1f      	ldr	r2, [pc, #124]	; (8007444 <prvHeapInit+0xac>)
 80073c8:	4413      	add	r3, r2
 80073ca:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80073d0:	4a1d      	ldr	r2, [pc, #116]	; (8007448 <prvHeapInit+0xb0>)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80073d6:	4b1c      	ldr	r3, [pc, #112]	; (8007448 <prvHeapInit+0xb0>)
 80073d8:	2200      	movs	r2, #0
 80073da:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	68ba      	ldr	r2, [r7, #8]
 80073e0:	4413      	add	r3, r2
 80073e2:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80073e4:	2208      	movs	r2, #8
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	1a9b      	subs	r3, r3, r2
 80073ea:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f023 0307 	bic.w	r3, r3, #7
 80073f2:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	4a15      	ldr	r2, [pc, #84]	; (800744c <prvHeapInit+0xb4>)
 80073f8:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80073fa:	4b14      	ldr	r3, [pc, #80]	; (800744c <prvHeapInit+0xb4>)
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	2200      	movs	r2, #0
 8007400:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007402:	4b12      	ldr	r3, [pc, #72]	; (800744c <prvHeapInit+0xb4>)
 8007404:	681b      	ldr	r3, [r3, #0]
 8007406:	2200      	movs	r2, #0
 8007408:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	68fa      	ldr	r2, [r7, #12]
 8007412:	1ad2      	subs	r2, r2, r3
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007418:	4b0c      	ldr	r3, [pc, #48]	; (800744c <prvHeapInit+0xb4>)
 800741a:	681a      	ldr	r2, [r3, #0]
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	4a0a      	ldr	r2, [pc, #40]	; (8007450 <prvHeapInit+0xb8>)
 8007426:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	685b      	ldr	r3, [r3, #4]
 800742c:	4a09      	ldr	r2, [pc, #36]	; (8007454 <prvHeapInit+0xbc>)
 800742e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007430:	4b09      	ldr	r3, [pc, #36]	; (8007458 <prvHeapInit+0xc0>)
 8007432:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8007436:	601a      	str	r2, [r3, #0]
}
 8007438:	bf00      	nop
 800743a:	3714      	adds	r7, #20
 800743c:	46bd      	mov	sp, r7
 800743e:	bc80      	pop	{r7}
 8007440:	4770      	bx	lr
 8007442:	bf00      	nop
 8007444:	20000dec 	.word	0x20000dec
 8007448:	200019ec 	.word	0x200019ec
 800744c:	200019f4 	.word	0x200019f4
 8007450:	200019fc 	.word	0x200019fc
 8007454:	200019f8 	.word	0x200019f8
 8007458:	20001a00 	.word	0x20001a00

0800745c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800745c:	b480      	push	{r7}
 800745e:	b085      	sub	sp, #20
 8007460:	af00      	add	r7, sp, #0
 8007462:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007464:	4b27      	ldr	r3, [pc, #156]	; (8007504 <prvInsertBlockIntoFreeList+0xa8>)
 8007466:	60fb      	str	r3, [r7, #12]
 8007468:	e002      	b.n	8007470 <prvInsertBlockIntoFreeList+0x14>
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	60fb      	str	r3, [r7, #12]
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	687a      	ldr	r2, [r7, #4]
 8007476:	429a      	cmp	r2, r3
 8007478:	d8f7      	bhi.n	800746a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	685b      	ldr	r3, [r3, #4]
 8007482:	68ba      	ldr	r2, [r7, #8]
 8007484:	4413      	add	r3, r2
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	429a      	cmp	r2, r3
 800748a:	d108      	bne.n	800749e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	685a      	ldr	r2, [r3, #4]
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	685b      	ldr	r3, [r3, #4]
 8007494:	441a      	add	r2, r3
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	685b      	ldr	r3, [r3, #4]
 80074a6:	68ba      	ldr	r2, [r7, #8]
 80074a8:	441a      	add	r2, r3
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	429a      	cmp	r2, r3
 80074b0:	d118      	bne.n	80074e4 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681a      	ldr	r2, [r3, #0]
 80074b6:	4b14      	ldr	r3, [pc, #80]	; (8007508 <prvInsertBlockIntoFreeList+0xac>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	429a      	cmp	r2, r3
 80074bc:	d00d      	beq.n	80074da <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	685a      	ldr	r2, [r3, #4]
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	685b      	ldr	r3, [r3, #4]
 80074c8:	441a      	add	r2, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	681a      	ldr	r2, [r3, #0]
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	601a      	str	r2, [r3, #0]
 80074d8:	e008      	b.n	80074ec <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80074da:	4b0b      	ldr	r3, [pc, #44]	; (8007508 <prvInsertBlockIntoFreeList+0xac>)
 80074dc:	681a      	ldr	r2, [r3, #0]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	601a      	str	r2, [r3, #0]
 80074e2:	e003      	b.n	80074ec <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80074ec:	68fa      	ldr	r2, [r7, #12]
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	429a      	cmp	r2, r3
 80074f2:	d002      	beq.n	80074fa <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	687a      	ldr	r2, [r7, #4]
 80074f8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80074fa:	bf00      	nop
 80074fc:	3714      	adds	r7, #20
 80074fe:	46bd      	mov	sp, r7
 8007500:	bc80      	pop	{r7}
 8007502:	4770      	bx	lr
 8007504:	200019ec 	.word	0x200019ec
 8007508:	200019f4 	.word	0x200019f4

0800750c <__errno>:
 800750c:	4b01      	ldr	r3, [pc, #4]	; (8007514 <__errno+0x8>)
 800750e:	6818      	ldr	r0, [r3, #0]
 8007510:	4770      	bx	lr
 8007512:	bf00      	nop
 8007514:	20000070 	.word	0x20000070

08007518 <__libc_init_array>:
 8007518:	b570      	push	{r4, r5, r6, lr}
 800751a:	2500      	movs	r5, #0
 800751c:	4e0c      	ldr	r6, [pc, #48]	; (8007550 <__libc_init_array+0x38>)
 800751e:	4c0d      	ldr	r4, [pc, #52]	; (8007554 <__libc_init_array+0x3c>)
 8007520:	1ba4      	subs	r4, r4, r6
 8007522:	10a4      	asrs	r4, r4, #2
 8007524:	42a5      	cmp	r5, r4
 8007526:	d109      	bne.n	800753c <__libc_init_array+0x24>
 8007528:	f000 f8f6 	bl	8007718 <_init>
 800752c:	2500      	movs	r5, #0
 800752e:	4e0a      	ldr	r6, [pc, #40]	; (8007558 <__libc_init_array+0x40>)
 8007530:	4c0a      	ldr	r4, [pc, #40]	; (800755c <__libc_init_array+0x44>)
 8007532:	1ba4      	subs	r4, r4, r6
 8007534:	10a4      	asrs	r4, r4, #2
 8007536:	42a5      	cmp	r5, r4
 8007538:	d105      	bne.n	8007546 <__libc_init_array+0x2e>
 800753a:	bd70      	pop	{r4, r5, r6, pc}
 800753c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007540:	4798      	blx	r3
 8007542:	3501      	adds	r5, #1
 8007544:	e7ee      	b.n	8007524 <__libc_init_array+0xc>
 8007546:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800754a:	4798      	blx	r3
 800754c:	3501      	adds	r5, #1
 800754e:	e7f2      	b.n	8007536 <__libc_init_array+0x1e>
 8007550:	08007a40 	.word	0x08007a40
 8007554:	08007a40 	.word	0x08007a40
 8007558:	08007a40 	.word	0x08007a40
 800755c:	08007a44 	.word	0x08007a44

08007560 <malloc>:
 8007560:	4b02      	ldr	r3, [pc, #8]	; (800756c <malloc+0xc>)
 8007562:	4601      	mov	r1, r0
 8007564:	6818      	ldr	r0, [r3, #0]
 8007566:	f000 b86b 	b.w	8007640 <_malloc_r>
 800756a:	bf00      	nop
 800756c:	20000070 	.word	0x20000070

08007570 <free>:
 8007570:	4b02      	ldr	r3, [pc, #8]	; (800757c <free+0xc>)
 8007572:	4601      	mov	r1, r0
 8007574:	6818      	ldr	r0, [r3, #0]
 8007576:	f000 b817 	b.w	80075a8 <_free_r>
 800757a:	bf00      	nop
 800757c:	20000070 	.word	0x20000070

08007580 <memcpy>:
 8007580:	b510      	push	{r4, lr}
 8007582:	1e43      	subs	r3, r0, #1
 8007584:	440a      	add	r2, r1
 8007586:	4291      	cmp	r1, r2
 8007588:	d100      	bne.n	800758c <memcpy+0xc>
 800758a:	bd10      	pop	{r4, pc}
 800758c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007590:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007594:	e7f7      	b.n	8007586 <memcpy+0x6>

08007596 <memset>:
 8007596:	4603      	mov	r3, r0
 8007598:	4402      	add	r2, r0
 800759a:	4293      	cmp	r3, r2
 800759c:	d100      	bne.n	80075a0 <memset+0xa>
 800759e:	4770      	bx	lr
 80075a0:	f803 1b01 	strb.w	r1, [r3], #1
 80075a4:	e7f9      	b.n	800759a <memset+0x4>
	...

080075a8 <_free_r>:
 80075a8:	b538      	push	{r3, r4, r5, lr}
 80075aa:	4605      	mov	r5, r0
 80075ac:	2900      	cmp	r1, #0
 80075ae:	d043      	beq.n	8007638 <_free_r+0x90>
 80075b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80075b4:	1f0c      	subs	r4, r1, #4
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	bfb8      	it	lt
 80075ba:	18e4      	addlt	r4, r4, r3
 80075bc:	f000 f8aa 	bl	8007714 <__malloc_lock>
 80075c0:	4a1e      	ldr	r2, [pc, #120]	; (800763c <_free_r+0x94>)
 80075c2:	6813      	ldr	r3, [r2, #0]
 80075c4:	4610      	mov	r0, r2
 80075c6:	b933      	cbnz	r3, 80075d6 <_free_r+0x2e>
 80075c8:	6063      	str	r3, [r4, #4]
 80075ca:	6014      	str	r4, [r2, #0]
 80075cc:	4628      	mov	r0, r5
 80075ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80075d2:	f000 b8a0 	b.w	8007716 <__malloc_unlock>
 80075d6:	42a3      	cmp	r3, r4
 80075d8:	d90b      	bls.n	80075f2 <_free_r+0x4a>
 80075da:	6821      	ldr	r1, [r4, #0]
 80075dc:	1862      	adds	r2, r4, r1
 80075de:	4293      	cmp	r3, r2
 80075e0:	bf01      	itttt	eq
 80075e2:	681a      	ldreq	r2, [r3, #0]
 80075e4:	685b      	ldreq	r3, [r3, #4]
 80075e6:	1852      	addeq	r2, r2, r1
 80075e8:	6022      	streq	r2, [r4, #0]
 80075ea:	6063      	str	r3, [r4, #4]
 80075ec:	6004      	str	r4, [r0, #0]
 80075ee:	e7ed      	b.n	80075cc <_free_r+0x24>
 80075f0:	4613      	mov	r3, r2
 80075f2:	685a      	ldr	r2, [r3, #4]
 80075f4:	b10a      	cbz	r2, 80075fa <_free_r+0x52>
 80075f6:	42a2      	cmp	r2, r4
 80075f8:	d9fa      	bls.n	80075f0 <_free_r+0x48>
 80075fa:	6819      	ldr	r1, [r3, #0]
 80075fc:	1858      	adds	r0, r3, r1
 80075fe:	42a0      	cmp	r0, r4
 8007600:	d10b      	bne.n	800761a <_free_r+0x72>
 8007602:	6820      	ldr	r0, [r4, #0]
 8007604:	4401      	add	r1, r0
 8007606:	1858      	adds	r0, r3, r1
 8007608:	4282      	cmp	r2, r0
 800760a:	6019      	str	r1, [r3, #0]
 800760c:	d1de      	bne.n	80075cc <_free_r+0x24>
 800760e:	6810      	ldr	r0, [r2, #0]
 8007610:	6852      	ldr	r2, [r2, #4]
 8007612:	4401      	add	r1, r0
 8007614:	6019      	str	r1, [r3, #0]
 8007616:	605a      	str	r2, [r3, #4]
 8007618:	e7d8      	b.n	80075cc <_free_r+0x24>
 800761a:	d902      	bls.n	8007622 <_free_r+0x7a>
 800761c:	230c      	movs	r3, #12
 800761e:	602b      	str	r3, [r5, #0]
 8007620:	e7d4      	b.n	80075cc <_free_r+0x24>
 8007622:	6820      	ldr	r0, [r4, #0]
 8007624:	1821      	adds	r1, r4, r0
 8007626:	428a      	cmp	r2, r1
 8007628:	bf01      	itttt	eq
 800762a:	6811      	ldreq	r1, [r2, #0]
 800762c:	6852      	ldreq	r2, [r2, #4]
 800762e:	1809      	addeq	r1, r1, r0
 8007630:	6021      	streq	r1, [r4, #0]
 8007632:	6062      	str	r2, [r4, #4]
 8007634:	605c      	str	r4, [r3, #4]
 8007636:	e7c9      	b.n	80075cc <_free_r+0x24>
 8007638:	bd38      	pop	{r3, r4, r5, pc}
 800763a:	bf00      	nop
 800763c:	20001a04 	.word	0x20001a04

08007640 <_malloc_r>:
 8007640:	b570      	push	{r4, r5, r6, lr}
 8007642:	1ccd      	adds	r5, r1, #3
 8007644:	f025 0503 	bic.w	r5, r5, #3
 8007648:	3508      	adds	r5, #8
 800764a:	2d0c      	cmp	r5, #12
 800764c:	bf38      	it	cc
 800764e:	250c      	movcc	r5, #12
 8007650:	2d00      	cmp	r5, #0
 8007652:	4606      	mov	r6, r0
 8007654:	db01      	blt.n	800765a <_malloc_r+0x1a>
 8007656:	42a9      	cmp	r1, r5
 8007658:	d903      	bls.n	8007662 <_malloc_r+0x22>
 800765a:	230c      	movs	r3, #12
 800765c:	6033      	str	r3, [r6, #0]
 800765e:	2000      	movs	r0, #0
 8007660:	bd70      	pop	{r4, r5, r6, pc}
 8007662:	f000 f857 	bl	8007714 <__malloc_lock>
 8007666:	4a21      	ldr	r2, [pc, #132]	; (80076ec <_malloc_r+0xac>)
 8007668:	6814      	ldr	r4, [r2, #0]
 800766a:	4621      	mov	r1, r4
 800766c:	b991      	cbnz	r1, 8007694 <_malloc_r+0x54>
 800766e:	4c20      	ldr	r4, [pc, #128]	; (80076f0 <_malloc_r+0xb0>)
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	b91b      	cbnz	r3, 800767c <_malloc_r+0x3c>
 8007674:	4630      	mov	r0, r6
 8007676:	f000 f83d 	bl	80076f4 <_sbrk_r>
 800767a:	6020      	str	r0, [r4, #0]
 800767c:	4629      	mov	r1, r5
 800767e:	4630      	mov	r0, r6
 8007680:	f000 f838 	bl	80076f4 <_sbrk_r>
 8007684:	1c43      	adds	r3, r0, #1
 8007686:	d124      	bne.n	80076d2 <_malloc_r+0x92>
 8007688:	230c      	movs	r3, #12
 800768a:	4630      	mov	r0, r6
 800768c:	6033      	str	r3, [r6, #0]
 800768e:	f000 f842 	bl	8007716 <__malloc_unlock>
 8007692:	e7e4      	b.n	800765e <_malloc_r+0x1e>
 8007694:	680b      	ldr	r3, [r1, #0]
 8007696:	1b5b      	subs	r3, r3, r5
 8007698:	d418      	bmi.n	80076cc <_malloc_r+0x8c>
 800769a:	2b0b      	cmp	r3, #11
 800769c:	d90f      	bls.n	80076be <_malloc_r+0x7e>
 800769e:	600b      	str	r3, [r1, #0]
 80076a0:	18cc      	adds	r4, r1, r3
 80076a2:	50cd      	str	r5, [r1, r3]
 80076a4:	4630      	mov	r0, r6
 80076a6:	f000 f836 	bl	8007716 <__malloc_unlock>
 80076aa:	f104 000b 	add.w	r0, r4, #11
 80076ae:	1d23      	adds	r3, r4, #4
 80076b0:	f020 0007 	bic.w	r0, r0, #7
 80076b4:	1ac3      	subs	r3, r0, r3
 80076b6:	d0d3      	beq.n	8007660 <_malloc_r+0x20>
 80076b8:	425a      	negs	r2, r3
 80076ba:	50e2      	str	r2, [r4, r3]
 80076bc:	e7d0      	b.n	8007660 <_malloc_r+0x20>
 80076be:	684b      	ldr	r3, [r1, #4]
 80076c0:	428c      	cmp	r4, r1
 80076c2:	bf16      	itet	ne
 80076c4:	6063      	strne	r3, [r4, #4]
 80076c6:	6013      	streq	r3, [r2, #0]
 80076c8:	460c      	movne	r4, r1
 80076ca:	e7eb      	b.n	80076a4 <_malloc_r+0x64>
 80076cc:	460c      	mov	r4, r1
 80076ce:	6849      	ldr	r1, [r1, #4]
 80076d0:	e7cc      	b.n	800766c <_malloc_r+0x2c>
 80076d2:	1cc4      	adds	r4, r0, #3
 80076d4:	f024 0403 	bic.w	r4, r4, #3
 80076d8:	42a0      	cmp	r0, r4
 80076da:	d005      	beq.n	80076e8 <_malloc_r+0xa8>
 80076dc:	1a21      	subs	r1, r4, r0
 80076de:	4630      	mov	r0, r6
 80076e0:	f000 f808 	bl	80076f4 <_sbrk_r>
 80076e4:	3001      	adds	r0, #1
 80076e6:	d0cf      	beq.n	8007688 <_malloc_r+0x48>
 80076e8:	6025      	str	r5, [r4, #0]
 80076ea:	e7db      	b.n	80076a4 <_malloc_r+0x64>
 80076ec:	20001a04 	.word	0x20001a04
 80076f0:	20001a08 	.word	0x20001a08

080076f4 <_sbrk_r>:
 80076f4:	b538      	push	{r3, r4, r5, lr}
 80076f6:	2300      	movs	r3, #0
 80076f8:	4c05      	ldr	r4, [pc, #20]	; (8007710 <_sbrk_r+0x1c>)
 80076fa:	4605      	mov	r5, r0
 80076fc:	4608      	mov	r0, r1
 80076fe:	6023      	str	r3, [r4, #0]
 8007700:	f7f9 fb60 	bl	8000dc4 <_sbrk>
 8007704:	1c43      	adds	r3, r0, #1
 8007706:	d102      	bne.n	800770e <_sbrk_r+0x1a>
 8007708:	6823      	ldr	r3, [r4, #0]
 800770a:	b103      	cbz	r3, 800770e <_sbrk_r+0x1a>
 800770c:	602b      	str	r3, [r5, #0]
 800770e:	bd38      	pop	{r3, r4, r5, pc}
 8007710:	20001c58 	.word	0x20001c58

08007714 <__malloc_lock>:
 8007714:	4770      	bx	lr

08007716 <__malloc_unlock>:
 8007716:	4770      	bx	lr

08007718 <_init>:
 8007718:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800771a:	bf00      	nop
 800771c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800771e:	bc08      	pop	{r3}
 8007720:	469e      	mov	lr, r3
 8007722:	4770      	bx	lr

08007724 <_fini>:
 8007724:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007726:	bf00      	nop
 8007728:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800772a:	bc08      	pop	{r3}
 800772c:	469e      	mov	lr, r3
 800772e:	4770      	bx	lr
