{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1598239429642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1598239429643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 23 23:23:49 2020 " "Processing started: Sun Aug 23 23:23:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1598239429643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239429643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm " "Command: quartus_map --read_settings_files=on --write_settings_files=off fsm -c fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239429644 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1598239432571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1598239432571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vlsi_project/rtl/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /vlsi_project/rtl/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1598239448464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fsm " "Elaborating entity \"fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1598239448662 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pwdata_temp fsm.v(83) " "Verilog HDL Always Construct warning at fsm.v(83): inferring latch(es) for variable \"pwdata_temp\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598239448726 "|fsm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr fsm.v(83) " "Verilog HDL Always Construct warning at fsm.v(83): inferring latch(es) for variable \"addr\", which holds its previous value in one or more paths through the always construct" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1598239448726 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] fsm.v(83) " "Inferred latch for \"addr\[0\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448737 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] fsm.v(83) " "Inferred latch for \"addr\[1\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448737 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] fsm.v(83) " "Inferred latch for \"addr\[2\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448738 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] fsm.v(83) " "Inferred latch for \"addr\[3\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448738 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] fsm.v(83) " "Inferred latch for \"addr\[4\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448738 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] fsm.v(83) " "Inferred latch for \"addr\[5\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448738 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] fsm.v(83) " "Inferred latch for \"addr\[6\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448738 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[7\] fsm.v(83) " "Inferred latch for \"addr\[7\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448739 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[8\] fsm.v(83) " "Inferred latch for \"addr\[8\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448739 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[9\] fsm.v(83) " "Inferred latch for \"addr\[9\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448739 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[10\] fsm.v(83) " "Inferred latch for \"addr\[10\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448739 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[11\] fsm.v(83) " "Inferred latch for \"addr\[11\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448739 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[12\] fsm.v(83) " "Inferred latch for \"addr\[12\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448739 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[13\] fsm.v(83) " "Inferred latch for \"addr\[13\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448740 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[14\] fsm.v(83) " "Inferred latch for \"addr\[14\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448740 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[15\] fsm.v(83) " "Inferred latch for \"addr\[15\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448740 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[16\] fsm.v(83) " "Inferred latch for \"addr\[16\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448740 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[17\] fsm.v(83) " "Inferred latch for \"addr\[17\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448741 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[18\] fsm.v(83) " "Inferred latch for \"addr\[18\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448741 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[19\] fsm.v(83) " "Inferred latch for \"addr\[19\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448741 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[20\] fsm.v(83) " "Inferred latch for \"addr\[20\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448741 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[21\] fsm.v(83) " "Inferred latch for \"addr\[21\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448741 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[22\] fsm.v(83) " "Inferred latch for \"addr\[22\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448741 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[23\] fsm.v(83) " "Inferred latch for \"addr\[23\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448742 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[24\] fsm.v(83) " "Inferred latch for \"addr\[24\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448742 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[25\] fsm.v(83) " "Inferred latch for \"addr\[25\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448742 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[26\] fsm.v(83) " "Inferred latch for \"addr\[26\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448742 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[27\] fsm.v(83) " "Inferred latch for \"addr\[27\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448742 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[28\] fsm.v(83) " "Inferred latch for \"addr\[28\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448742 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[29\] fsm.v(83) " "Inferred latch for \"addr\[29\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448742 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[30\] fsm.v(83) " "Inferred latch for \"addr\[30\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448743 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[31\] fsm.v(83) " "Inferred latch for \"addr\[31\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448743 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[0\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[0\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448743 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[1\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[1\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448743 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[2\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[2\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448743 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[3\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[3\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448743 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[4\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[4\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448743 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[5\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[5\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448744 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[6\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[6\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448744 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[7\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[7\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448744 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[8\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[8\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448744 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[9\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[9\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448744 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[10\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[10\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448744 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[11\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[11\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448744 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[12\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[12\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448745 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[13\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[13\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448745 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[14\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[14\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448745 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[15\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[15\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448745 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[16\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[16\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448745 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[17\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[17\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448745 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[18\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[18\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448746 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[19\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[19\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448746 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[20\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[20\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448746 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[21\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[21\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448746 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[22\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[22\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448746 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[23\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[23\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448746 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[24\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[24\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[25\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[25\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[26\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[26\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[27\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[27\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[28\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[28\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[29\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[29\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[30\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[30\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pwdata_temp\[31\] fsm.v(83) " "Inferred latch for \"pwdata_temp\[31\]\" at fsm.v(83)" {  } { { "../RTL/fsm.v" "" { Text "D:/VLSI_Project/RTL/fsm.v" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239448747 "|fsm"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1598239451117 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1598239451749 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1598239452935 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1598239452935 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "384 " "Implemented 384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "136 " "Implemented 136 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1598239453800 ""} { "Info" "ICUT_CUT_TM_OPINS" "70 " "Implemented 70 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1598239453800 ""} { "Info" "ICUT_CUT_TM_LCELLS" "178 " "Implemented 178 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1598239453800 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1598239453800 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1598239453817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 23 23:24:13 2020 " "Processing ended: Sun Aug 23 23:24:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1598239453817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1598239453817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1598239453817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1598239453817 ""}
