RISCV MP+fence.rw.rw+ctrlfencei
"Fence.rw.rwdWW Rfe DpCtrlFenceIdR Fre"
Cycle=Rfe DpCtrlFenceIdR Fre Fence.rw.rwdWW
Relax=
Safe=Rfe Fre Fence.rw.rwdWW DpCtrlFenceIdR
Generator=diy7 (version 7.55)
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=Fence.rw.rwdWW Rfe DpCtrlFenceIdR Fre
{
uint64_t y; uint64_t x; uint64_t 1:x7; uint64_t 1:x5;

0:x5=1; 0:x6=x; 0:x7=y;
1:x6=y; 1:x8=x;
}
 P0          | P1             ;
 sd x5,0(x6) | ld x5,0(x6)    ;
 fence rw,rw | bne x5,x0,LC00 ;
 sd x5,0(x7) | LC00:          ;
             | fence.i        ;
             | ld x7,0(x8)    ;
exists (1:x5=1 /\ 1:x7=0)
