

================================================================
== Vitis HLS Report for 'fast_accel_Pipeline_VITIS_LOOP_14_1'
================================================================
* Date:           Fri Nov 11 19:46:21 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        FAST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16387|  16387|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_14_1  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     63|    -|
|Register         |        -|    -|      78|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      78|    184|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_591_p2         |         +|   0|  0|  20|          15|           1|
    |add_ln16_fu_619_p2         |         +|   0|  0|  37|          30|          16|
    |i_V_4_fu_570_p2            |         +|   0|  0|  20|          15|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1072_fu_564_p2      |      icmp|   0|  0|  13|          15|          16|
    |icmp_ln14_fu_597_p2        |      icmp|   0|  0|  12|          15|           5|
    |select_ln14_fu_603_p3      |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 121|          93|          57|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_3   |   9|          2|   15|         30|
    |gmem_blk_n_R             |   9|          2|    1|          2|
    |i_V_fu_174               |   9|          2|   15|         30|
    |phi_mul_fu_170           |   9|          2|   30|         60|
    |phi_urem_fu_166          |   9|          2|   15|         30|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   78|        156|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |gmem_addr_read_reg_706            |   8|   0|    8|          0|
    |i_V_fu_174                        |  15|   0|   15|          0|
    |phi_mul_fu_170                    |  30|   0|   30|          0|
    |phi_urem_fu_166                   |  15|   0|   15|          0|
    |trunc_ln16_reg_702                |   5|   0|    5|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  78|   0|   78|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+---------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fast_accel_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fast_accel_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fast_accel_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fast_accel_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fast_accel_Pipeline_VITIS_LOOP_14_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fast_accel_Pipeline_VITIS_LOOP_14_1|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WDATA     |  out|    8|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RDATA     |   in|    8|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|   11|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                                 gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                                 gmem|       pointer|
|img_in               |   in|   64|     ap_none|                               img_in|        scalar|
|IMG_V_0_address0     |  out|   10|   ap_memory|                              IMG_V_0|         array|
|IMG_V_0_ce0          |  out|    1|   ap_memory|                              IMG_V_0|         array|
|IMG_V_0_we0          |  out|    1|   ap_memory|                              IMG_V_0|         array|
|IMG_V_0_d0           |  out|    8|   ap_memory|                              IMG_V_0|         array|
|IMG_V_1_address0     |  out|   10|   ap_memory|                              IMG_V_1|         array|
|IMG_V_1_ce0          |  out|    1|   ap_memory|                              IMG_V_1|         array|
|IMG_V_1_we0          |  out|    1|   ap_memory|                              IMG_V_1|         array|
|IMG_V_1_d0           |  out|    8|   ap_memory|                              IMG_V_1|         array|
|IMG_V_2_address0     |  out|   10|   ap_memory|                              IMG_V_2|         array|
|IMG_V_2_ce0          |  out|    1|   ap_memory|                              IMG_V_2|         array|
|IMG_V_2_we0          |  out|    1|   ap_memory|                              IMG_V_2|         array|
|IMG_V_2_d0           |  out|    8|   ap_memory|                              IMG_V_2|         array|
|IMG_V_3_address0     |  out|   10|   ap_memory|                              IMG_V_3|         array|
|IMG_V_3_ce0          |  out|    1|   ap_memory|                              IMG_V_3|         array|
|IMG_V_3_we0          |  out|    1|   ap_memory|                              IMG_V_3|         array|
|IMG_V_3_d0           |  out|    8|   ap_memory|                              IMG_V_3|         array|
|IMG_V_4_address0     |  out|   10|   ap_memory|                              IMG_V_4|         array|
|IMG_V_4_ce0          |  out|    1|   ap_memory|                              IMG_V_4|         array|
|IMG_V_4_we0          |  out|    1|   ap_memory|                              IMG_V_4|         array|
|IMG_V_4_d0           |  out|    8|   ap_memory|                              IMG_V_4|         array|
|IMG_V_5_address0     |  out|   10|   ap_memory|                              IMG_V_5|         array|
|IMG_V_5_ce0          |  out|    1|   ap_memory|                              IMG_V_5|         array|
|IMG_V_5_we0          |  out|    1|   ap_memory|                              IMG_V_5|         array|
|IMG_V_5_d0           |  out|    8|   ap_memory|                              IMG_V_5|         array|
|IMG_V_6_address0     |  out|   10|   ap_memory|                              IMG_V_6|         array|
|IMG_V_6_ce0          |  out|    1|   ap_memory|                              IMG_V_6|         array|
|IMG_V_6_we0          |  out|    1|   ap_memory|                              IMG_V_6|         array|
|IMG_V_6_d0           |  out|    8|   ap_memory|                              IMG_V_6|         array|
|IMG_V_7_address0     |  out|   10|   ap_memory|                              IMG_V_7|         array|
|IMG_V_7_ce0          |  out|    1|   ap_memory|                              IMG_V_7|         array|
|IMG_V_7_we0          |  out|    1|   ap_memory|                              IMG_V_7|         array|
|IMG_V_7_d0           |  out|    8|   ap_memory|                              IMG_V_7|         array|
|IMG_V_8_address0     |  out|   10|   ap_memory|                              IMG_V_8|         array|
|IMG_V_8_ce0          |  out|    1|   ap_memory|                              IMG_V_8|         array|
|IMG_V_8_we0          |  out|    1|   ap_memory|                              IMG_V_8|         array|
|IMG_V_8_d0           |  out|    8|   ap_memory|                              IMG_V_8|         array|
|IMG_V_9_address0     |  out|   10|   ap_memory|                              IMG_V_9|         array|
|IMG_V_9_ce0          |  out|    1|   ap_memory|                              IMG_V_9|         array|
|IMG_V_9_we0          |  out|    1|   ap_memory|                              IMG_V_9|         array|
|IMG_V_9_d0           |  out|    8|   ap_memory|                              IMG_V_9|         array|
|IMG_V_10_address0    |  out|   10|   ap_memory|                             IMG_V_10|         array|
|IMG_V_10_ce0         |  out|    1|   ap_memory|                             IMG_V_10|         array|
|IMG_V_10_we0         |  out|    1|   ap_memory|                             IMG_V_10|         array|
|IMG_V_10_d0          |  out|    8|   ap_memory|                             IMG_V_10|         array|
|IMG_V_11_address0    |  out|   10|   ap_memory|                             IMG_V_11|         array|
|IMG_V_11_ce0         |  out|    1|   ap_memory|                             IMG_V_11|         array|
|IMG_V_11_we0         |  out|    1|   ap_memory|                             IMG_V_11|         array|
|IMG_V_11_d0          |  out|    8|   ap_memory|                             IMG_V_11|         array|
|IMG_V_12_address0    |  out|   10|   ap_memory|                             IMG_V_12|         array|
|IMG_V_12_ce0         |  out|    1|   ap_memory|                             IMG_V_12|         array|
|IMG_V_12_we0         |  out|    1|   ap_memory|                             IMG_V_12|         array|
|IMG_V_12_d0          |  out|    8|   ap_memory|                             IMG_V_12|         array|
|IMG_V_13_address0    |  out|   10|   ap_memory|                             IMG_V_13|         array|
|IMG_V_13_ce0         |  out|    1|   ap_memory|                             IMG_V_13|         array|
|IMG_V_13_we0         |  out|    1|   ap_memory|                             IMG_V_13|         array|
|IMG_V_13_d0          |  out|    8|   ap_memory|                             IMG_V_13|         array|
|IMG_V_14_address0    |  out|   10|   ap_memory|                             IMG_V_14|         array|
|IMG_V_14_ce0         |  out|    1|   ap_memory|                             IMG_V_14|         array|
|IMG_V_14_we0         |  out|    1|   ap_memory|                             IMG_V_14|         array|
|IMG_V_14_d0          |  out|    8|   ap_memory|                             IMG_V_14|         array|
|IMG_V_15_address0    |  out|   10|   ap_memory|                             IMG_V_15|         array|
|IMG_V_15_ce0         |  out|    1|   ap_memory|                             IMG_V_15|         array|
|IMG_V_15_we0         |  out|    1|   ap_memory|                             IMG_V_15|         array|
|IMG_V_15_d0          |  out|    8|   ap_memory|                             IMG_V_15|         array|
|IMG_V_16_address0    |  out|   10|   ap_memory|                             IMG_V_16|         array|
|IMG_V_16_ce0         |  out|    1|   ap_memory|                             IMG_V_16|         array|
|IMG_V_16_we0         |  out|    1|   ap_memory|                             IMG_V_16|         array|
|IMG_V_16_d0          |  out|    8|   ap_memory|                             IMG_V_16|         array|
|IMG_V_17_address0    |  out|   10|   ap_memory|                             IMG_V_17|         array|
|IMG_V_17_ce0         |  out|    1|   ap_memory|                             IMG_V_17|         array|
|IMG_V_17_we0         |  out|    1|   ap_memory|                             IMG_V_17|         array|
|IMG_V_17_d0          |  out|    8|   ap_memory|                             IMG_V_17|         array|
|IMG_V_18_address0    |  out|   10|   ap_memory|                             IMG_V_18|         array|
|IMG_V_18_ce0         |  out|    1|   ap_memory|                             IMG_V_18|         array|
|IMG_V_18_we0         |  out|    1|   ap_memory|                             IMG_V_18|         array|
|IMG_V_18_d0          |  out|    8|   ap_memory|                             IMG_V_18|         array|
|IMG_V_19_address0    |  out|   10|   ap_memory|                             IMG_V_19|         array|
|IMG_V_19_ce0         |  out|    1|   ap_memory|                             IMG_V_19|         array|
|IMG_V_19_we0         |  out|    1|   ap_memory|                             IMG_V_19|         array|
|IMG_V_19_d0          |  out|    8|   ap_memory|                             IMG_V_19|         array|
|IMG_V_20_address0    |  out|   10|   ap_memory|                             IMG_V_20|         array|
|IMG_V_20_ce0         |  out|    1|   ap_memory|                             IMG_V_20|         array|
|IMG_V_20_we0         |  out|    1|   ap_memory|                             IMG_V_20|         array|
|IMG_V_20_d0          |  out|    8|   ap_memory|                             IMG_V_20|         array|
|IMG_V_21_address0    |  out|   10|   ap_memory|                             IMG_V_21|         array|
|IMG_V_21_ce0         |  out|    1|   ap_memory|                             IMG_V_21|         array|
|IMG_V_21_we0         |  out|    1|   ap_memory|                             IMG_V_21|         array|
|IMG_V_21_d0          |  out|    8|   ap_memory|                             IMG_V_21|         array|
|IMG_V_22_address0    |  out|   10|   ap_memory|                             IMG_V_22|         array|
|IMG_V_22_ce0         |  out|    1|   ap_memory|                             IMG_V_22|         array|
|IMG_V_22_we0         |  out|    1|   ap_memory|                             IMG_V_22|         array|
|IMG_V_22_d0          |  out|    8|   ap_memory|                             IMG_V_22|         array|
|IMG_V_23_address0    |  out|   10|   ap_memory|                             IMG_V_23|         array|
|IMG_V_23_ce0         |  out|    1|   ap_memory|                             IMG_V_23|         array|
|IMG_V_23_we0         |  out|    1|   ap_memory|                             IMG_V_23|         array|
|IMG_V_23_d0          |  out|    8|   ap_memory|                             IMG_V_23|         array|
|IMG_V_24_address0    |  out|   10|   ap_memory|                             IMG_V_24|         array|
|IMG_V_24_ce0         |  out|    1|   ap_memory|                             IMG_V_24|         array|
|IMG_V_24_we0         |  out|    1|   ap_memory|                             IMG_V_24|         array|
|IMG_V_24_d0          |  out|    8|   ap_memory|                             IMG_V_24|         array|
|IMG_V_25_address0    |  out|   10|   ap_memory|                             IMG_V_25|         array|
|IMG_V_25_ce0         |  out|    1|   ap_memory|                             IMG_V_25|         array|
|IMG_V_25_we0         |  out|    1|   ap_memory|                             IMG_V_25|         array|
|IMG_V_25_d0          |  out|    8|   ap_memory|                             IMG_V_25|         array|
|IMG_V_26_address0    |  out|   10|   ap_memory|                             IMG_V_26|         array|
|IMG_V_26_ce0         |  out|    1|   ap_memory|                             IMG_V_26|         array|
|IMG_V_26_we0         |  out|    1|   ap_memory|                             IMG_V_26|         array|
|IMG_V_26_d0          |  out|    8|   ap_memory|                             IMG_V_26|         array|
+---------------------+-----+-----+------------+-------------------------------------+--------------+

