# OpenTestability

**Professional Circuit Testability Analysis Tool**

A comprehensive open-source framework for analyzing digital circuit testability, featuring multiple reconvergent fanout detection algorithms and SCOAP testability metrics.

## Quick Start

### Installation

```bash
# Clone the repository
git clone https://github.com/your-username/opentestability.git
cd opentestability

# Set up virtual environment (WSL recommended)
python3 -m venv venv
source venv/bin/activate

# Install dependencies
pip install -r requirements.txt
```

### Tool Environment Usage

OpenTestability provides a professional tool environment similar to Cadence Genus:

```bash
# Start the tool environment
./opentest

# Interactive mode
opentest> parse -i priority_encoder.v
opentest> scoap -i priority_encoder_parsed.json
opentest> reconv -i priority_encoder_dag.json
opentest> help
opentest> exit

# Direct command execution
./opentest parse -i priority_encoder.v -o output.json
./opentest scoap -i input.json -v
```

## Available Commands

| Command | Description | Usage |
|---------|-------------|-------|
| `parse` | Parse Verilog netlist | `parse -i <input.v> [-o <output.json>] [-d <directory>] [-v]` |
| `scoap` | Calculate SCOAP metrics | `scoap -i <input.json> [-o <output.json>] [-d <directory>] [-v]` |
| `reconv` | Basic reconvergence detection | `reconv -i <input.json> [-o <output.json>] [-d <directory>] [-v]` |
| `simple` | Simple reconvergence detection | `simple -i <input.json> [-o <output.json>] [-d <directory>] [-v]` |
| `advanced` | Advanced reconvergence detection | `advanced -i <input.json> [-o <output.json>] [-d <directory>] [-v]` |
| `compare` | Compare all algorithms | `compare -i <input.json> [-v]` |
| `visualize` | Generate circuit visualization | `visualize -i <input.json> [-o <output.png>] [-d <directory>] [-v]` |
| `status` | Show project status | `status` |
| `help` | Show help information | `help [command]` |

## Algorithm Details

### Simple Reconvergence (Recommended)
- **Accuracy**: 98%+ match with baseline methods
- **Performance**: Optimized for real-world circuits
- **Use Case**: Production applications, general circuit analysis

### Advanced Reconvergence
- **Accuracy**: Highly selective, research-grade
- **Performance**: Best for complex pipelined circuits
- **Use Case**: Research, academic analysis, complex VLSI designs

### Baseline Reconvergence
- **Accuracy**: Traditional approach
- **Performance**: Reliable baseline
- **Use Case**: Comparison, legacy compatibility

## ğŸ“Š **Project Structure**

```
opentestability/
â”œâ”€â”€ src/opentestability/
â”‚   â”œâ”€â”€ core/
â”‚   â”‚   â”œâ”€â”€ practical_reconvergence_detector.py  # Practical detector
â”‚   â”‚   â”œâ”€â”€ paper_algorithm.py                   # Research algorithm
â”‚   â”‚   â”œâ”€â”€ reconvergence.py                     # Baseline BFS
â”‚   â”‚   â”œâ”€â”€ scoap.py                            # SCOAP metrics
â”‚   â”‚   â””â”€â”€ dag_builder.py                      # DAG construction
â”‚   â”œâ”€â”€ parsers/
â”‚   â”‚   â””â”€â”€ verilog_parser.py                   # Verilog parsing
â”‚   â”œâ”€â”€ visualization/
â”‚   â”‚   â””â”€â”€ graph_renderer.py                   # Circuit visualization
â”‚   â””â”€â”€ utils/
â”‚       â””â”€â”€ file_utils.py                       # File utilities
â”œâ”€â”€ data/
â”‚   â”œâ”€â”€ input/                                  # Input Verilog files
â”‚   â”œâ”€â”€ parsed/                                 # Parsed netlists
â”‚   â”œâ”€â”€ dag_output/                             # DAG representations
â”‚   â”œâ”€â”€ reconvergence_output/                   # Analysis results
â”‚   â””â”€â”€ scoap_output/                           # SCOAP results
â”œâ”€â”€ tests/                                      # Test suite
â”œâ”€â”€ docs/                                       # Documentation
â””â”€â”€ examples/                                   # Example circuits
```

## ğŸ¤ **Contributing**

We welcome contributions from the open source community! Please see our [Contributing Guidelines](CONTRIBUTING.md) for details.

### **Development Setup**

```bash
# Install development dependencies
pip install -r requirements-dev.txt

# Run tests
python -m pytest tests/

# Run linting
flake8 src/
black src/
```

### **Adding New Algorithms**

1. Create a new detector class in `src/opentestability/core/`
2. Implement the standard interface
3. Add CLI command in `opentestability`
4. Update comparison framework
5. Add tests and documentation

## ğŸ“š **Documentation**

- [Algorithm Details](docs/algorithms.md)
- [API Reference](docs/api.md)
- [Examples](docs/examples.md)
- [Contributing Guidelines](CONTRIBUTING.md)

## ğŸ“„ **License**

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

## ğŸ™ **Acknowledgments**

- **Xu & Edirisuriya (2004)**: Research paper "A New Way of Detecting Reconvergent Fanout Branch Pairs in Logic Circuits"
- **Open Source Community**: Contributors and maintainers
- **Academic Research**: VLSI testing and design automation community

## ğŸ“ **Support**

- **Issues**: [GitHub Issues](https://github.com/your-username/opentestability/issues)
- **Discussions**: [GitHub Discussions](https://github.com/your-username/opentestability/discussions)
- **Documentation**: [Project Wiki](https://github.com/your-username/opentestability/wiki)

---

**Made with â¤ï¸ by the OpenTestability Community**
