Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 19:39:25 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_synth.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Synthesized
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.042ns  (logic 1.297ns (63.516%)  route 0.745ns (36.484%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.078     0.108 r  <hidden>
                         net (fo=19, unplaced)        0.202     0.310    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.460 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.683    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.848 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.848    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.389 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.389    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.752 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.072    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.072    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    

Slack (MET) :             2.939ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 1.296ns (63.498%)  route 0.745ns (36.502%))
  Logic Levels:           4  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_OUTPUT=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.030     0.030    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.077     0.107 f  <hidden>
                         net (fo=19, unplaced)        0.202     0.309    <hidden>
                         LUT6 (Prop_LUT6_I0_O)        0.150     0.459 f  <hidden>
                         net (fo=1, unplaced)         0.223     0.682    <hidden>
                         DSP_A_B_DATA (Prop_DSP_A_B_DATA_B[0]_B_ALU[0])
                                                      0.165     0.847 r  <hidden>
                         net (fo=1, unplaced)         0.000     0.847    <hidden>
                         DSP_ALU (Prop_DSP_ALU_B_ALU[0]_ALU_OUT[47])
                                                      0.541     1.388 r  <hidden>
                         net (fo=1, unplaced)         0.000     1.388    <hidden>
                         DSP_OUTPUT (Prop_DSP_OUTPUT_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.363     1.751 r  <hidden>
                         net (fo=1, unplaced)         0.320     2.071    <hidden>
                         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=6191, unset)         0.020     5.020    <hidden>
                         FDRE                                         r  <hidden>
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
                         FDRE (Setup_FDRE_C_D)        0.025     5.010    <hidden>
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.071    
  -------------------------------------------------------------------
                         slack                                  2.939    




