0.7
2020.1
May 27 2020
20:09:33
C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.sim/sim_1/impl/func/xsim/glbl.v,1590624368,verilog,,,,glbl,,axi_vip_v1_1_7;processing_system7_vip_v1_0_9;xilinx_vip,,,,,,
C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.sim/sim_1/impl/func/xsim/p05_dds_func_impl.vhd,1724675561,vhdl,,,,\dbg_hub_fifo_generator_ramfifo__parameterized0\;\dbg_hub_fifo_generator_top__parameterized0\;\dbg_hub_fifo_generator_v13_1_4__parameterized0\;\dbg_hub_fifo_generator_v13_1_4_synth__parameterized0\;\dbg_hub_memory__parameterized0\;\dbg_hub_rd_handshaking_flags__parameterized0\;\dbg_hub_rd_logic__parameterized0\;\dbg_hub_synchronizer_ff__parameterized0\;\dbg_hub_synchronizer_ff__parameterized0_20\;\dbg_hub_synchronizer_ff__parameterized0_21\;\dbg_hub_synchronizer_ff__parameterized0_22\;\dbg_hub_synchronizer_ff__parameterized0_23\;\dbg_hub_synchronizer_ff__parameterized0_5\;\dbg_hub_synchronizer_ff__parameterized0_6\;\dbg_hub_synchronizer_ff__parameterized0_7\;\dbg_hub_wr_logic__parameterized0\;\dbg_hub_xsdbm_v3_0_0_bus_ctl_flg__parameterized0\;\dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized0\;\dbg_hub_xsdbm_v3_0_0_ctl_reg__parameterized1\;\dbg_hub_xsdbm_v3_0_0_stat_reg__parameterized0\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_axi_protocol_converter\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_ar_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_aw_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_b_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_cmd_translator\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_cmd_translator_1\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_incr_cmd\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_incr_cmd_2\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_r_channel\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_rd_cmd_fsm\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized0\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized1\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_simple_fifo__parameterized2\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wr_cmd_fsm\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wrap_cmd\;\design_1_auto_pc_0__axi_protocol_converter_v2_1_21_b2s_wrap_cmd_3\;\design_1_auto_pc_0__axi_register_slice_v2_1_21_axi_register_slice\;\design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice\;\design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice_0\;\design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice__parameterized1\;\design_1_auto_pc_0__axi_register_slice_v2_1_21_axic_register_slice__parameterized2\;\design_1_axi_gpio_0_0_pselect_f__parameterized1\;\design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0\;\design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1\;\design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0\;\design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized0_5\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_37\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA__parameterized1_45\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_1\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_2\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_6\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_7\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_8\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_38\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_46\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_39\;\design_1_ila_0_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_47\;\design_1_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0\;\design_1_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized0_4\;\design_1_ila_0_0_ltlib_v1_0_0_allx_typeA__parameterized1\;\design_1_ila_0_0_ltlib_v1_0_0_cfglut6__parameterized0\;\design_1_ila_0_0_ltlib_v1_0_0_match__parameterized0\;\design_1_ila_0_0_ltlib_v1_0_0_match__parameterized0_0\;\design_1_ila_0_0_ltlib_v1_0_0_match__parameterized1\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized15\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized16\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized17\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized18\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized30\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized31\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized32\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized33\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized34\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized35\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized36\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized37\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized38\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized39\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized40\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized41\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized43\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized45\;\design_1_ila_0_0_xsdbs_v1_0_2_reg__parameterized48\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized0\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_23\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl__parameterized1_26\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized0\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized1\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized2\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s__parameterized3\;\design_1_ila_0_0_xsdbs_v1_0_2_reg_stream__parameterized0\;\design_1_processing_system7_0_0__processing_system7_v5_5_processing_system7\;\design_1_rst_ps7_0_100M_0__cdc_sync\;\design_1_rst_ps7_0_100M_0__cdc_sync_0\;\design_1_rst_ps7_0_100M_0__lpf\;\design_1_rst_ps7_0_100M_0__proc_sys_reset\;\design_1_rst_ps7_0_100M_0__sequence_psr\;\design_1_rst_ps7_0_100M_0__upcnt_n\;dbg_hub;dbg_hub_clk_x_pntrs;dbg_hub_clk_x_pntrs_8;dbg_hub_dmem;dbg_hub_dmem_14;dbg_hub_fifo_generator_ramfifo;dbg_hub_fifo_generator_top;dbg_hub_fifo_generator_v13_1_4;dbg_hub_fifo_generator_v13_1_4_synth;dbg_hub_ltlib_v1_0_0_bscan;dbg_hub_ltlib_v1_0_0_generic_mux;dbg_hub_memory;dbg_hub_rd_bin_cntr;dbg_hub_rd_bin_cntr_19;dbg_hub_rd_fwft;dbg_hub_rd_handshaking_flags;dbg_hub_rd_logic;dbg_hub_rd_status_flags_as;dbg_hub_rd_status_flags_as_18;dbg_hub_reset_blk_ramfifo;dbg_hub_reset_blk_ramfifo_9;dbg_hub_synchronizer_ff;dbg_hub_synchronizer_ff_10;dbg_hub_synchronizer_ff_11;dbg_hub_synchronizer_ff_12;dbg_hub_synchronizer_ff_13;dbg_hub_synchronizer_ff_2;dbg_hub_synchronizer_ff_3;dbg_hub_synchronizer_ff_4;dbg_hub_wr_bin_cntr;dbg_hub_wr_bin_cntr_17;dbg_hub_wr_handshaking_flags;dbg_hub_wr_handshaking_flags_16;dbg_hub_wr_logic;dbg_hub_wr_status_flags_as;dbg_hub_wr_status_flags_as_15;dbg_hub_xsdbm_v3_0_0_addr_ctl;dbg_hub_xsdbm_v3_0_0_bscan_switch;dbg_hub_xsdbm_v3_0_0_burst_wdlen_ctl;dbg_hub_xsdbm_v3_0_0_bus_ctl;dbg_hub_xsdbm_v3_0_0_bus_ctl_cnt;dbg_hub_xsdbm_v3_0_0_bus_ctl_flg;dbg_hub_xsdbm_v3_0_0_bus_mstr2sl_if;dbg_hub_xsdbm_v3_0_0_cmd_decode;dbg_hub_xsdbm_v3_0_0_ctl_reg;dbg_hub_xsdbm_v3_0_0_ctl_reg_1;dbg_hub_xsdbm_v3_0_0_icon;dbg_hub_xsdbm_v3_0_0_icon2xsdb;dbg_hub_xsdbm_v3_0_0_if;dbg_hub_xsdbm_v3_0_0_if_static_status;dbg_hub_xsdbm_v3_0_0_rdfifo;dbg_hub_xsdbm_v3_0_0_rdreg;dbg_hub_xsdbm_v3_0_0_stat;dbg_hub_xsdbm_v3_0_0_stat_reg;dbg_hub_xsdbm_v3_0_0_stat_reg_0;dbg_hub_xsdbm_v3_0_0_sync;dbg_hub_xsdbm_v3_0_0_wrfifo;dbg_hub_xsdbm_v3_0_0_wrreg;dbg_hub_xsdbm_v3_0_0_xsdbm;dbg_hub_xsdbm_v3_0_0_xsdbm_id;design_1;design_1_auto_pc_0;design_1_axi_gpio_0_0;design_1_axi_gpio_0_0_address_decoder;design_1_axi_gpio_0_0_axi_gpio;design_1_axi_gpio_0_0_axi_lite_ipif;design_1_axi_gpio_0_0_cdc_sync;design_1_axi_gpio_0_0_cdc_sync_0;design_1_axi_gpio_0_0_gpio_core;design_1_axi_gpio_0_0_pselect_f;design_1_axi_gpio_0_0_slave_attachment;design_1_ila_0_0;design_1_ila_0_0_blk_mem_gen_v8_4_4;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;design_1_ila_0_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;design_1_ila_0_0_blk_mem_gen_v8_4_4_synth;design_1_ila_0_0_ila_v6_2_11_ila;design_1_ila_0_0_ila_v6_2_11_ila_cap_addrgen;design_1_ila_0_0_ila_v6_2_11_ila_cap_ctrl_legacy;design_1_ila_0_0_ila_v6_2_11_ila_cap_sample_counter;design_1_ila_0_0_ila_v6_2_11_ila_cap_window_counter;design_1_ila_0_0_ila_v6_2_11_ila_core;design_1_ila_0_0_ila_v6_2_11_ila_register;design_1_ila_0_0_ila_v6_2_11_ila_reset_ctrl;design_1_ila_0_0_ila_v6_2_11_ila_trace_memory;design_1_ila_0_0_ila_v6_2_11_ila_trig_match;design_1_ila_0_0_ila_v6_2_11_ila_trigger;design_1_ila_0_0_ltlib_v1_0_0_all_typea;design_1_ila_0_0_ltlib_v1_0_0_all_typea_10;design_1_ila_0_0_ltlib_v1_0_0_all_typea_slice;design_1_ila_0_0_ltlib_v1_0_0_all_typea_slice_11;design_1_ila_0_0_ltlib_v1_0_0_all_typea_slice_3;design_1_ila_0_0_ltlib_v1_0_0_all_typea_slice_9;design_1_ila_0_0_ltlib_v1_0_0_allx_typea;design_1_ila_0_0_ltlib_v1_0_0_allx_typea_nodelay;design_1_ila_0_0_ltlib_v1_0_0_allx_typea_nodelay_36;design_1_ila_0_0_ltlib_v1_0_0_allx_typea_nodelay_44;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer_12;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer_13;design_1_ila_0_0_ltlib_v1_0_0_async_edge_xfer_14;design_1_ila_0_0_ltlib_v1_0_0_cfglut4;design_1_ila_0_0_ltlib_v1_0_0_cfglut4_40;design_1_ila_0_0_ltlib_v1_0_0_cfglut5;design_1_ila_0_0_ltlib_v1_0_0_cfglut5_34;design_1_ila_0_0_ltlib_v1_0_0_cfglut5_41;design_1_ila_0_0_ltlib_v1_0_0_cfglut6;design_1_ila_0_0_ltlib_v1_0_0_cfglut6_42;design_1_ila_0_0_ltlib_v1_0_0_cfglut7;design_1_ila_0_0_ltlib_v1_0_0_cfglut7_33;design_1_ila_0_0_ltlib_v1_0_0_generic_memrd;design_1_ila_0_0_ltlib_v1_0_0_match;design_1_ila_0_0_ltlib_v1_0_0_match_nodelay;design_1_ila_0_0_ltlib_v1_0_0_match_nodelay_35;design_1_ila_0_0_ltlib_v1_0_0_match_nodelay_43;design_1_ila_0_0_ltlib_v1_0_0_rising_edge_detection;design_1_ila_0_0_ltlib_v1_0_0_rising_edge_detection_15;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_19;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_20;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_21;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_22;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_25;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_27;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_28;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_29;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_30;design_1_ila_0_0_xsdbs_v1_0_2_reg_ctl_31;design_1_ila_0_0_xsdbs_v1_0_2_reg_p2s;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_16;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_17;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_18;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_24;design_1_ila_0_0_xsdbs_v1_0_2_reg_stat_32;design_1_ila_0_0_xsdbs_v1_0_2_reg_stream;design_1_ila_0_0_xsdbs_v1_0_2_xsdbs;design_1_p05_dds_0_5;design_1_p05_dds_0_5_p05_accum;design_1_p05_dds_0_5_p05_dds;design_1_p05_dds_0_5_rom_file;design_1_p05_dds_0_6;design_1_p05_dds_0_6_p05_accum;design_1_p05_dds_0_6_p05_dds;design_1_p05_dds_0_6_rom_file;design_1_processing_system7_0_0;design_1_ps7_0_axi_periph_0;design_1_rst_ps7_0_100m_0;design_1_util_vector_logic_0_0;design_1_util_vector_logic_0_0_util_vector_logic_v2_0_1_util_vector_logic;design_1_vio_0_0;design_1_vio_0_0_vio_v3_0_19_decoder;design_1_vio_0_0_vio_v3_0_19_probe_in_one;design_1_vio_0_0_vio_v3_0_19_probe_out_all;design_1_vio_0_0_vio_v3_0_19_probe_out_one;design_1_vio_0_0_vio_v3_0_19_vio;design_1_vio_0_0_xsdbs_v1_0_2_xsdbs;design_1_wrapper;s00_couplers_imp_uyskka,,,,,,,,
C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.srcs/sources_1/imports/new/p05_accum.vhd,1724659818,vhdl,,,,p05_accum,,,,,,,,
C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.srcs/sources_1/imports/new/p05_dds.vhd,1724672650,vhdl,,,,p05_dds,,,,,,,,
C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.srcs/sources_1/imports/new/pck_log.vhd,1724658640,vhdl,C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.srcs/sources_1/imports/new/p05_accum.vhd;C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.srcs/sources_1/imports/new/p05_dds.vhd;C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.srcs/sources_1/imports/new/rom_file.vhd,,,pck_log,,,,,,,,
C:/Users/arify/WorkSpace/ZEDboard_vhdlNc/project_06/project_06.srcs/sources_1/imports/new/rom_file.vhd,1724656768,vhdl,,,,rom_file,,,,,,,,
