Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: MAIN.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MAIN.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MAIN"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : MAIN
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" into library work
Parsing entity <MAIN>.
Parsing architecture <Behavioral> of entity <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MAIN> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:871 - "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" Line 307: Using initial value ((1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1),(1)) for brick_array since it is never assigned
WARNING:HDLCompiler:634 - "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" Line 253: Net <player1_y[9]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" Line 262: Net <player2_y[9]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" Line 272: Net <ball_w[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" Line 293: Net <particle_array[0]_w[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" Line 328: Net <brick_w[6]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd" Line 337: Net <brick_draw_w[6]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MAIN>.
    Related source file is "/home/korn/xilinx/digital-project-pong/primary_board/MAIN.vhd".
WARNING:Xst:2935 - Signal 'player1_y', unconnected in block 'MAIN', is tied to its initial value (0110100100).
WARNING:Xst:2935 - Signal 'player1_w', unconnected in block 'MAIN', is tied to its initial value (0110000).
WARNING:Xst:2935 - Signal 'player1_h', unconnected in block 'MAIN', is tied to its initial value (0001000).
WARNING:Xst:2935 - Signal 'player2_y', unconnected in block 'MAIN', is tied to its initial value (0101101000).
WARNING:Xst:2935 - Signal 'player2_w', unconnected in block 'MAIN', is tied to its initial value (0110000).
WARNING:Xst:2935 - Signal 'player2_h', unconnected in block 'MAIN', is tied to its initial value (0001000).
WARNING:Xst:2935 - Signal 'ball_w', unconnected in block 'MAIN', is tied to its initial value (0001000).
WARNING:Xst:2935 - Signal 'ball_h', unconnected in block 'MAIN', is tied to its initial value (0001000).
WARNING:Xst:2935 - Signal 'particle_array[0]_w', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'particle_array[0]_h', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'particle_array[1]_w', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'particle_array[1]_h', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'particle_array[2]_w', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'particle_array[2]_h', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'particle_array[3]_w', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'particle_array[3]_h', unconnected in block 'MAIN', is tied to its initial value (0000110).
WARNING:Xst:2935 - Signal 'brick_w', unconnected in block 'MAIN', is tied to its initial value (0011110).
WARNING:Xst:2935 - Signal 'brick_h', unconnected in block 'MAIN', is tied to its initial value (0001010).
WARNING:Xst:2935 - Signal 'brick_draw_w', unconnected in block 'MAIN', is tied to its initial value (0011110).
WARNING:Xst:2935 - Signal 'brick_draw_h', unconnected in block 'MAIN', is tied to its initial value (0001010).
WARNING:Xst:2935 - Signal 'particle_array[0]_e', unconnected in block 'MAIN', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'particle_array[1]_e', unconnected in block 'MAIN', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'particle_array[2]_e', unconnected in block 'MAIN', is tied to its initial value (0).
WARNING:Xst:2935 - Signal 'particle_array[3]_e', unconnected in block 'MAIN', is tied to its initial value (0).
    Found 10-bit register for signal <player1_x>.
    Found 10-bit register for signal <player2_x>.
    Found 10-bit register for signal <ball_x>.
    Found 10-bit register for signal <ball_y>.
    Found 5-bit register for signal <ball_dx>.
    Found 5-bit register for signal <ball_dy>.
    Found 1-bit register for signal <RED>.
    Found 1-bit register for signal <GREEN>.
    Found 1-bit register for signal <BLUE>.
    Found 1-bit register for signal <HSYNC>.
    Found 1-bit register for signal <VSYNC>.
    Found 10-bit register for signal <x>.
    Found 10-bit register for signal <y>.
    Found 20-bit register for signal <game_counter>.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_3_OUT> created at line 358.
    Found 2-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT> created at line 359.
    Found 11-bit subtractor for signal <player1_x[9]_GND_5_o_sub_23_OUT> created at line 181.
    Found 11-bit subtractor for signal <player2_x[9]_GND_5_o_sub_51_OUT> created at line 181.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_168_OUT> created at line 244.
    Found 12-bit subtractor for signal <GND_5_o_GND_5_o_sub_171_OUT> created at line 244.
    Found 20-bit adder for signal <game_counter[19]_GND_5_o_add_0_OUT> created at line 353.
    Found 11-bit adder for signal <n2226> created at line 166.
    Found 11-bit adder for signal <n2228> created at line 167.
    Found 11-bit adder for signal <n2230> created at line 181.
    Found 10-bit adder for signal <ball_x[9]_GND_5_o_add_27_OUT> created at line 183.
    Found 10-bit adder for signal <ball_y[9]_GND_5_o_add_35_OUT> created at line 188.
    Found 11-bit adder for signal <n2238> created at line 166.
    Found 11-bit adder for signal <n2240> created at line 167.
    Found 11-bit adder for signal <n2242> created at line 181.
    Found 10-bit adder for signal <ball_x[9]_GND_5_o_add_55_OUT> created at line 183.
    Found 10-bit adder for signal <ball_y[9]_GND_5_o_add_63_OUT> created at line 188.
    Found 10-bit adder for signal <player1_x[9]_GND_5_o_add_74_OUT> created at line 377.
    Found 10-bit adder for signal <player2_x[9]_GND_5_o_add_80_OUT> created at line 381.
    Found 10-bit adder for signal <ball_x[9]_ball_dx[4]_add_86_OUT> created at line 385.
    Found 10-bit adder for signal <ball_y[9]_ball_dy[4]_add_87_OUT> created at line 386.
    Found 11-bit adder for signal <n2286> created at line 241.
    Found 11-bit adder for signal <BUS_0030_GND_5_o_add_164_OUT> created at line 241.
    Found 11-bit adder for signal <n2291> created at line 242.
    Found 11-bit adder for signal <BUS_0032_GND_5_o_add_166_OUT> created at line 242.
    Found 25-bit adder for signal <n2297> created at line 244.
    Found 10-bit adder for signal <player1_x[9]_GND_5_o_add_176_OUT> created at line 210.
    Found 11-bit adder for signal <n1998> created at line 213.
    Found 10-bit adder for signal <player2_x[9]_GND_5_o_add_187_OUT> created at line 210.
    Found 11-bit adder for signal <n2004> created at line 213.
    Found 11-bit adder for signal <n2027> created at line 210.
    Found 12-bit adder for signal <n2032> created at line 213.
    Found 11-bit adder for signal <n2041> created at line 210.
    Found 12-bit adder for signal <n2046> created at line 213.
    Found 11-bit adder for signal <n2048> created at line 210.
    Found 12-bit adder for signal <n2053> created at line 213.
    Found 11-bit adder for signal <n2055> created at line 210.
    Found 12-bit adder for signal <n2060> created at line 213.
    Found 11-bit adder for signal <n2069> created at line 210.
    Found 12-bit adder for signal <n2074> created at line 213.
    Found 11-bit adder for signal <n2076> created at line 210.
    Found 12-bit adder for signal <n2081> created at line 213.
    Found 11-bit adder for signal <n2083> created at line 210.
    Found 12-bit adder for signal <n2088> created at line 213.
    Found 11-bit adder for signal <n2090> created at line 210.
    Found 12-bit adder for signal <n2095> created at line 213.
    Found 11-bit adder for signal <n2097> created at line 210.
    Found 12-bit adder for signal <n2102> created at line 213.
    Found 11-bit adder for signal <n2104> created at line 210.
    Found 12-bit adder for signal <n2109> created at line 213.
    Found 11-bit adder for signal <n2111> created at line 210.
    Found 12-bit adder for signal <n2116> created at line 213.
    Found 10-bit adder for signal <GND_5_o_PWR_5_o_add_876_OUT> created at line 434.
    Found 11-bit adder for signal <n2133> created at line 211.
    Found 12-bit adder for signal <n2138> created at line 213.
    Found 11-bit adder for signal <n1789> created at line 434.
    Found 11-bit adder for signal <n2147> created at line 211.
    Found 12-bit adder for signal <n2152> created at line 213.
    Found 11-bit adder for signal <n1793> created at line 434.
    Found 11-bit adder for signal <n2154> created at line 211.
    Found 12-bit adder for signal <n2159> created at line 213.
    Found 11-bit adder for signal <n1797> created at line 434.
    Found 11-bit adder for signal <n2161> created at line 211.
    Found 12-bit adder for signal <n2166> created at line 213.
    Found 12-bit adder for signal <n1804> created at line 434.
    Found 11-bit adder for signal <n2175> created at line 211.
    Found 12-bit adder for signal <n2180> created at line 213.
    Found 12-bit adder for signal <n1808> created at line 434.
    Found 11-bit adder for signal <n2182> created at line 211.
    Found 12-bit adder for signal <n2187> created at line 213.
    Found 12-bit adder for signal <n1812> created at line 434.
    Found 11-bit adder for signal <n2189> created at line 211.
    Found 12-bit adder for signal <n2194> created at line 213.
    Found 10-bit adder for signal <x[9]_GND_5_o_add_3142_OUT> created at line 472.
    Found 10-bit adder for signal <y[9]_GND_5_o_add_3144_OUT> created at line 475.
    Found 5-bit subtractor for signal <GND_5_o_ball_dx[4]_sub_8_OUT<4:0>> created at line 363.
    Found 5-bit subtractor for signal <GND_5_o_ball_dx[4]_sub_27_OUT<4:0>> created at line 182.
    Found 5-bit subtractor for signal <GND_5_o_ball_dx[4]_sub_55_OUT<4:0>> created at line 182.
    Found 5-bit subtractor for signal <GND_5_o_ball_dy[4]_sub_35_OUT<4:0>> created at line 187.
    Found 5-bit subtractor for signal <GND_5_o_ball_dy[4]_sub_63_OUT<4:0>> created at line 187.
    Found 5-bit subtractor for signal <GND_5_o_ball_dy[4]_sub_13_OUT<4:0>> created at line 366.
    Found 12x12-bit multiplier for signal <GND_5_o_GND_5_o_MuLt_169_OUT> created at line 244.
    Found 12x12-bit multiplier for signal <GND_5_o_GND_5_o_MuLt_172_OUT> created at line 244.
    Found 6x6-bit multiplier for signal <ball_w[6]_ball_w[6]_MuLt_174_OUT> created at line 244.
    Found 2x8-bit multiplier for signal <PWR_5_o_BUS_0060_MuLt_239_OUT> created at line 433.
    Found 3x8-bit multiplier for signal <n1742> created at line 433.
    Found 3x8-bit multiplier for signal <n1745> created at line 433.
    Found 3x8-bit multiplier for signal <n1748> created at line 433.
    Found 4x8-bit multiplier for signal <n1753> created at line 433.
    Found 4x8-bit multiplier for signal <n1756> created at line 433.
    Found 4x8-bit multiplier for signal <n1759> created at line 433.
    Found 4x8-bit multiplier for signal <n1762> created at line 433.
    Found 4x8-bit multiplier for signal <n1765> created at line 433.
    Found 4x8-bit multiplier for signal <n1768> created at line 433.
    Found 4x8-bit multiplier for signal <n1771> created at line 433.
    Found 2x8-bit multiplier for signal <n2360> created at line 434.
    Found 3x8-bit multiplier for signal <n2372> created at line 434.
    Found 3x8-bit multiplier for signal <n2378> created at line 434.
    Found 3x8-bit multiplier for signal <n2384> created at line 434.
    Found 4x8-bit multiplier for signal <n2396> created at line 434.
    Found 4x8-bit multiplier for signal <n2402> created at line 434.
    Found 4x8-bit multiplier for signal <n2408> created at line 434.
    Found 11-bit comparator greater for signal <ball_x[9]_BUS_0002_LessThan_16_o> created at line 166
    Found 11-bit comparator greater for signal <player1_x[9]_BUS_0003_LessThan_18_o> created at line 166
    Found 11-bit comparator greater for signal <ball_y[9]_BUS_0004_LessThan_20_o> created at line 167
    Found 11-bit comparator greater for signal <player1_y[9]_BUS_0005_LessThan_22_o> created at line 167
    Found 11-bit comparator lessequal for signal <n0031> created at line 181
    Found 11-bit comparator lessequal for signal <n0035> created at line 181
    Found 11-bit comparator lessequal for signal <n0043> created at line 186
    Found 11-bit comparator lessequal for signal <n0045> created at line 186
    Found 11-bit comparator greater for signal <ball_x[9]_BUS_0010_LessThan_44_o> created at line 166
    Found 11-bit comparator greater for signal <player2_x[9]_BUS_0011_LessThan_46_o> created at line 166
    Found 11-bit comparator greater for signal <ball_y[9]_BUS_0012_LessThan_48_o> created at line 167
    Found 11-bit comparator greater for signal <player2_y[9]_BUS_0013_LessThan_50_o> created at line 167
    Found 11-bit comparator lessequal for signal <n0074> created at line 181
    Found 11-bit comparator lessequal for signal <n0078> created at line 181
    Found 11-bit comparator lessequal for signal <n0087> created at line 186
    Found 11-bit comparator lessequal for signal <n0089> created at line 186
    Found 10-bit comparator lessequal for signal <n0109> created at line 141
    Found 10-bit comparator lessequal for signal <n0111> created at line 144
    Found 10-bit comparator lessequal for signal <n0118> created at line 141
    Found 10-bit comparator lessequal for signal <n0120> created at line 144
    Found 10-bit comparator lessequal for signal <n0127> created at line 141
    Found 10-bit comparator lessequal for signal <n0129> created at line 144
    Found 10-bit comparator lessequal for signal <n0134> created at line 141
    Found 10-bit comparator lessequal for signal <n0136> created at line 144
    Found 25-bit comparator lessequal for signal <n0245> created at line 244
    Found 10-bit comparator lessequal for signal <n0249> created at line 213
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0037_LessThan_181_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0253> created at line 213
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0038_LessThan_184_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0265> created at line 213
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0041_LessThan_192_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0269> created at line 213
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0042_LessThan_195_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0282> created at line 213
    Found 10-bit comparator greater for signal <x[9]_BUS_0048_LessThan_208_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0286> created at line 213
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0049_LessThan_211_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0298> created at line 213
    Found 10-bit comparator greater for signal <x[9]_BUS_0053_LessThan_220_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0309> created at line 213
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0058_LessThan_232_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0321> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0063_LessThan_245_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0332> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0068_LessThan_257_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0344> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0073_LessThan_270_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0356> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0078_LessThan_283_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0368> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0083_LessThan_296_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0379> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0088_LessThan_308_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0391> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0093_LessThan_321_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0403> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0098_LessThan_334_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0415> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0103_LessThan_347_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0427> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0108_LessThan_360_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0439> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0113_LessThan_373_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0451> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0118_LessThan_386_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0463> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0123_LessThan_399_o> created at line 213
    Found 10-bit comparator lessequal for signal <n0476> created at line 213
    Found 11-bit comparator greater for signal <GND_5_o_BUS_0130_LessThan_415_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0562> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0241_LessThan_649_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0649> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0352_LessThan_884_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0739> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0463_LessThan_1133_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0826> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0574_LessThan_1368_o> created at line 213
    Found 11-bit comparator lessequal for signal <n0913> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0685_LessThan_1618_o> created at line 213
    Found 11-bit comparator lessequal for signal <n1000> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0796_LessThan_1868_o> created at line 213
    Found 11-bit comparator lessequal for signal <n1086> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_0907_LessThan_2117_o> created at line 213
    Found 11-bit comparator lessequal for signal <n1173> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_1018_LessThan_2352_o> created at line 213
    Found 11-bit comparator lessequal for signal <n1260> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_1129_LessThan_2602_o> created at line 213
    Found 11-bit comparator lessequal for signal <n1347> created at line 213
    Found 12-bit comparator greater for signal <GND_5_o_BUS_1240_LessThan_2852_o> created at line 213
    Found 10-bit comparator greater for signal <GND_5_o_x[9]_LessThan_3139_o> created at line 460
    Found 10-bit comparator lessequal for signal <n1511> created at line 460
    Found 10-bit comparator greater for signal <GND_5_o_y[9]_LessThan_3141_o> created at line 466
    Found 10-bit comparator lessequal for signal <n1516> created at line 466
    WARNING:Xst:2404 -  FFs/Latches <particle_array[0]_dx<1:4>> (without init value) have a constant value of 0 in block <MAIN>.
    WARNING:Xst:2404 -  FFs/Latches <particle_array[0]_dy<1:4>> (without init value) have a constant value of 0 in block <MAIN>.
    WARNING:Xst:2404 -  FFs/Latches <particle_array[1]_dy<1:4>> (without init value) have a constant value of 0 in block <MAIN>.
    WARNING:Xst:2404 -  FFs/Latches <particle_array[2]_dx<1:4>> (without init value) have a constant value of 0 in block <MAIN>.
    Summary:
	inferred  21 Multiplier(s).
	inferred  81 Adder/Subtractor(s).
	inferred  95 D-type flip-flop(s).
	inferred  93 Comparator(s).
	inferred 611 Multiplexer(s).
Unit <MAIN> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 21
 12x12-bit multiplier                                  : 2
 6x6-bit multiplier                                    : 1
 8x2-bit multiplier                                    : 2
 8x3-bit multiplier                                    : 6
 8x4-bit multiplier                                    : 10
# Adders/Subtractors                                   : 81
 10-bit adder                                          : 13
 11-bit adder                                          : 33
 11-bit subtractor                                     : 2
 12-bit adder                                          : 21
 12-bit subtractor                                     : 2
 2-bit subtractor                                      : 2
 20-bit adder                                          : 1
 25-bit adder                                          : 1
 5-bit subtractor                                      : 6
# Registers                                            : 14
 1-bit register                                        : 5
 10-bit register                                       : 6
 20-bit register                                       : 1
 5-bit register                                        : 2
# Comparators                                          : 93
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 19
 11-bit comparator greater                             : 15
 11-bit comparator lessequal                           : 31
 12-bit comparator greater                             : 23
 25-bit comparator lessequal                           : 1
# Multiplexers                                         : 611
 1-bit 2-to-1 multiplexer                              : 579
 10-bit 2-to-1 multiplexer                             : 18
 5-bit 2-to-1 multiplexer                              : 14
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <MAIN>.
The following registers are absorbed into counter <x>: 1 register on signal <x>.
The following registers are absorbed into counter <game_counter>: 1 register on signal <game_counter>.
The following registers are absorbed into counter <y>: 1 register on signal <y>.
	Multiplier <Mmult_n1742> in block <MAIN> and adder/subtractor <Madd_n2041> in block <MAIN> are combined into a MAC<Maddsub_n1742>.
	Multiplier <Mmult_n1745> in block <MAIN> and adder/subtractor <Madd_n2048> in block <MAIN> are combined into a MAC<Maddsub_n1745>.
	Multiplier <Mmult_n1748> in block <MAIN> and adder/subtractor <Madd_n2055> in block <MAIN> are combined into a MAC<Maddsub_n1748>.
Unit <MAIN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 3
 7x3-to-11-bit MAC                                     : 3
# Multipliers                                          : 18
 12x12-bit multiplier                                  : 2
 4x4-bit multiplier                                    : 1
 5x2-bit multiplier                                    : 1
 5x3-bit multiplier                                    : 3
 5x4-bit multiplier                                    : 3
 7x2-bit multiplier                                    : 1
 7x4-bit multiplier                                    : 7
# Adders/Subtractors                                   : 76
 10-bit adder                                          : 17
 11-bit adder                                          : 27
 11-bit subtractor                                     : 2
 12-bit adder                                          : 18
 12-bit subtractor                                     : 2
 2-bit subtractor                                      : 2
 20-bit adder                                          : 1
 25-bit adder                                          : 1
 5-bit subtractor                                      : 6
# Counters                                             : 3
 10-bit up counter                                     : 2
 20-bit up counter                                     : 1
# Registers                                            : 55
 Flip-Flops                                            : 55
# Comparators                                          : 93
 10-bit comparator greater                             : 4
 10-bit comparator lessequal                           : 19
 11-bit comparator greater                             : 15
 11-bit comparator lessequal                           : 31
 12-bit comparator greater                             : 23
 25-bit comparator lessequal                           : 1
# Multiplexers                                         : 611
 1-bit 2-to-1 multiplexer                              : 579
 10-bit 2-to-1 multiplexer                             : 18
 5-bit 2-to-1 multiplexer                              : 14
# Xors                                                 : 10
 1-bit xor2                                            : 10

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <player1_x_9> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <player2_x_9> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_x_9> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_y_9> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <MAIN> ...
WARNING:Xst:1293 - FF/Latch <ball_dx_0> has a constant value of 1 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ball_dy_0> has a constant value of 1 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game_counter_17> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game_counter_18> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <game_counter_19> has a constant value of 0 in block <MAIN>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <x_0> in Unit <MAIN> is equivalent to the following FF/Latch, which will be removed : <game_counter_0> 
INFO:Xst:2261 - The FF/Latch <x_1> in Unit <MAIN> is equivalent to the following FF/Latch, which will be removed : <game_counter_1> 
INFO:Xst:2261 - The FF/Latch <ball_dx_1> in Unit <MAIN> is equivalent to the following 3 FFs/Latches, which will be removed : <ball_dx_2> <ball_dx_3> <ball_dx_4> 
INFO:Xst:2261 - The FF/Latch <ball_dy_1> in Unit <MAIN> is equivalent to the following 3 FFs/Latches, which will be removed : <ball_dy_2> <ball_dy_3> <ball_dy_4> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MAIN, actual ratio is 17.
FlipFlop ball_x_3 has been replicated 1 time(s)
FlipFlop ball_x_4 has been replicated 3 time(s)
FlipFlop ball_x_5 has been replicated 1 time(s)
FlipFlop ball_x_6 has been replicated 3 time(s)
FlipFlop ball_x_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 87
 Flip-Flops                                            : 87

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MAIN.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1333
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 51
#      LUT2                        : 56
#      LUT3                        : 92
#      LUT4                        : 197
#      LUT5                        : 137
#      LUT6                        : 364
#      MUXCY                       : 233
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 181
# FlipFlops/Latches                : 87
#      FD                          : 45
#      FDE                         : 2
#      FDR                         : 29
#      FDRE                        : 10
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 4
#      OBUF                        : 5
# DSPs                             : 2
#      DSP48A1                     : 2

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              87  out of  11440     0%  
 Number of Slice LUTs:                  909  out of   5720    15%  
    Number used as Logic:               909  out of   5720    15%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    987
   Number with an unused Flip Flop:     900  out of    987    91%  
   Number with an unused LUT:            78  out of    987     7%  
   Number of fully used LUT-FF pairs:     9  out of    987     0%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    102     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLOCK                              | BUFGP                  | 87    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 23.649ns (Maximum Frequency: 42.285MHz)
   Minimum input arrival time before clock: 14.581ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLOCK'
  Clock period: 23.649ns (frequency: 42.285MHz)
  Total number of paths / destination ports: 14365308913808 / 137
-------------------------------------------------------------------------
Delay:               23.649ns (Levels of Logic = 52)
  Source:            player1_x_6 (FF)
  Destination:       GREEN (FF)
  Source Clock:      CLOCK rising
  Destination Clock: CLOCK rising

  Data Path: player1_x_6 to GREEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              15   0.447   1.210  player1_x_6 (player1_x_6)
     LUT3:I0->O            4   0.205   0.931  Madd_n2230_xor<6>11 (n2230<6>)
     LUT4:I0->O            1   0.203   0.000  Mcompar_ball_x[9]_BUS_0006_LessThan_26_o_lut<3> (Mcompar_ball_x[9]_BUS_0006_LessThan_26_o_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Mcompar_ball_x[9]_BUS_0006_LessThan_26_o_cy<3> (Mcompar_ball_x[9]_BUS_0006_LessThan_26_o_cy<3>)
     MUXCY:CI->O          37   0.213   1.467  Mcompar_ball_x[9]_BUS_0006_LessThan_26_o_cy<4> (ball_x[9]_BUS_0006_LessThan_26_o)
     LUT2:I0->O           10   0.203   0.857  player1_x[9]_ball_x[9]_OR_34_o1 (player1_x[9]_ball_x[9]_OR_34_o)
     LUT6:I5->O            1   0.205   0.580  Madd_n2238_xor<9>11_SW0 (N201)
     LUT6:I5->O            2   0.205   0.864  Madd_n2238_xor<9>11 (n2238<9>)
     LUT4:I0->O            0   0.203   0.000  Mcompar_player2_x[9]_BUS_0011_LessThan_46_o_lutdi4 (Mcompar_player2_x[9]_BUS_0011_LessThan_46_o_lutdi4)
     MUXCY:DI->O          33   0.145   1.306  Mcompar_player2_x[9]_BUS_0011_LessThan_46_o_cy<4> (Mcompar_player2_x[9]_BUS_0011_LessThan_46_o_cy<4>)
     LUT6:I5->O            1   0.205   0.000  Madd_ball_x[9]_ball_dx[4]_add_86_OUT_lut<0>1 (Madd_ball_x[9]_ball_dx[4]_add_86_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_ball_x[9]_ball_dx[4]_add_86_OUT_cy<0> (Madd_ball_x[9]_ball_dx[4]_add_86_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_ball_x[9]_ball_dx[4]_add_86_OUT_cy<1> (Madd_ball_x[9]_ball_dx[4]_add_86_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_ball_x[9]_ball_dx[4]_add_86_OUT_cy<2> (Madd_ball_x[9]_ball_dx[4]_add_86_OUT_cy<2>)
     XORCY:CI->O           8   0.180   1.031  Madd_ball_x[9]_ball_dx[4]_add_86_OUT_xor<3> (ball_x[9]_ball_dx[4]_add_86_OUT<3>)
     LUT4:I1->O            2   0.205   0.617  GND_5_o_ball_x[9]_LessThan_90_o1_SW0 (N92)
     LUT5:I4->O            1   0.205   0.684  Mmux_ball_x[9]_GND_5_o_mux_151_OUT11_SW0 (N444)
     LUT6:I4->O            9   0.203   0.830  Mmux_ball_x[9]_GND_5_o_mux_151_OUT11 (Madd_n2286_cy<0>)
     LUT6:I5->O            1   0.205   0.808  Madd_n2286_xor<7>11 (Madd_BUS_0030_GND_5_o_add_164_OUT_lut<7>)
     LUT6:I3->O            1   0.205   0.000  Msub_GND_5_o_GND_5_o_sub_168_OUT_lut<7> (Msub_GND_5_o_GND_5_o_sub_168_OUT_lut<7>)
     MUXCY:S->O            1   0.172   0.000  Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<7> (Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<8> (Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<9> (Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<9>)
     MUXCY:CI->O           0   0.019   0.000  Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<10> (Msub_GND_5_o_GND_5_o_sub_168_OUT_cy<10>)
     XORCY:CI->O          14   0.180   0.957  Msub_GND_5_o_GND_5_o_sub_168_OUT_xor<11> (GND_5_o_GND_5_o_sub_168_OUT<11>)
     DSP48A1:B11->M0       1   3.364   0.580  Mmult_GND_5_o_GND_5_o_MuLt_169_OUT (GND_5_o_GND_5_o_MuLt_169_OUT<0>)
     LUT2:I1->O            1   0.205   0.000  Madd_n2297_lut<0> (Madd_n2297_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_n2297_cy<0> (Madd_n2297_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<1> (Madd_n2297_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<2> (Madd_n2297_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<3> (Madd_n2297_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<4> (Madd_n2297_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<5> (Madd_n2297_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<6> (Madd_n2297_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<7> (Madd_n2297_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<8> (Madd_n2297_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<9> (Madd_n2297_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<10> (Madd_n2297_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<11> (Madd_n2297_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<12> (Madd_n2297_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<13> (Madd_n2297_cy<13>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<14> (Madd_n2297_cy<14>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<15> (Madd_n2297_cy<15>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<16> (Madd_n2297_cy<16>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<17> (Madd_n2297_cy<17>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<18> (Madd_n2297_cy<18>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n2297_cy<19> (Madd_n2297_cy<19>)
     XORCY:CI->O           1   0.180   0.924  Madd_n2297_xor<20> (n2297<20>)
     LUT6:I1->O            1   0.203   0.000  Mcompar_GND_5_o_BUS_0034_LessThan_176_o_lut<4> (Mcompar_GND_5_o_BUS_0034_LessThan_176_o_lut<4>)
     MUXCY:S->O            3   0.172   0.000  Mcompar_GND_5_o_BUS_0034_LessThan_176_o_cy<4> (GND_5_o_BUS_0034_LessThan_176_o)
     MUXCY:CI->O           1   0.019   0.000  Mmux_GND_5_o_GND_5_o_MUX_784_o94_cy (GND_5_o_BUS_0034_LessThan_176_o_l1)
     MUXCY:CI->O           1   0.213   0.580  Mmux_GND_5_o_GND_5_o_MUX_784_o94_cy1 (Mmux_GND_5_o_GND_5_o_MUX_784_o93)
     LUT6:I5->O            1   0.205   0.000  GREEN_glue_set (GREEN_glue_set)
     FDR:D                     0.102          GREEN
    ----------------------------------------
    Total                     23.649ns (9.424ns logic, 14.225ns route)
                                       (39.8% logic, 60.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLOCK'
  Total number of paths / destination ports: 529988 / 21
-------------------------------------------------------------------------
Offset:              14.581ns (Levels of Logic = 20)
  Source:            P1_LEFT (PAD)
  Destination:       GREEN (FF)
  Destination Clock: CLOCK rising

  Data Path: P1_LEFT to GREEN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.222   0.961  P1_LEFT_IBUF (P1_LEFT_IBUF)
     LUT3:I1->O            1   0.203   0.000  Madd_player1_x[9]_GND_5_o_add_74_OUT_lut<0> (Madd_player1_x[9]_GND_5_o_add_74_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<0> (Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<1> (Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<2> (Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<3> (Madd_player1_x[9]_GND_5_o_add_74_OUT_cy<3>)
     XORCY:CI->O           3   0.180   0.898  Madd_player1_x[9]_GND_5_o_add_74_OUT_xor<4> (player1_x[9]_GND_5_o_add_74_OUT<4>)
     LUT4:I0->O            1   0.203   0.684  GND_5_o_player1_x[9]_LessThan_77_o1_SW0 (N88)
     LUT6:I4->O            8   0.203   1.050  GND_5_o_player1_x[9]_LessThan_77_o1 (GND_5_o_player1_x[9]_LessThan_77_o)
     LUT5:I1->O            8   0.203   1.167  Mmux_n229831 (Madd_player1_x[9]_GND_5_o_add_176_OUT_lut<2>)
     LUT6:I0->O            7   0.203   1.002  Madd_player1_x[9]_GND_5_o_add_176_OUT_cy<5>11 (Madd_player1_x[9]_GND_5_o_add_176_OUT_cy<5>)
     LUT4:I1->O            2   0.205   0.864  Madd_n1998_xor<6>11 (n1998<6>)
     LUT4:I0->O            1   0.203   0.000  Mcompar_GND_5_o_BUS_0037_LessThan_181_o_lut<3> (Mcompar_GND_5_o_BUS_0037_LessThan_181_o_lut<3>)
     MUXCY:S->O            1   0.366   0.684  Mcompar_GND_5_o_BUS_0037_LessThan_181_o_cy<3> (Mcompar_GND_5_o_BUS_0037_LessThan_181_o_cy<3>)
     LUT6:I4->O            1   0.203   0.944  Mcompar_GND_5_o_BUS_0037_LessThan_181_o_cy<4> (Mcompar_GND_5_o_BUS_0037_LessThan_181_o_cy<4>)
     LUT6:I0->O            4   0.203   1.028  player1_x[9]_GND_5_o_AND_182_o (player1_x[9]_GND_5_o_AND_182_o)
     LUT6:I1->O            1   0.203   0.000  Mmux_GND_5_o_GND_5_o_MUX_784_o94_lut (Mmux_GND_5_o_GND_5_o_MUX_784_o94_lut)
     MUXCY:S->O            1   0.172   0.000  Mmux_GND_5_o_GND_5_o_MUX_784_o94_cy (GND_5_o_BUS_0034_LessThan_176_o_l1)
     MUXCY:CI->O           1   0.213   0.580  Mmux_GND_5_o_GND_5_o_MUX_784_o94_cy1 (Mmux_GND_5_o_GND_5_o_MUX_784_o93)
     LUT6:I5->O            1   0.205   0.000  GREEN_glue_set (GREEN_glue_set)
     FDR:D                     0.102          GREEN
    ----------------------------------------
    Total                     14.581ns (4.721ns logic, 9.860ns route)
                                       (32.4% logic, 67.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLOCK'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            HSYNC (FF)
  Destination:       HSYNC (PAD)
  Source Clock:      CLOCK rising

  Data Path: HSYNC to HSYNC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  HSYNC (HSYNC_OBUF)
     OBUF:I->O                 2.571          HSYNC_OBUF (HSYNC)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |   23.649|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.16 secs
 
--> 


Total memory usage is 388584 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   44 (   0 filtered)
Number of infos    :    5 (   0 filtered)

