;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @-127, 100
	SLT 101, 3
	JMP @-1, @-20
	DJN -1, @-20
	SLT #10, <1
	ADD #710, <1
	SUB 12, @10
	SLT 30, 9
	SUB @10, 210
	SUB @121, 106
	DAT #0, #90
	DAT #0, #90
	SUB 30, 9
	SUB #0, 7
	SUB @10, 210
	SUB @121, 106
	SUB @10, 210
	SUB #0, @20
	SPL 0, 70
	SUB -207, <-120
	DAT #127, #100
	JMN 10, #302
	ADD 30, 9
	SLT 20, @12
	JMN @12, #200
	SUB @10, 210
	MOV -1, <-20
	MOV #3, 7
	SUB #0, @20
	DJN -207, @-120
	MOV -1, <-20
	SUB -207, <-120
	SUB -207, <-120
	SLT 20, @12
	JMN @12, #200
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	MOV -1, <-20
	SUB @121, 106
	SUB -907, -120
	SPL 0, <402
	SLT 20, @12
	SUB -907, -120
