{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 05 20:28:15 2018 " "Info: Processing started: Wed Dec 05 20:28:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off b_to_d_complete -c b_to_d_complete " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off b_to_d_complete -c b_to_d_complete" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../unit_trans/unit_trans.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../unit_trans/unit_trans.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unit_trans-arch_u " "Info: Found design unit 1: unit_trans-arch_u" {  } { { "../unit_trans/unit_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/unit_trans/unit_trans.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 unit_trans " "Info: Found entity 1: unit_trans" {  } { { "../unit_trans/unit_trans.vhd" "" { Text "F:/study/数字电路/实验/lab2/unit_trans/unit_trans.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../compare/compare.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../compare/compare.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-arch_com " "Info: Found design unit 1: comp-arch_com" {  } { { "../compare/compare.vhd" "" { Text "F:/study/数字电路/实验/lab2/compare/compare.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Info: Found entity 1: comp" {  } { { "../compare/compare.vhd" "" { Text "F:/study/数字电路/实验/lab2/compare/compare.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../Display_single/Display_single.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../Display_single/Display_single.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Display_single-D_arch " "Info: Found design unit 1: Display_single-D_arch" {  } { { "../Display_single/Display_single.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_single/Display_single.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Display_single " "Info: Found entity 1: Display_single" {  } { { "../Display_single/Display_single.vhd" "" { Text "F:/study/数字电路/实验/lab2/Display_single/Display_single.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../binary_to_decimal/binary_to_decimal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../binary_to_decimal/binary_to_decimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binary_to_decimal-arch_b " "Info: Found design unit 1: binary_to_decimal-arch_b" {  } { { "../binary_to_decimal/binary_to_decimal.vhd" "" { Text "F:/study/数字电路/实验/lab2/binary_to_decimal/binary_to_decimal.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 binary_to_decimal " "Info: Found entity 1: binary_to_decimal" {  } { { "../binary_to_decimal/binary_to_decimal.vhd" "" { Text "F:/study/数字电路/实验/lab2/binary_to_decimal/binary_to_decimal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b_to_d_complete.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file b_to_d_complete.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 b_to_d_complete-arch_b_c " "Info: Found design unit 1: b_to_d_complete-arch_b_c" {  } { { "b_to_d_complete.vhd" "" { Text "F:/study/数字电路/实验/lab2/b_to_d_complete/b_to_d_complete.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 b_to_d_complete " "Info: Found entity 1: b_to_d_complete" {  } { { "b_to_d_complete.vhd" "" { Text "F:/study/数字电路/实验/lab2/b_to_d_complete/b_to_d_complete.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "b_to_d_complete " "Info: Elaborating entity \"b_to_d_complete\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_decimal binary_to_decimal:b_to_d " "Info: Elaborating entity \"binary_to_decimal\" for hierarchy \"binary_to_decimal:b_to_d\"" {  } { { "b_to_d_complete.vhd" "b_to_d" { Text "F:/study/数字电路/实验/lab2/b_to_d_complete/b_to_d_complete.vhd" 55 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_trans binary_to_decimal:b_to_d\|unit_trans:unit " "Info: Elaborating entity \"unit_trans\" for hierarchy \"binary_to_decimal:b_to_d\|unit_trans:unit\"" {  } { { "../binary_to_decimal/binary_to_decimal.vhd" "unit" { Text "F:/study/数字电路/实验/lab2/binary_to_decimal/binary_to_decimal.vhd" 31 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp binary_to_decimal:b_to_d\|comp:tens_digit " "Info: Elaborating entity \"comp\" for hierarchy \"binary_to_decimal:b_to_d\|comp:tens_digit\"" {  } { { "../binary_to_decimal/binary_to_decimal.vhd" "tens_digit" { Text "F:/study/数字电路/实验/lab2/binary_to_decimal/binary_to_decimal.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_single Display_single:tens_digits_b " "Info: Elaborating entity \"Display_single\" for hierarchy \"Display_single:tens_digits_b\"" {  } { { "b_to_d_complete.vhd" "tens_digits_b" { Text "F:/study/数字电路/实验/lab2/b_to_d_complete/b_to_d_complete.vhd" 56 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[4\] GND " "Warning (13410): Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "b_to_d_complete.vhd" "" { Text "F:/study/数字电路/实验/lab2/b_to_d_complete/b_to_d_complete.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[5\] GND " "Warning (13410): Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "b_to_d_complete.vhd" "" { Text "F:/study/数字电路/实验/lab2/b_to_d_complete/b_to_d_complete.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Warning (13410): Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "b_to_d_complete.vhd" "" { Text "F:/study/数字电路/实验/lab2/b_to_d_complete/b_to_d_complete.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Info: Implemented 14 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "267 " "Info: Peak virtual memory: 267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 05 20:28:16 2018 " "Info: Processing ended: Wed Dec 05 20:28:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
