---
layout: page
permalink: /about/
---

**Hi, my name is Khanh!**<br><br>
_Present:_

I am a Ph.D. student at [Adaptive Systems Laboratory](http://adaptive.u-aizu.ac.jp) of the [University of Aizu](http://www.u-aizu.ac.jp/en/).  <br>
I research about fault-tolerance techniques and their analytical models for [3D Integrated Circuits](https://en.wikipedia.org/wiki/Three-dimensional_integrated_circuit)/3D Network-on-Chips.

_Contact:_

You can find me [on Github](https://github.com/khanhdang), [on LinkedIn](https://www.linkedin.com/in/dnk0904/), and [on my lab website](http://adaptive.u-aizu.ac.jp/?page_id=849). <br>
Want to talk? Feel free to [email](mailto:khanh.n.dang@ieee.org) me.

_Past:_

I was at [Smart Integrated Systems Laboratory](http://sis.uet.vnu.edu.vn/en) (2011-2014) to partly build a fully hardware (ASIC) implemented H.264 encoder. The project won the second position prize of Nhan Tai Dat Viet 2015. 

_Bio:_

I grew up in a small village in Vietnam. I graduated from [VNU University of Engineering and Technology](http://e.uet.vnu.edu.vn/) with a BSc. degree and [University of Paris Sud](http://www.u-psud.fr/en/index.html) with a MSc. degree.

#### Projects
A few things I've done:

- Network-on-Chip on FPGA: [paper](http://eprints.uet.vnu.edu.vn/eprints/id/eprint/48).
- Inter-Prediction module of H.264 encoder: [paper](http://ieeexplore.ieee.org/document/6868813/?reload=true&arnumber=6868813), [project's info](http://vnu.edu.vn/eng/?C2422/N18037/Success-in-Designing-and-Manufacturing-Video-Encoding-Microchip-VENGME-H.264-AVC.htm).
- Fault-Tolerance for Network-on-Chip:
	- Soft Error: [paper](http://ieeexplore.ieee.org/document/7314025/), [slide](http://www.dangnamkhanh.com/files/ICICDT2016_Slide_Final_Khanh.pdf).
	- Dual Soft Error and Hard Fault: [paper](http://link.springer.com/article/10.1007/s11227-016-1951-0), [mirror](http://www.readcube.com/articles/10.1007/s11227-016-1951-0?author_access_token=uKzWKtEJ_GhzIqhc7TjlMve4RwlQNchNByi7wbcMAY5NWwk-xulsRxmXW0g2yKdaTbK54tRK3S9oDfnnkVerYuXh6kcGkYFBbCWGsT-1LGyGXrbvesHBJRtV2XEzd16K02hhSpFUmrmhMtyNiUCg9Q%3D%3D).
	- Through-Silicon-Via (3D-NoCs) defect : _under review_
- Reliability assessment using analytical model for NoCs:
	- General fault-tolerant model: [paper](http://ieeexplore.ieee.org/document/7796106/), [slide](http://www.dangnamkhanh.com/files/ATS2016_Dang_slides.pdf).
	- Completed Network-on-Chip model: _accepted for publication @ [TVLSI](http://ieeexplore.ieee.org/xpl/RecentIssue.jsp?punumber=92)_

My completed publication list can be found in [google scholar](https://scholar.google.com/citations?user=mQbqkUMAAAAJ&hl=en&oi=sra).
#### Side projects
There some side projects I've done on my spare time:
- [RacingJS](http://www.dangnamkhanh.com/RacingJS/RacingJS/) is a racing game on Javascript.
- [MicroMouse](http://www.dangnamkhanh.com/MicroMouse) is an under development Javascript version of MicroMouse game.
- [Network-on-Chip Animation](http://www.dangnamkhanh.com/noc_ani) is a demo of XY routing for Network-on-Chip using [Processing](http://processing.org).
- VHDL/Verilog snippets: [source code](https://github.com/hdl-noodles/spaghetti).
