// Seed: 2325425711
module module_0;
  wire id_1;
  parameter id_2 = 1 | 1'b0;
  wire id_3;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd7
) (
    input wire id_0,
    input wire id_1,
    input supply0 id_2,
    output logic id_3,
    output tri id_4,
    input supply1 id_5,
    input tri _id_6,
    input wor id_7,
    output uwire id_8
);
  module_0 modCall_1 ();
  logic [-1 : id_6] id_10;
  ;
  always @(posedge -1'd0) begin : LABEL_0
    if (1 === 1 - 1) {id_7, 1} = id_2;
    else begin : LABEL_1
      id_10 <= id_6;
    end
    id_3 <= id_2;
  end
endmodule
