$date
	Thu Jan 12 19:11:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 8 ! SUM [7:0] $end
$var wire 1 " CARRY_OUT $end
$var reg 8 # A [7:0] $end
$var reg 8 $ B [7:0] $end
$var reg 1 % CARRY_IN $end
$scope module ADDER1 $end
$var wire 8 & A [7:0] $end
$var wire 8 ' B [7:0] $end
$var wire 1 % CARRY_IN $end
$var wire 8 ( SUM [7:0] $end
$var wire 1 " CARRY_OUT $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
b0 &
0%
b0 $
b0 #
0"
b0 !
$end
#20
b101 !
b101 (
b11 $
b11 '
b10 #
b10 &
#40
b110 !
b110 (
1%
#60
b1 !
b1 (
1"
0%
b10 $
b10 '
b11111111 #
b11111111 &
#80
1%
b1 $
b1 '
#100
