
adc_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002930  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000074  08002af4  08002af4  00003af4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002b68  08002b68  0000400c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08002b68  08002b68  00003b68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002b70  08002b70  0000400c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002b70  08002b70  00003b70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002b74  08002b74  00003b74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08002b78  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  2000000c  08002b84  0000400c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000014c  08002b84  0000414c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000400c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006fac  00000000  00000000  0000403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019ca  00000000  00000000  0000afe8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a10  00000000  00000000  0000c9b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000075c  00000000  00000000  0000d3c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023457  00000000  00000000  0000db24  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009009  00000000  00000000  00030f7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d802d  00000000  00000000  00039f84  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00111fb1  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000289c  00000000  00000000  00111ff4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000089  00000000  00000000  00114890  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002adc 	.word	0x08002adc

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08002adc 	.word	0x08002adc

08000204 <__aeabi_uldivmod>:
 8000204:	b953      	cbnz	r3, 800021c <__aeabi_uldivmod+0x18>
 8000206:	b94a      	cbnz	r2, 800021c <__aeabi_uldivmod+0x18>
 8000208:	2900      	cmp	r1, #0
 800020a:	bf08      	it	eq
 800020c:	2800      	cmpeq	r0, #0
 800020e:	bf1c      	itt	ne
 8000210:	f04f 31ff 	movne.w	r1, #4294967295
 8000214:	f04f 30ff 	movne.w	r0, #4294967295
 8000218:	f000 b988 	b.w	800052c <__aeabi_idiv0>
 800021c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000220:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000224:	f000 f806 	bl	8000234 <__udivmoddi4>
 8000228:	f8dd e004 	ldr.w	lr, [sp, #4]
 800022c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000230:	b004      	add	sp, #16
 8000232:	4770      	bx	lr

08000234 <__udivmoddi4>:
 8000234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000238:	9d08      	ldr	r5, [sp, #32]
 800023a:	468e      	mov	lr, r1
 800023c:	4604      	mov	r4, r0
 800023e:	4688      	mov	r8, r1
 8000240:	2b00      	cmp	r3, #0
 8000242:	d14a      	bne.n	80002da <__udivmoddi4+0xa6>
 8000244:	428a      	cmp	r2, r1
 8000246:	4617      	mov	r7, r2
 8000248:	d962      	bls.n	8000310 <__udivmoddi4+0xdc>
 800024a:	fab2 f682 	clz	r6, r2
 800024e:	b14e      	cbz	r6, 8000264 <__udivmoddi4+0x30>
 8000250:	f1c6 0320 	rsb	r3, r6, #32
 8000254:	fa01 f806 	lsl.w	r8, r1, r6
 8000258:	fa20 f303 	lsr.w	r3, r0, r3
 800025c:	40b7      	lsls	r7, r6
 800025e:	ea43 0808 	orr.w	r8, r3, r8
 8000262:	40b4      	lsls	r4, r6
 8000264:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000268:	fa1f fc87 	uxth.w	ip, r7
 800026c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000270:	0c23      	lsrs	r3, r4, #16
 8000272:	fb0e 8811 	mls	r8, lr, r1, r8
 8000276:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800027a:	fb01 f20c 	mul.w	r2, r1, ip
 800027e:	429a      	cmp	r2, r3
 8000280:	d909      	bls.n	8000296 <__udivmoddi4+0x62>
 8000282:	18fb      	adds	r3, r7, r3
 8000284:	f101 30ff 	add.w	r0, r1, #4294967295
 8000288:	f080 80ea 	bcs.w	8000460 <__udivmoddi4+0x22c>
 800028c:	429a      	cmp	r2, r3
 800028e:	f240 80e7 	bls.w	8000460 <__udivmoddi4+0x22c>
 8000292:	3902      	subs	r1, #2
 8000294:	443b      	add	r3, r7
 8000296:	1a9a      	subs	r2, r3, r2
 8000298:	b2a3      	uxth	r3, r4
 800029a:	fbb2 f0fe 	udiv	r0, r2, lr
 800029e:	fb0e 2210 	mls	r2, lr, r0, r2
 80002a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002a6:	fb00 fc0c 	mul.w	ip, r0, ip
 80002aa:	459c      	cmp	ip, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x8e>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f100 32ff 	add.w	r2, r0, #4294967295
 80002b4:	f080 80d6 	bcs.w	8000464 <__udivmoddi4+0x230>
 80002b8:	459c      	cmp	ip, r3
 80002ba:	f240 80d3 	bls.w	8000464 <__udivmoddi4+0x230>
 80002be:	443b      	add	r3, r7
 80002c0:	3802      	subs	r0, #2
 80002c2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c6:	eba3 030c 	sub.w	r3, r3, ip
 80002ca:	2100      	movs	r1, #0
 80002cc:	b11d      	cbz	r5, 80002d6 <__udivmoddi4+0xa2>
 80002ce:	40f3      	lsrs	r3, r6
 80002d0:	2200      	movs	r2, #0
 80002d2:	e9c5 3200 	strd	r3, r2, [r5]
 80002d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002da:	428b      	cmp	r3, r1
 80002dc:	d905      	bls.n	80002ea <__udivmoddi4+0xb6>
 80002de:	b10d      	cbz	r5, 80002e4 <__udivmoddi4+0xb0>
 80002e0:	e9c5 0100 	strd	r0, r1, [r5]
 80002e4:	2100      	movs	r1, #0
 80002e6:	4608      	mov	r0, r1
 80002e8:	e7f5      	b.n	80002d6 <__udivmoddi4+0xa2>
 80002ea:	fab3 f183 	clz	r1, r3
 80002ee:	2900      	cmp	r1, #0
 80002f0:	d146      	bne.n	8000380 <__udivmoddi4+0x14c>
 80002f2:	4573      	cmp	r3, lr
 80002f4:	d302      	bcc.n	80002fc <__udivmoddi4+0xc8>
 80002f6:	4282      	cmp	r2, r0
 80002f8:	f200 8105 	bhi.w	8000506 <__udivmoddi4+0x2d2>
 80002fc:	1a84      	subs	r4, r0, r2
 80002fe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000302:	2001      	movs	r0, #1
 8000304:	4690      	mov	r8, r2
 8000306:	2d00      	cmp	r5, #0
 8000308:	d0e5      	beq.n	80002d6 <__udivmoddi4+0xa2>
 800030a:	e9c5 4800 	strd	r4, r8, [r5]
 800030e:	e7e2      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000310:	2a00      	cmp	r2, #0
 8000312:	f000 8090 	beq.w	8000436 <__udivmoddi4+0x202>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	2e00      	cmp	r6, #0
 800031c:	f040 80a4 	bne.w	8000468 <__udivmoddi4+0x234>
 8000320:	1a8a      	subs	r2, r1, r2
 8000322:	0c03      	lsrs	r3, r0, #16
 8000324:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000328:	b280      	uxth	r0, r0
 800032a:	b2bc      	uxth	r4, r7
 800032c:	2101      	movs	r1, #1
 800032e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000332:	fb0e 221c 	mls	r2, lr, ip, r2
 8000336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800033a:	fb04 f20c 	mul.w	r2, r4, ip
 800033e:	429a      	cmp	r2, r3
 8000340:	d907      	bls.n	8000352 <__udivmoddi4+0x11e>
 8000342:	18fb      	adds	r3, r7, r3
 8000344:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000348:	d202      	bcs.n	8000350 <__udivmoddi4+0x11c>
 800034a:	429a      	cmp	r2, r3
 800034c:	f200 80e0 	bhi.w	8000510 <__udivmoddi4+0x2dc>
 8000350:	46c4      	mov	ip, r8
 8000352:	1a9b      	subs	r3, r3, r2
 8000354:	fbb3 f2fe 	udiv	r2, r3, lr
 8000358:	fb0e 3312 	mls	r3, lr, r2, r3
 800035c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000360:	fb02 f404 	mul.w	r4, r2, r4
 8000364:	429c      	cmp	r4, r3
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x144>
 8000368:	18fb      	adds	r3, r7, r3
 800036a:	f102 30ff 	add.w	r0, r2, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x142>
 8000370:	429c      	cmp	r4, r3
 8000372:	f200 80ca 	bhi.w	800050a <__udivmoddi4+0x2d6>
 8000376:	4602      	mov	r2, r0
 8000378:	1b1b      	subs	r3, r3, r4
 800037a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800037e:	e7a5      	b.n	80002cc <__udivmoddi4+0x98>
 8000380:	f1c1 0620 	rsb	r6, r1, #32
 8000384:	408b      	lsls	r3, r1
 8000386:	fa22 f706 	lsr.w	r7, r2, r6
 800038a:	431f      	orrs	r7, r3
 800038c:	fa0e f401 	lsl.w	r4, lr, r1
 8000390:	fa20 f306 	lsr.w	r3, r0, r6
 8000394:	fa2e fe06 	lsr.w	lr, lr, r6
 8000398:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800039c:	4323      	orrs	r3, r4
 800039e:	fa00 f801 	lsl.w	r8, r0, r1
 80003a2:	fa1f fc87 	uxth.w	ip, r7
 80003a6:	fbbe f0f9 	udiv	r0, lr, r9
 80003aa:	0c1c      	lsrs	r4, r3, #16
 80003ac:	fb09 ee10 	mls	lr, r9, r0, lr
 80003b0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003b4:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b8:	45a6      	cmp	lr, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	d909      	bls.n	80003d4 <__udivmoddi4+0x1a0>
 80003c0:	193c      	adds	r4, r7, r4
 80003c2:	f100 3aff 	add.w	sl, r0, #4294967295
 80003c6:	f080 809c 	bcs.w	8000502 <__udivmoddi4+0x2ce>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	f240 8099 	bls.w	8000502 <__udivmoddi4+0x2ce>
 80003d0:	3802      	subs	r0, #2
 80003d2:	443c      	add	r4, r7
 80003d4:	eba4 040e 	sub.w	r4, r4, lr
 80003d8:	fa1f fe83 	uxth.w	lr, r3
 80003dc:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e0:	fb09 4413 	mls	r4, r9, r3, r4
 80003e4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e8:	fb03 fc0c 	mul.w	ip, r3, ip
 80003ec:	45a4      	cmp	ip, r4
 80003ee:	d908      	bls.n	8000402 <__udivmoddi4+0x1ce>
 80003f0:	193c      	adds	r4, r7, r4
 80003f2:	f103 3eff 	add.w	lr, r3, #4294967295
 80003f6:	f080 8082 	bcs.w	80004fe <__udivmoddi4+0x2ca>
 80003fa:	45a4      	cmp	ip, r4
 80003fc:	d97f      	bls.n	80004fe <__udivmoddi4+0x2ca>
 80003fe:	3b02      	subs	r3, #2
 8000400:	443c      	add	r4, r7
 8000402:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000406:	eba4 040c 	sub.w	r4, r4, ip
 800040a:	fba0 ec02 	umull	lr, ip, r0, r2
 800040e:	4564      	cmp	r4, ip
 8000410:	4673      	mov	r3, lr
 8000412:	46e1      	mov	r9, ip
 8000414:	d362      	bcc.n	80004dc <__udivmoddi4+0x2a8>
 8000416:	d05f      	beq.n	80004d8 <__udivmoddi4+0x2a4>
 8000418:	b15d      	cbz	r5, 8000432 <__udivmoddi4+0x1fe>
 800041a:	ebb8 0203 	subs.w	r2, r8, r3
 800041e:	eb64 0409 	sbc.w	r4, r4, r9
 8000422:	fa04 f606 	lsl.w	r6, r4, r6
 8000426:	fa22 f301 	lsr.w	r3, r2, r1
 800042a:	431e      	orrs	r6, r3
 800042c:	40cc      	lsrs	r4, r1
 800042e:	e9c5 6400 	strd	r6, r4, [r5]
 8000432:	2100      	movs	r1, #0
 8000434:	e74f      	b.n	80002d6 <__udivmoddi4+0xa2>
 8000436:	fbb1 fcf2 	udiv	ip, r1, r2
 800043a:	0c01      	lsrs	r1, r0, #16
 800043c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000440:	b280      	uxth	r0, r0
 8000442:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000446:	463b      	mov	r3, r7
 8000448:	4638      	mov	r0, r7
 800044a:	463c      	mov	r4, r7
 800044c:	46b8      	mov	r8, r7
 800044e:	46be      	mov	lr, r7
 8000450:	2620      	movs	r6, #32
 8000452:	fbb1 f1f7 	udiv	r1, r1, r7
 8000456:	eba2 0208 	sub.w	r2, r2, r8
 800045a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800045e:	e766      	b.n	800032e <__udivmoddi4+0xfa>
 8000460:	4601      	mov	r1, r0
 8000462:	e718      	b.n	8000296 <__udivmoddi4+0x62>
 8000464:	4610      	mov	r0, r2
 8000466:	e72c      	b.n	80002c2 <__udivmoddi4+0x8e>
 8000468:	f1c6 0220 	rsb	r2, r6, #32
 800046c:	fa2e f302 	lsr.w	r3, lr, r2
 8000470:	40b7      	lsls	r7, r6
 8000472:	40b1      	lsls	r1, r6
 8000474:	fa20 f202 	lsr.w	r2, r0, r2
 8000478:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800047c:	430a      	orrs	r2, r1
 800047e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000482:	b2bc      	uxth	r4, r7
 8000484:	fb0e 3318 	mls	r3, lr, r8, r3
 8000488:	0c11      	lsrs	r1, r2, #16
 800048a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048e:	fb08 f904 	mul.w	r9, r8, r4
 8000492:	40b0      	lsls	r0, r6
 8000494:	4589      	cmp	r9, r1
 8000496:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800049a:	b280      	uxth	r0, r0
 800049c:	d93e      	bls.n	800051c <__udivmoddi4+0x2e8>
 800049e:	1879      	adds	r1, r7, r1
 80004a0:	f108 3cff 	add.w	ip, r8, #4294967295
 80004a4:	d201      	bcs.n	80004aa <__udivmoddi4+0x276>
 80004a6:	4589      	cmp	r9, r1
 80004a8:	d81f      	bhi.n	80004ea <__udivmoddi4+0x2b6>
 80004aa:	eba1 0109 	sub.w	r1, r1, r9
 80004ae:	fbb1 f9fe 	udiv	r9, r1, lr
 80004b2:	fb09 f804 	mul.w	r8, r9, r4
 80004b6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ba:	b292      	uxth	r2, r2
 80004bc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004c0:	4542      	cmp	r2, r8
 80004c2:	d229      	bcs.n	8000518 <__udivmoddi4+0x2e4>
 80004c4:	18ba      	adds	r2, r7, r2
 80004c6:	f109 31ff 	add.w	r1, r9, #4294967295
 80004ca:	d2c4      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004cc:	4542      	cmp	r2, r8
 80004ce:	d2c2      	bcs.n	8000456 <__udivmoddi4+0x222>
 80004d0:	f1a9 0102 	sub.w	r1, r9, #2
 80004d4:	443a      	add	r2, r7
 80004d6:	e7be      	b.n	8000456 <__udivmoddi4+0x222>
 80004d8:	45f0      	cmp	r8, lr
 80004da:	d29d      	bcs.n	8000418 <__udivmoddi4+0x1e4>
 80004dc:	ebbe 0302 	subs.w	r3, lr, r2
 80004e0:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004e4:	3801      	subs	r0, #1
 80004e6:	46e1      	mov	r9, ip
 80004e8:	e796      	b.n	8000418 <__udivmoddi4+0x1e4>
 80004ea:	eba7 0909 	sub.w	r9, r7, r9
 80004ee:	4449      	add	r1, r9
 80004f0:	f1a8 0c02 	sub.w	ip, r8, #2
 80004f4:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f8:	fb09 f804 	mul.w	r8, r9, r4
 80004fc:	e7db      	b.n	80004b6 <__udivmoddi4+0x282>
 80004fe:	4673      	mov	r3, lr
 8000500:	e77f      	b.n	8000402 <__udivmoddi4+0x1ce>
 8000502:	4650      	mov	r0, sl
 8000504:	e766      	b.n	80003d4 <__udivmoddi4+0x1a0>
 8000506:	4608      	mov	r0, r1
 8000508:	e6fd      	b.n	8000306 <__udivmoddi4+0xd2>
 800050a:	443b      	add	r3, r7
 800050c:	3a02      	subs	r2, #2
 800050e:	e733      	b.n	8000378 <__udivmoddi4+0x144>
 8000510:	f1ac 0c02 	sub.w	ip, ip, #2
 8000514:	443b      	add	r3, r7
 8000516:	e71c      	b.n	8000352 <__udivmoddi4+0x11e>
 8000518:	4649      	mov	r1, r9
 800051a:	e79c      	b.n	8000456 <__udivmoddi4+0x222>
 800051c:	eba1 0109 	sub.w	r1, r1, r9
 8000520:	46c4      	mov	ip, r8
 8000522:	fbb1 f9fe 	udiv	r9, r1, lr
 8000526:	fb09 f804 	mul.w	r8, r9, r4
 800052a:	e7c4      	b.n	80004b6 <__udivmoddi4+0x282>

0800052c <__aeabi_idiv0>:
 800052c:	4770      	bx	lr
 800052e:	bf00      	nop

08000530 <circbuf_init>:
/**
  * @brief  Initialize circbuf module
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval Void
**/
void circbuf_init(CircBuf *circbuf) {
 8000530:	b480      	push	{r7}
 8000532:	b083      	sub	sp, #12
 8000534:	af00      	add	r7, sp, #0
 8000536:	6078      	str	r0, [r7, #4]

	// set fields
    circbuf->head = 0;
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	2200      	movs	r2, #0
 800053c:	801a      	strh	r2, [r3, #0]
    circbuf->tail = 0;
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	2200      	movs	r2, #0
 8000542:	805a      	strh	r2, [r3, #2]
    circbuf->size = CIRC_BUF_SIZE;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800054a:	809a      	strh	r2, [r3, #4]

}
 800054c:	bf00      	nop
 800054e:	370c      	adds	r7, #12
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr

08000558 <circbuf_is_empty>:
  * @brief  Return true if buffer is empty
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval - true if empty
  * 		- false if not empty
**/
bool circbuf_is_empty(CircBuf *circbuf) {
 8000558:	b480      	push	{r7}
 800055a:	b083      	sub	sp, #12
 800055c:	af00      	add	r7, sp, #0
 800055e:	6078      	str	r0, [r7, #4]
	return circbuf->tail == circbuf->head;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	885a      	ldrh	r2, [r3, #2]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	881b      	ldrh	r3, [r3, #0]
 8000568:	429a      	cmp	r2, r3
 800056a:	bf0c      	ite	eq
 800056c:	2301      	moveq	r3, #1
 800056e:	2300      	movne	r3, #0
 8000570:	b2db      	uxtb	r3, r3
}
 8000572:	4618      	mov	r0, r3
 8000574:	370c      	adds	r7, #12
 8000576:	46bd      	mov	sp, r7
 8000578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800057c:	4770      	bx	lr

0800057e <circbuf_is_full>:
  * @brief  Return true if buffer is full
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval - true if full
  * 		- false if not full
**/
bool circbuf_is_full(CircBuf *circbuf) {
 800057e:	b480      	push	{r7}
 8000580:	b083      	sub	sp, #12
 8000582:	af00      	add	r7, sp, #0
 8000584:	6078      	str	r0, [r7, #4]
	return ((circbuf->head + 1) % circbuf->size) == circbuf->tail;
 8000586:	687b      	ldr	r3, [r7, #4]
 8000588:	881b      	ldrh	r3, [r3, #0]
 800058a:	3301      	adds	r3, #1
 800058c:	687a      	ldr	r2, [r7, #4]
 800058e:	8892      	ldrh	r2, [r2, #4]
 8000590:	fb93 f1f2 	sdiv	r1, r3, r2
 8000594:	fb01 f202 	mul.w	r2, r1, r2
 8000598:	1a9b      	subs	r3, r3, r2
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	8852      	ldrh	r2, [r2, #2]
 800059e:	4293      	cmp	r3, r2
 80005a0:	bf0c      	ite	eq
 80005a2:	2301      	moveq	r3, #1
 80005a4:	2300      	movne	r3, #0
 80005a6:	b2db      	uxtb	r3, r3

}
 80005a8:	4618      	mov	r0, r3
 80005aa:	370c      	adds	r7, #12
 80005ac:	46bd      	mov	sp, r7
 80005ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b2:	4770      	bx	lr

080005b4 <circbuf_peek_contiguous>:
  * @param  **ptr Pointer to pointer to start of contiguous chunk
  * @param  *len Pointer to length of contiguous chunk
  * @retval Void
**/

void circbuf_peek_contiguous(CircBuf *circbuf, uint8_t **ptr, uint16_t *len) {
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]

	// if buffer empty, return NULL pointer and length 0
	if (circbuf_is_empty(circbuf)) {
 80005c0:	68f8      	ldr	r0, [r7, #12]
 80005c2:	f7ff ffc9 	bl	8000558 <circbuf_is_empty>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d006      	beq.n	80005da <circbuf_peek_contiguous+0x26>
    	*len = 0;
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	2200      	movs	r2, #0
 80005d0:	801a      	strh	r2, [r3, #0]
    	*ptr = NULL;
 80005d2:	68bb      	ldr	r3, [r7, #8]
 80005d4:	2200      	movs	r2, #0
 80005d6:	601a      	str	r2, [r3, #0]
    	return;
 80005d8:	e01f      	b.n	800061a <circbuf_peek_contiguous+0x66>
    }

	// set DMA pointer to point to tail
    *ptr = &circbuf->buffer[circbuf->tail];
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	885b      	ldrh	r3, [r3, #2]
 80005de:	461a      	mov	r2, r3
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	4413      	add	r3, r2
 80005e4:	1d9a      	adds	r2, r3, #6
 80005e6:	68bb      	ldr	r3, [r7, #8]
 80005e8:	601a      	str	r2, [r3, #0]

    // set length
    if (circbuf->tail < circbuf->head) {
 80005ea:	68fb      	ldr	r3, [r7, #12]
 80005ec:	885a      	ldrh	r2, [r3, #2]
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	881b      	ldrh	r3, [r3, #0]
 80005f2:	429a      	cmp	r2, r3
 80005f4:	d208      	bcs.n	8000608 <circbuf_peek_contiguous+0x54>
    	*len = circbuf->head - circbuf->tail; // if head is ahead of tail
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	881a      	ldrh	r2, [r3, #0]
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	885b      	ldrh	r3, [r3, #2]
 80005fe:	1ad3      	subs	r3, r2, r3
 8000600:	b29a      	uxth	r2, r3
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	801a      	strh	r2, [r3, #0]
    } else {
    	*len = circbuf->size - circbuf->tail; // if head wrapped around
    }
    return;
 8000606:	e007      	b.n	8000618 <circbuf_peek_contiguous+0x64>
    	*len = circbuf->size - circbuf->tail; // if head wrapped around
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	889a      	ldrh	r2, [r3, #4]
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	885b      	ldrh	r3, [r3, #2]
 8000610:	1ad3      	subs	r3, r2, r3
 8000612:	b29a      	uxth	r2, r3
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	801a      	strh	r2, [r3, #0]
    return;
 8000618:	bf00      	nop
}
 800061a:	3710      	adds	r7, #16
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <circbuf_advance>:
  * @brief  Advance tail the length of the chunk that was just sent over DMA
  * @param  *circbuf Pointer to the CircBuf instance
  * @param  len Length of chunk that was just sent over DMA
  * @retval Void
**/
void circbuf_advance(CircBuf *circbuf, uint16_t len) {
 8000620:	b480      	push	{r7}
 8000622:	b083      	sub	sp, #12
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
 8000628:	460b      	mov	r3, r1
 800062a:	807b      	strh	r3, [r7, #2]

	// advance tail, taking wrap-around into account
	circbuf->tail = (circbuf->tail + len) % circbuf->size;
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	885b      	ldrh	r3, [r3, #2]
 8000630:	461a      	mov	r2, r3
 8000632:	887b      	ldrh	r3, [r7, #2]
 8000634:	4413      	add	r3, r2
 8000636:	687a      	ldr	r2, [r7, #4]
 8000638:	8892      	ldrh	r2, [r2, #4]
 800063a:	fb93 f1f2 	sdiv	r1, r3, r2
 800063e:	fb01 f202 	mul.w	r2, r1, r2
 8000642:	1a9b      	subs	r3, r3, r2
 8000644:	b29a      	uxth	r2, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	805a      	strh	r2, [r3, #2]

}
 800064a:	bf00      	nop
 800064c:	370c      	adds	r7, #12
 800064e:	46bd      	mov	sp, r7
 8000650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000654:	4770      	bx	lr

08000656 <circbuf_count>:
/**
  * @brief  Return int of count of values currently in buffer
  * @param  *circbuf Pointer to the CircBuf instance
  * @retval uint16_t of count of values currently in buffer
**/
uint16_t circbuf_count(CircBuf *circbuf) {
 8000656:	b480      	push	{r7}
 8000658:	b083      	sub	sp, #12
 800065a:	af00      	add	r7, sp, #0
 800065c:	6078      	str	r0, [r7, #4]

	// return total count in buffer
	if (circbuf->head >= circbuf->tail)
 800065e:	687b      	ldr	r3, [r7, #4]
 8000660:	881a      	ldrh	r2, [r3, #0]
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	885b      	ldrh	r3, [r3, #2]
 8000666:	429a      	cmp	r2, r3
 8000668:	d306      	bcc.n	8000678 <circbuf_count+0x22>
	        return circbuf->head - circbuf->tail;
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	881a      	ldrh	r2, [r3, #0]
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	885b      	ldrh	r3, [r3, #2]
 8000672:	1ad3      	subs	r3, r2, r3
 8000674:	b29b      	uxth	r3, r3
 8000676:	e009      	b.n	800068c <circbuf_count+0x36>
	    else
	        return circbuf->size - (circbuf->tail - circbuf->head);
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	889a      	ldrh	r2, [r3, #4]
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	8819      	ldrh	r1, [r3, #0]
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	885b      	ldrh	r3, [r3, #2]
 8000684:	1acb      	subs	r3, r1, r3
 8000686:	b29b      	uxth	r3, r3
 8000688:	4413      	add	r3, r2
 800068a:	b29b      	uxth	r3, r3
}
 800068c:	4618      	mov	r0, r3
 800068e:	370c      	adds	r7, #12
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr

08000698 <circbuf_write_byte>:
  * @note   If buffer full, it overwrites the oldest byte
  * @param  *circbuf Pointer to the CircBuf instance
  * @param  byte Byte of data to by written to buffer (char, ADC value)
  * @retval Void
**/
void circbuf_write_byte(CircBuf *circbuf, uint8_t byte) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af00      	add	r7, sp, #0
 800069e:	6078      	str	r0, [r7, #4]
 80006a0:	460b      	mov	r3, r1
 80006a2:	70fb      	strb	r3, [r7, #3]

    if (circbuf_is_full(circbuf)) {
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f7ff ff6a 	bl	800057e <circbuf_is_full>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d00c      	beq.n	80006ca <circbuf_write_byte+0x32>
    	circbuf->tail = (circbuf->tail + 1) % circbuf->size;
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	885b      	ldrh	r3, [r3, #2]
 80006b4:	3301      	adds	r3, #1
 80006b6:	687a      	ldr	r2, [r7, #4]
 80006b8:	8892      	ldrh	r2, [r2, #4]
 80006ba:	fb93 f1f2 	sdiv	r1, r3, r2
 80006be:	fb01 f202 	mul.w	r2, r1, r2
 80006c2:	1a9b      	subs	r3, r3, r2
 80006c4:	b29a      	uxth	r2, r3
 80006c6:	687b      	ldr	r3, [r7, #4]
 80006c8:	805a      	strh	r2, [r3, #2]
    }

	circbuf->buffer[circbuf->head] = byte;
 80006ca:	687b      	ldr	r3, [r7, #4]
 80006cc:	881b      	ldrh	r3, [r3, #0]
 80006ce:	461a      	mov	r2, r3
 80006d0:	687b      	ldr	r3, [r7, #4]
 80006d2:	4413      	add	r3, r2
 80006d4:	78fa      	ldrb	r2, [r7, #3]
 80006d6:	719a      	strb	r2, [r3, #6]
    circbuf->head = (circbuf->head + 1) % circbuf->size;
 80006d8:	687b      	ldr	r3, [r7, #4]
 80006da:	881b      	ldrh	r3, [r3, #0]
 80006dc:	3301      	adds	r3, #1
 80006de:	687a      	ldr	r2, [r7, #4]
 80006e0:	8892      	ldrh	r2, [r2, #4]
 80006e2:	fb93 f1f2 	sdiv	r1, r3, r2
 80006e6:	fb01 f202 	mul.w	r2, r1, r2
 80006ea:	1a9b      	subs	r3, r3, r2
 80006ec:	b29a      	uxth	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	801a      	strh	r2, [r3, #0]
}
 80006f2:	bf00      	nop
 80006f4:	3708      	adds	r7, #8
 80006f6:	46bd      	mov	sp, r7
 80006f8:	bd80      	pop	{r7, pc}
	...

080006fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80006fc:	b480      	push	{r7}
 80006fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000700:	4b04      	ldr	r3, [pc, #16]	@ (8000714 <__NVIC_GetPriorityGrouping+0x18>)
 8000702:	68db      	ldr	r3, [r3, #12]
 8000704:	0a1b      	lsrs	r3, r3, #8
 8000706:	f003 0307 	and.w	r3, r3, #7
}
 800070a:	4618      	mov	r0, r3
 800070c:	46bd      	mov	sp, r7
 800070e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000712:	4770      	bx	lr
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000718:	b480      	push	{r7}
 800071a:	b083      	sub	sp, #12
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000726:	2b00      	cmp	r3, #0
 8000728:	db0b      	blt.n	8000742 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	f003 021f 	and.w	r2, r3, #31
 8000730:	4907      	ldr	r1, [pc, #28]	@ (8000750 <__NVIC_EnableIRQ+0x38>)
 8000732:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000736:	095b      	lsrs	r3, r3, #5
 8000738:	2001      	movs	r0, #1
 800073a:	fa00 f202 	lsl.w	r2, r0, r2
 800073e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000742:	bf00      	nop
 8000744:	370c      	adds	r7, #12
 8000746:	46bd      	mov	sp, r7
 8000748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800074c:	4770      	bx	lr
 800074e:	bf00      	nop
 8000750:	e000e100 	.word	0xe000e100

08000754 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000754:	b480      	push	{r7}
 8000756:	b083      	sub	sp, #12
 8000758:	af00      	add	r7, sp, #0
 800075a:	4603      	mov	r3, r0
 800075c:	6039      	str	r1, [r7, #0]
 800075e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000760:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000764:	2b00      	cmp	r3, #0
 8000766:	db0a      	blt.n	800077e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000768:	683b      	ldr	r3, [r7, #0]
 800076a:	b2da      	uxtb	r2, r3
 800076c:	490c      	ldr	r1, [pc, #48]	@ (80007a0 <__NVIC_SetPriority+0x4c>)
 800076e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000772:	0112      	lsls	r2, r2, #4
 8000774:	b2d2      	uxtb	r2, r2
 8000776:	440b      	add	r3, r1
 8000778:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800077c:	e00a      	b.n	8000794 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800077e:	683b      	ldr	r3, [r7, #0]
 8000780:	b2da      	uxtb	r2, r3
 8000782:	4908      	ldr	r1, [pc, #32]	@ (80007a4 <__NVIC_SetPriority+0x50>)
 8000784:	79fb      	ldrb	r3, [r7, #7]
 8000786:	f003 030f 	and.w	r3, r3, #15
 800078a:	3b04      	subs	r3, #4
 800078c:	0112      	lsls	r2, r2, #4
 800078e:	b2d2      	uxtb	r2, r2
 8000790:	440b      	add	r3, r1
 8000792:	761a      	strb	r2, [r3, #24]
}
 8000794:	bf00      	nop
 8000796:	370c      	adds	r7, #12
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	e000e100 	.word	0xe000e100
 80007a4:	e000ed00 	.word	0xe000ed00

080007a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a8:	b480      	push	{r7}
 80007aa:	b089      	sub	sp, #36	@ 0x24
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	60f8      	str	r0, [r7, #12]
 80007b0:	60b9      	str	r1, [r7, #8]
 80007b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	f003 0307 	and.w	r3, r3, #7
 80007ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007bc:	69fb      	ldr	r3, [r7, #28]
 80007be:	f1c3 0307 	rsb	r3, r3, #7
 80007c2:	2b04      	cmp	r3, #4
 80007c4:	bf28      	it	cs
 80007c6:	2304      	movcs	r3, #4
 80007c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	3304      	adds	r3, #4
 80007ce:	2b06      	cmp	r3, #6
 80007d0:	d902      	bls.n	80007d8 <NVIC_EncodePriority+0x30>
 80007d2:	69fb      	ldr	r3, [r7, #28]
 80007d4:	3b03      	subs	r3, #3
 80007d6:	e000      	b.n	80007da <NVIC_EncodePriority+0x32>
 80007d8:	2300      	movs	r3, #0
 80007da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007dc:	f04f 32ff 	mov.w	r2, #4294967295
 80007e0:	69bb      	ldr	r3, [r7, #24]
 80007e2:	fa02 f303 	lsl.w	r3, r2, r3
 80007e6:	43da      	mvns	r2, r3
 80007e8:	68bb      	ldr	r3, [r7, #8]
 80007ea:	401a      	ands	r2, r3
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007f0:	f04f 31ff 	mov.w	r1, #4294967295
 80007f4:	697b      	ldr	r3, [r7, #20]
 80007f6:	fa01 f303 	lsl.w	r3, r1, r3
 80007fa:	43d9      	mvns	r1, r3
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000800:	4313      	orrs	r3, r2
         );
}
 8000802:	4618      	mov	r0, r3
 8000804:	3724      	adds	r7, #36	@ 0x24
 8000806:	46bd      	mov	sp, r7
 8000808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080c:	4770      	bx	lr
	...

08000810 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000814:	4b05      	ldr	r3, [pc, #20]	@ (800082c <LL_RCC_HSI_Enable+0x1c>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	4a04      	ldr	r2, [pc, #16]	@ (800082c <LL_RCC_HSI_Enable+0x1c>)
 800081a:	f043 0301 	orr.w	r3, r3, #1
 800081e:	6013      	str	r3, [r2, #0]
}
 8000820:	bf00      	nop
 8000822:	46bd      	mov	sp, r7
 8000824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000828:	4770      	bx	lr
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800

08000830 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000830:	b480      	push	{r7}
 8000832:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000834:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <LL_RCC_HSI_IsReady+0x20>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	f003 0302 	and.w	r3, r3, #2
 800083c:	2b02      	cmp	r3, #2
 800083e:	bf0c      	ite	eq
 8000840:	2301      	moveq	r3, #1
 8000842:	2300      	movne	r3, #0
 8000844:	b2db      	uxtb	r3, r3
}
 8000846:	4618      	mov	r0, r3
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40023800 	.word	0x40023800

08000854 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 800085c:	4b07      	ldr	r3, [pc, #28]	@ (800087c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800085e:	681b      	ldr	r3, [r3, #0]
 8000860:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	00db      	lsls	r3, r3, #3
 8000868:	4904      	ldr	r1, [pc, #16]	@ (800087c <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800086a:	4313      	orrs	r3, r2
 800086c:	600b      	str	r3, [r1, #0]
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr
 800087a:	bf00      	nop
 800087c:	40023800 	.word	0x40023800

08000880 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000880:	b480      	push	{r7}
 8000882:	b083      	sub	sp, #12
 8000884:	af00      	add	r7, sp, #0
 8000886:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <LL_RCC_SetSysClkSource+0x24>)
 800088a:	689b      	ldr	r3, [r3, #8]
 800088c:	f023 0203 	bic.w	r2, r3, #3
 8000890:	4904      	ldr	r1, [pc, #16]	@ (80008a4 <LL_RCC_SetSysClkSource+0x24>)
 8000892:	687b      	ldr	r3, [r7, #4]
 8000894:	4313      	orrs	r3, r2
 8000896:	608b      	str	r3, [r1, #8]
}
 8000898:	bf00      	nop
 800089a:	370c      	adds	r7, #12
 800089c:	46bd      	mov	sp, r7
 800089e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a2:	4770      	bx	lr
 80008a4:	40023800 	.word	0x40023800

080008a8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80008a8:	b480      	push	{r7}
 80008aa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80008ac:	4b04      	ldr	r3, [pc, #16]	@ (80008c0 <LL_RCC_GetSysClkSource+0x18>)
 80008ae:	689b      	ldr	r3, [r3, #8]
 80008b0:	f003 030c 	and.w	r3, r3, #12
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40023800 	.word	0x40023800

080008c4 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b083      	sub	sp, #12
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80008cc:	4b06      	ldr	r3, [pc, #24]	@ (80008e8 <LL_RCC_SetAHBPrescaler+0x24>)
 80008ce:	689b      	ldr	r3, [r3, #8]
 80008d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80008d4:	4904      	ldr	r1, [pc, #16]	@ (80008e8 <LL_RCC_SetAHBPrescaler+0x24>)
 80008d6:	687b      	ldr	r3, [r7, #4]
 80008d8:	4313      	orrs	r3, r2
 80008da:	608b      	str	r3, [r1, #8]
}
 80008dc:	bf00      	nop
 80008de:	370c      	adds	r7, #12
 80008e0:	46bd      	mov	sp, r7
 80008e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e6:	4770      	bx	lr
 80008e8:	40023800 	.word	0x40023800

080008ec <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80008f4:	4b06      	ldr	r3, [pc, #24]	@ (8000910 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008f6:	689b      	ldr	r3, [r3, #8]
 80008f8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80008fc:	4904      	ldr	r1, [pc, #16]	@ (8000910 <LL_RCC_SetAPB1Prescaler+0x24>)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	4313      	orrs	r3, r2
 8000902:	608b      	str	r3, [r1, #8]
}
 8000904:	bf00      	nop
 8000906:	370c      	adds	r7, #12
 8000908:	46bd      	mov	sp, r7
 800090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800090e:	4770      	bx	lr
 8000910:	40023800 	.word	0x40023800

08000914 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000914:	b480      	push	{r7}
 8000916:	b083      	sub	sp, #12
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800091c:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <LL_RCC_SetAPB2Prescaler+0x24>)
 800091e:	689b      	ldr	r3, [r3, #8]
 8000920:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8000924:	4904      	ldr	r1, [pc, #16]	@ (8000938 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	4313      	orrs	r3, r2
 800092a:	608b      	str	r3, [r1, #8]
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	40023800 	.word	0x40023800

0800093c <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 800093c:	b480      	push	{r7}
 800093e:	b083      	sub	sp, #12
 8000940:	af00      	add	r7, sp, #0
 8000942:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 8000944:	4b07      	ldr	r3, [pc, #28]	@ (8000964 <LL_RCC_SetTIMPrescaler+0x28>)
 8000946:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800094a:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800094e:	4905      	ldr	r1, [pc, #20]	@ (8000964 <LL_RCC_SetTIMPrescaler+0x28>)
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	4313      	orrs	r3, r2
 8000954:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
}
 8000958:	bf00      	nop
 800095a:	370c      	adds	r7, #12
 800095c:	46bd      	mov	sp, r7
 800095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000962:	4770      	bx	lr
 8000964:	40023800 	.word	0x40023800

08000968 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000968:	b480      	push	{r7}
 800096a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800096c:	4b05      	ldr	r3, [pc, #20]	@ (8000984 <LL_RCC_PLL_Enable+0x1c>)
 800096e:	681b      	ldr	r3, [r3, #0]
 8000970:	4a04      	ldr	r2, [pc, #16]	@ (8000984 <LL_RCC_PLL_Enable+0x1c>)
 8000972:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000976:	6013      	str	r3, [r2, #0]
}
 8000978:	bf00      	nop
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	40023800 	.word	0x40023800

08000988 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 800098c:	4b07      	ldr	r3, [pc, #28]	@ (80009ac <LL_RCC_PLL_IsReady+0x24>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000994:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000998:	bf0c      	ite	eq
 800099a:	2301      	moveq	r3, #1
 800099c:	2300      	movne	r3, #0
 800099e:	b2db      	uxtb	r3, r3
}
 80009a0:	4618      	mov	r0, r3
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr
 80009aa:	bf00      	nop
 80009ac:	40023800 	.word	0x40023800

080009b0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	60f8      	str	r0, [r7, #12]
 80009b8:	60b9      	str	r1, [r7, #8]
 80009ba:	607a      	str	r2, [r7, #4]
 80009bc:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 80009be:	4b11      	ldr	r3, [pc, #68]	@ (8000a04 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80009c0:	685a      	ldr	r2, [r3, #4]
 80009c2:	4b11      	ldr	r3, [pc, #68]	@ (8000a08 <LL_RCC_PLL_ConfigDomain_SYS+0x58>)
 80009c4:	4013      	ands	r3, r2
 80009c6:	68f9      	ldr	r1, [r7, #12]
 80009c8:	68ba      	ldr	r2, [r7, #8]
 80009ca:	4311      	orrs	r1, r2
 80009cc:	687a      	ldr	r2, [r7, #4]
 80009ce:	0192      	lsls	r2, r2, #6
 80009d0:	430a      	orrs	r2, r1
 80009d2:	490c      	ldr	r1, [pc, #48]	@ (8000a04 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80009d4:	4313      	orrs	r3, r2
 80009d6:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 80009d8:	4b0a      	ldr	r3, [pc, #40]	@ (8000a04 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80009e0:	4908      	ldr	r1, [pc, #32]	@ (8000a04 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80009e2:	683b      	ldr	r3, [r7, #0]
 80009e4:	4313      	orrs	r3, r2
 80009e6:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
 80009e8:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	f023 42e0 	bic.w	r2, r3, #1879048192	@ 0x70000000
 80009f0:	4904      	ldr	r1, [pc, #16]	@ (8000a04 <LL_RCC_PLL_ConfigDomain_SYS+0x54>)
 80009f2:	683b      	ldr	r3, [r7, #0]
 80009f4:	4313      	orrs	r3, r2
 80009f6:	604b      	str	r3, [r1, #4]
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80009f8:	bf00      	nop
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	40023800 	.word	0x40023800
 8000a08:	ffbf8000 	.word	0xffbf8000

08000a0c <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a0c:	b480      	push	{r7}
 8000a0e:	b085      	sub	sp, #20
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000a14:	4b08      	ldr	r3, [pc, #32]	@ (8000a38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a16:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a18:	4907      	ldr	r1, [pc, #28]	@ (8000a38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	4313      	orrs	r3, r2
 8000a1e:	630b      	str	r3, [r1, #48]	@ 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000a20:	4b05      	ldr	r3, [pc, #20]	@ (8000a38 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000a22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	4013      	ands	r3, r2
 8000a28:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a2a:	68fb      	ldr	r3, [r7, #12]
}
 8000a2c:	bf00      	nop
 8000a2e:	3714      	adds	r7, #20
 8000a30:	46bd      	mov	sp, r7
 8000a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a36:	4770      	bx	lr
 8000a38:	40023800 	.word	0x40023800

08000a3c <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b085      	sub	sp, #20
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000a44:	4b08      	ldr	r3, [pc, #32]	@ (8000a68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a46:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a48:	4907      	ldr	r1, [pc, #28]	@ (8000a68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4313      	orrs	r3, r2
 8000a4e:	640b      	str	r3, [r1, #64]	@ 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000a50:	4b05      	ldr	r3, [pc, #20]	@ (8000a68 <LL_APB1_GRP1_EnableClock+0x2c>)
 8000a52:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	4013      	ands	r3, r2
 8000a58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000a5a:	68fb      	ldr	r3, [r7, #12]
}
 8000a5c:	bf00      	nop
 8000a5e:	3714      	adds	r7, #20
 8000a60:	46bd      	mov	sp, r7
 8000a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a66:	4770      	bx	lr
 8000a68:	40023800 	.word	0x40023800

08000a6c <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	b087      	sub	sp, #28
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
 8000a74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 8000a76:	4a17      	ldr	r2, [pc, #92]	@ (8000ad4 <LL_SYSCFG_SetEXTISource+0x68>)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	b2db      	uxtb	r3, r3
 8000a7c:	3302      	adds	r3, #2
 8000a7e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a82:	683b      	ldr	r3, [r7, #0]
 8000a84:	0c1b      	lsrs	r3, r3, #16
 8000a86:	43db      	mvns	r3, r3
 8000a88:	ea02 0103 	and.w	r1, r2, r3
 8000a8c:	683b      	ldr	r3, [r7, #0]
 8000a8e:	0c1b      	lsrs	r3, r3, #16
 8000a90:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a92:	693b      	ldr	r3, [r7, #16]
 8000a94:	fa93 f3a3 	rbit	r3, r3
 8000a98:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000a9a:	68fb      	ldr	r3, [r7, #12]
 8000a9c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000a9e:	697b      	ldr	r3, [r7, #20]
 8000aa0:	2b00      	cmp	r3, #0
 8000aa2:	d101      	bne.n	8000aa8 <LL_SYSCFG_SetEXTISource+0x3c>
  {
    return 32U;
 8000aa4:	2320      	movs	r3, #32
 8000aa6:	e003      	b.n	8000ab0 <LL_SYSCFG_SetEXTISource+0x44>
  }
  return __builtin_clz(value);
 8000aa8:	697b      	ldr	r3, [r7, #20]
 8000aaa:	fab3 f383 	clz	r3, r3
 8000aae:	b2db      	uxtb	r3, r3
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	fa03 f202 	lsl.w	r2, r3, r2
 8000ab8:	4806      	ldr	r0, [pc, #24]	@ (8000ad4 <LL_SYSCFG_SetEXTISource+0x68>)
 8000aba:	683b      	ldr	r3, [r7, #0]
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	430a      	orrs	r2, r1
 8000ac0:	3302      	adds	r3, #2
 8000ac2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8000ac6:	bf00      	nop
 8000ac8:	371c      	adds	r7, #28
 8000aca:	46bd      	mov	sp, r7
 8000acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop
 8000ad4:	40013800 	.word	0x40013800

08000ad8 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000ad8:	b480      	push	{r7}
 8000ada:	b083      	sub	sp, #12
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000ae0:	4b06      	ldr	r3, [pc, #24]	@ (8000afc <LL_FLASH_SetLatency+0x24>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	f023 020f 	bic.w	r2, r3, #15
 8000ae8:	4904      	ldr	r1, [pc, #16]	@ (8000afc <LL_FLASH_SetLatency+0x24>)
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	600b      	str	r3, [r1, #0]
}
 8000af0:	bf00      	nop
 8000af2:	370c      	adds	r7, #12
 8000af4:	46bd      	mov	sp, r7
 8000af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000afa:	4770      	bx	lr
 8000afc:	40023c00 	.word	0x40023c00

08000b00 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000b00:	b480      	push	{r7}
 8000b02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000b04:	4b04      	ldr	r3, [pc, #16]	@ (8000b18 <LL_FLASH_GetLatency+0x18>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f003 030f 	and.w	r3, r3, #15
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop
 8000b18:	40023c00 	.word	0x40023c00

08000b1c <LL_PWR_DisableOverDriveMode>:
  * @brief  Disable Over drive Mode
  * @rmtoll CR    ODEN       LL_PWR_DisableOverDriveMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableOverDriveMode(void)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR, PWR_CR_ODEN);
 8000b20:	4b05      	ldr	r3, [pc, #20]	@ (8000b38 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a04      	ldr	r2, [pc, #16]	@ (8000b38 <LL_PWR_DisableOverDriveMode+0x1c>)
 8000b26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000b2a:	6013      	str	r3, [r2, #0]
}
 8000b2c:	bf00      	nop
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr
 8000b36:	bf00      	nop
 8000b38:	40007000 	.word	0x40007000

08000b3c <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b083      	sub	sp, #12
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 8000b44:	4b06      	ldr	r3, [pc, #24]	@ (8000b60 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8000b4c:	4904      	ldr	r1, [pc, #16]	@ (8000b60 <LL_PWR_SetRegulVoltageScaling+0x24>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	4313      	orrs	r3, r2
 8000b52:	600b      	str	r3, [r1, #0]
}
 8000b54:	bf00      	nop
 8000b56:	370c      	adds	r7, #12
 8000b58:	46bd      	mov	sp, r7
 8000b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b5e:	4770      	bx	lr
 8000b60:	40007000 	.word	0x40007000

08000b64 <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 8000b64:	b480      	push	{r7}
 8000b66:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8000b68:	4b07      	ldr	r3, [pc, #28]	@ (8000b88 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000b70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8000b74:	bf0c      	ite	eq
 8000b76:	2301      	moveq	r3, #1
 8000b78:	2300      	movne	r3, #0
 8000b7a:	b2db      	uxtb	r3, r3
}
 8000b7c:	4618      	mov	r0, r3
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b84:	4770      	bx	lr
 8000b86:	bf00      	nop
 8000b88:	40007000 	.word	0x40007000

08000b8c <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Direction)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	b085      	sub	sp, #20
 8000b90:	af00      	add	r7, sp, #0
 8000b92:	60f8      	str	r0, [r7, #12]
 8000b94:	60b9      	str	r1, [r7, #8]
 8000b96:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8000b98:	4a0d      	ldr	r2, [pc, #52]	@ (8000bd0 <LL_DMA_SetDataTransferDirection+0x44>)
 8000b9a:	68bb      	ldr	r3, [r7, #8]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	461a      	mov	r2, r3
 8000ba2:	68fb      	ldr	r3, [r7, #12]
 8000ba4:	4413      	add	r3, r2
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8000bac:	4908      	ldr	r1, [pc, #32]	@ (8000bd0 <LL_DMA_SetDataTransferDirection+0x44>)
 8000bae:	68bb      	ldr	r3, [r7, #8]
 8000bb0:	440b      	add	r3, r1
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	4619      	mov	r1, r3
 8000bb6:	68fb      	ldr	r3, [r7, #12]
 8000bb8:	440b      	add	r3, r1
 8000bba:	4619      	mov	r1, r3
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	4313      	orrs	r3, r2
 8000bc0:	600b      	str	r3, [r1, #0]
}
 8000bc2:	bf00      	nop
 8000bc4:	3714      	adds	r7, #20
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	08002b40 	.word	0x08002b40

08000bd4 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  *         @arg @ref LL_DMA_MODE_PFCTRL
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Mode)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b085      	sub	sp, #20
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	60f8      	str	r0, [r7, #12]
 8000bdc:	60b9      	str	r1, [r7, #8]
 8000bde:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8000be0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c18 <LL_DMA_SetMode+0x44>)
 8000be2:	68bb      	ldr	r3, [r7, #8]
 8000be4:	4413      	add	r3, r2
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	461a      	mov	r2, r3
 8000bea:	68fb      	ldr	r3, [r7, #12]
 8000bec:	4413      	add	r3, r2
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f423 7290 	bic.w	r2, r3, #288	@ 0x120
 8000bf4:	4908      	ldr	r1, [pc, #32]	@ (8000c18 <LL_DMA_SetMode+0x44>)
 8000bf6:	68bb      	ldr	r3, [r7, #8]
 8000bf8:	440b      	add	r3, r1
 8000bfa:	781b      	ldrb	r3, [r3, #0]
 8000bfc:	4619      	mov	r1, r3
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	440b      	add	r3, r1
 8000c02:	4619      	mov	r1, r3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	4313      	orrs	r3, r2
 8000c08:	600b      	str	r3, [r1, #0]
}
 8000c0a:	bf00      	nop
 8000c0c:	3714      	adds	r7, #20
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	08002b40 	.word	0x08002b40

08000c1c <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	60f8      	str	r0, [r7, #12]
 8000c24:	60b9      	str	r1, [r7, #8]
 8000c26:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8000c28:	4a0d      	ldr	r2, [pc, #52]	@ (8000c60 <LL_DMA_SetPeriphIncMode+0x44>)
 8000c2a:	68bb      	ldr	r3, [r7, #8]
 8000c2c:	4413      	add	r3, r2
 8000c2e:	781b      	ldrb	r3, [r3, #0]
 8000c30:	461a      	mov	r2, r3
 8000c32:	68fb      	ldr	r3, [r7, #12]
 8000c34:	4413      	add	r3, r2
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8000c3c:	4908      	ldr	r1, [pc, #32]	@ (8000c60 <LL_DMA_SetPeriphIncMode+0x44>)
 8000c3e:	68bb      	ldr	r3, [r7, #8]
 8000c40:	440b      	add	r3, r1
 8000c42:	781b      	ldrb	r3, [r3, #0]
 8000c44:	4619      	mov	r1, r3
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	440b      	add	r3, r1
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	600b      	str	r3, [r1, #0]
}
 8000c52:	bf00      	nop
 8000c54:	3714      	adds	r7, #20
 8000c56:	46bd      	mov	sp, r7
 8000c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop
 8000c60:	08002b40 	.word	0x08002b40

08000c64 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t IncrementMode)
{
 8000c64:	b480      	push	{r7}
 8000c66:	b085      	sub	sp, #20
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	60f8      	str	r0, [r7, #12]
 8000c6c:	60b9      	str	r1, [r7, #8]
 8000c6e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8000c70:	4a0d      	ldr	r2, [pc, #52]	@ (8000ca8 <LL_DMA_SetMemoryIncMode+0x44>)
 8000c72:	68bb      	ldr	r3, [r7, #8]
 8000c74:	4413      	add	r3, r2
 8000c76:	781b      	ldrb	r3, [r3, #0]
 8000c78:	461a      	mov	r2, r3
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	4413      	add	r3, r2
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8000c84:	4908      	ldr	r1, [pc, #32]	@ (8000ca8 <LL_DMA_SetMemoryIncMode+0x44>)
 8000c86:	68bb      	ldr	r3, [r7, #8]
 8000c88:	440b      	add	r3, r1
 8000c8a:	781b      	ldrb	r3, [r3, #0]
 8000c8c:	4619      	mov	r1, r3
 8000c8e:	68fb      	ldr	r3, [r7, #12]
 8000c90:	440b      	add	r3, r1
 8000c92:	4619      	mov	r1, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	600b      	str	r3, [r1, #0]
}
 8000c9a:	bf00      	nop
 8000c9c:	3714      	adds	r7, #20
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	08002b40 	.word	0x08002b40

08000cac <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8000cac:	b480      	push	{r7}
 8000cae:	b085      	sub	sp, #20
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	60f8      	str	r0, [r7, #12]
 8000cb4:	60b9      	str	r1, [r7, #8]
 8000cb6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8000cb8:	4a0d      	ldr	r2, [pc, #52]	@ (8000cf0 <LL_DMA_SetPeriphSize+0x44>)
 8000cba:	68bb      	ldr	r3, [r7, #8]
 8000cbc:	4413      	add	r3, r2
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	68fb      	ldr	r3, [r7, #12]
 8000cc4:	4413      	add	r3, r2
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8000ccc:	4908      	ldr	r1, [pc, #32]	@ (8000cf0 <LL_DMA_SetPeriphSize+0x44>)
 8000cce:	68bb      	ldr	r3, [r7, #8]
 8000cd0:	440b      	add	r3, r1
 8000cd2:	781b      	ldrb	r3, [r3, #0]
 8000cd4:	4619      	mov	r1, r3
 8000cd6:	68fb      	ldr	r3, [r7, #12]
 8000cd8:	440b      	add	r3, r1
 8000cda:	4619      	mov	r1, r3
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	600b      	str	r3, [r1, #0]
}
 8000ce2:	bf00      	nop
 8000ce4:	3714      	adds	r7, #20
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	08002b40 	.word	0x08002b40

08000cf4 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Size)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8000d00:	4a0d      	ldr	r2, [pc, #52]	@ (8000d38 <LL_DMA_SetMemorySize+0x44>)
 8000d02:	68bb      	ldr	r3, [r7, #8]
 8000d04:	4413      	add	r3, r2
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	461a      	mov	r2, r3
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	4413      	add	r3, r2
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	f423 42c0 	bic.w	r2, r3, #24576	@ 0x6000
 8000d14:	4908      	ldr	r1, [pc, #32]	@ (8000d38 <LL_DMA_SetMemorySize+0x44>)
 8000d16:	68bb      	ldr	r3, [r7, #8]
 8000d18:	440b      	add	r3, r1
 8000d1a:	781b      	ldrb	r3, [r3, #0]
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	68fb      	ldr	r3, [r7, #12]
 8000d20:	440b      	add	r3, r1
 8000d22:	4619      	mov	r1, r3
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	4313      	orrs	r3, r2
 8000d28:	600b      	str	r3, [r1, #0]
}
 8000d2a:	bf00      	nop
 8000d2c:	3714      	adds	r7, #20
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d34:	4770      	bx	lr
 8000d36:	bf00      	nop
 8000d38:	08002b40 	.word	0x08002b40

08000d3c <LL_DMA_SetStreamPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetStreamPriorityLevel(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t  Priority)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	b085      	sub	sp, #20
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	60f8      	str	r0, [r7, #12]
 8000d44:	60b9      	str	r1, [r7, #8]
 8000d46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8000d48:	4a0d      	ldr	r2, [pc, #52]	@ (8000d80 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000d4a:	68bb      	ldr	r3, [r7, #8]
 8000d4c:	4413      	add	r3, r2
 8000d4e:	781b      	ldrb	r3, [r3, #0]
 8000d50:	461a      	mov	r2, r3
 8000d52:	68fb      	ldr	r3, [r7, #12]
 8000d54:	4413      	add	r3, r2
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8000d5c:	4908      	ldr	r1, [pc, #32]	@ (8000d80 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8000d5e:	68bb      	ldr	r3, [r7, #8]
 8000d60:	440b      	add	r3, r1
 8000d62:	781b      	ldrb	r3, [r3, #0]
 8000d64:	4619      	mov	r1, r3
 8000d66:	68fb      	ldr	r3, [r7, #12]
 8000d68:	440b      	add	r3, r1
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	600b      	str	r3, [r1, #0]
}
 8000d72:	bf00      	nop
 8000d74:	3714      	adds	r7, #20
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	08002b40 	.word	0x08002b40

08000d84 <LL_DMA_SetChannelSelection>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelSelection(DMA_TypeDef *DMAx, uint32_t Stream, uint32_t Channel)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	60f8      	str	r0, [r7, #12]
 8000d8c:	60b9      	str	r1, [r7, #8]
 8000d8e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8000d90:	4a0d      	ldr	r2, [pc, #52]	@ (8000dc8 <LL_DMA_SetChannelSelection+0x44>)
 8000d92:	68bb      	ldr	r3, [r7, #8]
 8000d94:	4413      	add	r3, r2
 8000d96:	781b      	ldrb	r3, [r3, #0]
 8000d98:	461a      	mov	r2, r3
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8000da4:	4908      	ldr	r1, [pc, #32]	@ (8000dc8 <LL_DMA_SetChannelSelection+0x44>)
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	440b      	add	r3, r1
 8000daa:	781b      	ldrb	r3, [r3, #0]
 8000dac:	4619      	mov	r1, r3
 8000dae:	68fb      	ldr	r3, [r7, #12]
 8000db0:	440b      	add	r3, r1
 8000db2:	4619      	mov	r1, r3
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	4313      	orrs	r3, r2
 8000db8:	600b      	str	r3, [r1, #0]
}
 8000dba:	bf00      	nop
 8000dbc:	3714      	adds	r7, #20
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	08002b40 	.word	0x08002b40

08000dcc <LL_DMA_DisableFifoMode>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableFifoMode(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8000dd6:	4a0c      	ldr	r2, [pc, #48]	@ (8000e08 <LL_DMA_DisableFifoMode+0x3c>)
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	4413      	add	r3, r2
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	461a      	mov	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4413      	add	r3, r2
 8000de4:	695b      	ldr	r3, [r3, #20]
 8000de6:	4908      	ldr	r1, [pc, #32]	@ (8000e08 <LL_DMA_DisableFifoMode+0x3c>)
 8000de8:	683a      	ldr	r2, [r7, #0]
 8000dea:	440a      	add	r2, r1
 8000dec:	7812      	ldrb	r2, [r2, #0]
 8000dee:	4611      	mov	r1, r2
 8000df0:	687a      	ldr	r2, [r7, #4]
 8000df2:	440a      	add	r2, r1
 8000df4:	f023 0304 	bic.w	r3, r3, #4
 8000df8:	6153      	str	r3, [r2, #20]
}
 8000dfa:	bf00      	nop
 8000dfc:	370c      	adds	r7, #12
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e04:	4770      	bx	lr
 8000e06:	bf00      	nop
 8000e08:	08002b40 	.word	0x08002b40

08000e0c <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8000e0c:	b480      	push	{r7}
 8000e0e:	b083      	sub	sp, #12
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	60da      	str	r2, [r3, #12]
}
 8000e20:	bf00      	nop
 8000e22:	370c      	adds	r7, #12
 8000e24:	46bd      	mov	sp, r7
 8000e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2a:	4770      	bx	lr

08000e2c <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000e2c:	b480      	push	{r7}
 8000e2e:	b083      	sub	sp, #12
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	691b      	ldr	r3, [r3, #16]
 8000e38:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	695b      	ldr	r3, [r3, #20]
 8000e44:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	615a      	str	r2, [r3, #20]
}
 8000e4c:	bf00      	nop
 8000e4e:	370c      	adds	r7, #12
 8000e50:	46bd      	mov	sp, r7
 8000e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e56:	4770      	bx	lr

08000e58 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b08b      	sub	sp, #44	@ 0x2c
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	60f8      	str	r0, [r7, #12]
 8000e60:	60b9      	str	r1, [r7, #8]
 8000e62:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8000e64:	68fb      	ldr	r3, [r7, #12]
 8000e66:	681a      	ldr	r2, [r3, #0]
 8000e68:	68bb      	ldr	r3, [r7, #8]
 8000e6a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa93 f3a3 	rbit	r3, r3
 8000e72:	613b      	str	r3, [r7, #16]
  return result;
 8000e74:	693b      	ldr	r3, [r7, #16]
 8000e76:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d101      	bne.n	8000e82 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8000e7e:	2320      	movs	r3, #32
 8000e80:	e003      	b.n	8000e8a <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8000e82:	69bb      	ldr	r3, [r7, #24]
 8000e84:	fab3 f383 	clz	r3, r3
 8000e88:	b2db      	uxtb	r3, r3
 8000e8a:	005b      	lsls	r3, r3, #1
 8000e8c:	2103      	movs	r1, #3
 8000e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e92:	43db      	mvns	r3, r3
 8000e94:	401a      	ands	r2, r3
 8000e96:	68bb      	ldr	r3, [r7, #8]
 8000e98:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e9a:	6a3b      	ldr	r3, [r7, #32]
 8000e9c:	fa93 f3a3 	rbit	r3, r3
 8000ea0:	61fb      	str	r3, [r7, #28]
  return result;
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d101      	bne.n	8000eb0 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8000eac:	2320      	movs	r3, #32
 8000eae:	e003      	b.n	8000eb8 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8000eb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000eb2:	fab3 f383 	clz	r3, r3
 8000eb6:	b2db      	uxtb	r3, r3
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	6879      	ldr	r1, [r7, #4]
 8000ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec0:	431a      	orrs	r2, r3
 8000ec2:	68fb      	ldr	r3, [r7, #12]
 8000ec4:	601a      	str	r2, [r3, #0]
}
 8000ec6:	bf00      	nop
 8000ec8:	372c      	adds	r7, #44	@ 0x2c
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b08b      	sub	sp, #44	@ 0x2c
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	60f8      	str	r0, [r7, #12]
 8000eda:	60b9      	str	r1, [r7, #8]
 8000edc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	68da      	ldr	r2, [r3, #12]
 8000ee2:	68bb      	ldr	r3, [r7, #8]
 8000ee4:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	fa93 f3a3 	rbit	r3, r3
 8000eec:	613b      	str	r3, [r7, #16]
  return result;
 8000eee:	693b      	ldr	r3, [r7, #16]
 8000ef0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000ef2:	69bb      	ldr	r3, [r7, #24]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d101      	bne.n	8000efc <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8000ef8:	2320      	movs	r3, #32
 8000efa:	e003      	b.n	8000f04 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8000efc:	69bb      	ldr	r3, [r7, #24]
 8000efe:	fab3 f383 	clz	r3, r3
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	2103      	movs	r1, #3
 8000f08:	fa01 f303 	lsl.w	r3, r1, r3
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	401a      	ands	r2, r3
 8000f10:	68bb      	ldr	r3, [r7, #8]
 8000f12:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f14:	6a3b      	ldr	r3, [r7, #32]
 8000f16:	fa93 f3a3 	rbit	r3, r3
 8000f1a:	61fb      	str	r3, [r7, #28]
  return result;
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d101      	bne.n	8000f2a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000f26:	2320      	movs	r3, #32
 8000f28:	e003      	b.n	8000f32 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000f2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f2c:	fab3 f383 	clz	r3, r3
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	005b      	lsls	r3, r3, #1
 8000f34:	6879      	ldr	r1, [r7, #4]
 8000f36:	fa01 f303 	lsl.w	r3, r1, r3
 8000f3a:	431a      	orrs	r2, r3
 8000f3c:	68fb      	ldr	r3, [r7, #12]
 8000f3e:	60da      	str	r2, [r3, #12]
}
 8000f40:	bf00      	nop
 8000f42:	372c      	adds	r7, #44	@ 0x2c
 8000f44:	46bd      	mov	sp, r7
 8000f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4a:	4770      	bx	lr

08000f4c <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000f4c:	b480      	push	{r7}
 8000f4e:	b083      	sub	sp, #12
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	6078      	str	r0, [r7, #4]
 8000f54:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	041a      	lsls	r2, r3, #16
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	619a      	str	r2, [r3, #24]
}
 8000f5e:	bf00      	nop
 8000f60:	370c      	adds	r7, #12
 8000f62:	46bd      	mov	sp, r7
 8000f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f68:	4770      	bx	lr
	...

08000f6c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f70:	f000 fcca 	bl	8001908 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f74:	f000 f82a 	bl	8000fcc <SystemClock_Config>

  /* USER CODE END SysInit */


  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f78:	f000 f938 	bl	80011ec <MX_GPIO_Init>
  MX_DMA_Init();
 8000f7c:	f000 f90e 	bl	800119c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000f80:	f000 f87c 	bl	800107c <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  circbuf_init(&txbuf);
 8000f84:	480c      	ldr	r0, [pc, #48]	@ (8000fb8 <main+0x4c>)
 8000f86:	f7ff fad3 	bl	8000530 <circbuf_init>
  uart_init(&uart, &txbuf);
 8000f8a:	490b      	ldr	r1, [pc, #44]	@ (8000fb8 <main+0x4c>)
 8000f8c:	480b      	ldr	r0, [pc, #44]	@ (8000fbc <main+0x50>)
 8000f8e:	f000 fb91 	bl	80016b4 <uart_init>

  uart_DMA_printf(&uart, "USART2 initialized!\r\n");
 8000f92:	490b      	ldr	r1, [pc, #44]	@ (8000fc0 <main+0x54>)
 8000f94:	4809      	ldr	r0, [pc, #36]	@ (8000fbc <main+0x50>)
 8000f96:	f000 fc6b 	bl	8001870 <uart_DMA_printf>
  uart_DMA_printf(&uart, "Circular Buffer initialized\r\n");
 8000f9a:	490a      	ldr	r1, [pc, #40]	@ (8000fc4 <main+0x58>)
 8000f9c:	4807      	ldr	r0, [pc, #28]	@ (8000fbc <main+0x50>)
 8000f9e:	f000 fc67 	bl	8001870 <uart_DMA_printf>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
	  uart_DMA_printf(&uart, "Hello from STM32!\r\n");
 8000fa2:	4909      	ldr	r1, [pc, #36]	@ (8000fc8 <main+0x5c>)
 8000fa4:	4805      	ldr	r0, [pc, #20]	@ (8000fbc <main+0x50>)
 8000fa6:	f000 fc63 	bl	8001870 <uart_DMA_printf>
	  LL_mDelay(1000);
 8000faa:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000fae:	f001 fd3b 	bl	8002a28 <LL_mDelay>
	  uart_DMA_printf(&uart, "Hello from STM32!\r\n");
 8000fb2:	bf00      	nop
 8000fb4:	e7f5      	b.n	8000fa2 <main+0x36>
 8000fb6:	bf00      	nop
 8000fb8:	20000028 	.word	0x20000028
 8000fbc:	20000130 	.word	0x20000130
 8000fc0:	08002af4 	.word	0x08002af4
 8000fc4:	08002b0c 	.word	0x08002b0c
 8000fc8:	08002b2c 	.word	0x08002b2c

08000fcc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_2);
 8000fd0:	2002      	movs	r0, #2
 8000fd2:	f7ff fd81 	bl	8000ad8 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_2)
 8000fd6:	bf00      	nop
 8000fd8:	f7ff fd92 	bl	8000b00 <LL_FLASH_GetLatency>
 8000fdc:	4603      	mov	r3, r0
 8000fde:	2b02      	cmp	r3, #2
 8000fe0:	d1fa      	bne.n	8000fd8 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE3);
 8000fe2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8000fe6:	f7ff fda9 	bl	8000b3c <LL_PWR_SetRegulVoltageScaling>
  LL_PWR_DisableOverDriveMode();
 8000fea:	f7ff fd97 	bl	8000b1c <LL_PWR_DisableOverDriveMode>
  LL_RCC_HSI_SetCalibTrimming(16);
 8000fee:	2010      	movs	r0, #16
 8000ff0:	f7ff fc30 	bl	8000854 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 8000ff4:	f7ff fc0c 	bl	8000810 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000ff8:	bf00      	nop
 8000ffa:	f7ff fc19 	bl	8000830 <LL_RCC_HSI_IsReady>
 8000ffe:	4603      	mov	r3, r0
 8001000:	2b01      	cmp	r3, #1
 8001002:	d1fa      	bne.n	8000ffa <SystemClock_Config+0x2e>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_16, 336, LL_RCC_PLLP_DIV_4);
 8001004:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001008:	f44f 72a8 	mov.w	r2, #336	@ 0x150
 800100c:	2110      	movs	r1, #16
 800100e:	2000      	movs	r0, #0
 8001010:	f7ff fcce 	bl	80009b0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 8001014:	f7ff fca8 	bl	8000968 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8001018:	bf00      	nop
 800101a:	f7ff fcb5 	bl	8000988 <LL_RCC_PLL_IsReady>
 800101e:	4603      	mov	r3, r0
 8001020:	2b01      	cmp	r3, #1
 8001022:	d1fa      	bne.n	800101a <SystemClock_Config+0x4e>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 8001024:	bf00      	nop
 8001026:	f7ff fd9d 	bl	8000b64 <LL_PWR_IsActiveFlag_VOS>
 800102a:	4603      	mov	r3, r0
 800102c:	2b00      	cmp	r3, #0
 800102e:	d0fa      	beq.n	8001026 <SystemClock_Config+0x5a>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001030:	2000      	movs	r0, #0
 8001032:	f7ff fc47 	bl	80008c4 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001036:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 800103a:	f7ff fc57 	bl	80008ec <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800103e:	2000      	movs	r0, #0
 8001040:	f7ff fc68 	bl	8000914 <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001044:	2002      	movs	r0, #2
 8001046:	f7ff fc1b 	bl	8000880 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800104a:	bf00      	nop
 800104c:	f7ff fc2c 	bl	80008a8 <LL_RCC_GetSysClkSource>
 8001050:	4603      	mov	r3, r0
 8001052:	2b08      	cmp	r3, #8
 8001054:	d1fa      	bne.n	800104c <SystemClock_Config+0x80>
  {

  }
  LL_SetSystemCoreClock(84000000);
 8001056:	4808      	ldr	r0, [pc, #32]	@ (8001078 <SystemClock_Config+0xac>)
 8001058:	f001 fd0c 	bl	8002a74 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 800105c:	2000      	movs	r0, #0
 800105e:	f000 fc75 	bl	800194c <HAL_InitTick>
 8001062:	4603      	mov	r3, r0
 8001064:	2b00      	cmp	r3, #0
 8001066:	d001      	beq.n	800106c <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001068:	f000 f918 	bl	800129c <Error_Handler>
  }
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 800106c:	2000      	movs	r0, #0
 800106e:	f7ff fc65 	bl	800093c <LL_RCC_SetTIMPrescaler>
}
 8001072:	bf00      	nop
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	0501bd00 	.word	0x0501bd00

0800107c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b08e      	sub	sp, #56	@ 0x38
 8001080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001082:	f107 031c 	add.w	r3, r7, #28
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
 800108a:	605a      	str	r2, [r3, #4]
 800108c:	609a      	str	r2, [r3, #8]
 800108e:	60da      	str	r2, [r3, #12]
 8001090:	611a      	str	r2, [r3, #16]
 8001092:	615a      	str	r2, [r3, #20]
 8001094:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	1d3b      	adds	r3, r7, #4
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
 80010a0:	60da      	str	r2, [r3, #12]
 80010a2:	611a      	str	r2, [r3, #16]
 80010a4:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 80010a6:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 80010aa:	f7ff fcc7 	bl	8000a3c <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 80010ae:	2001      	movs	r0, #1
 80010b0:	f7ff fcac 	bl	8000a0c <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80010b4:	230c      	movs	r3, #12
 80010b6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80010b8:	2302      	movs	r3, #2
 80010ba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80010bc:	2303      	movs	r3, #3
 80010be:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80010c0:	2300      	movs	r3, #0
 80010c2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80010c8:	2307      	movs	r3, #7
 80010ca:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010cc:	1d3b      	adds	r3, r7, #4
 80010ce:	4619      	mov	r1, r3
 80010d0:	482f      	ldr	r0, [pc, #188]	@ (8001190 <MX_USART2_UART_Init+0x114>)
 80010d2:	f000 ffc7 	bl	8002064 <LL_GPIO_Init>

  /* USART2 DMA Init */

  /* USART2_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_6, LL_DMA_CHANNEL_4);
 80010d6:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80010da:	2106      	movs	r1, #6
 80010dc:	482d      	ldr	r0, [pc, #180]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 80010de:	f7ff fe51 	bl	8000d84 <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80010e2:	2240      	movs	r2, #64	@ 0x40
 80010e4:	2106      	movs	r1, #6
 80010e6:	482b      	ldr	r0, [pc, #172]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 80010e8:	f7ff fd50 	bl	8000b8c <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_6, LL_DMA_PRIORITY_LOW);
 80010ec:	2200      	movs	r2, #0
 80010ee:	2106      	movs	r1, #6
 80010f0:	4828      	ldr	r0, [pc, #160]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 80010f2:	f7ff fe23 	bl	8000d3c <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MODE_NORMAL);
 80010f6:	2200      	movs	r2, #0
 80010f8:	2106      	movs	r1, #6
 80010fa:	4826      	ldr	r0, [pc, #152]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 80010fc:	f7ff fd6a 	bl	8000bd4 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_PERIPH_NOINCREMENT);
 8001100:	2200      	movs	r2, #0
 8001102:	2106      	movs	r1, #6
 8001104:	4823      	ldr	r0, [pc, #140]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 8001106:	f7ff fd89 	bl	8000c1c <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_6, LL_DMA_MEMORY_INCREMENT);
 800110a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800110e:	2106      	movs	r1, #6
 8001110:	4820      	ldr	r0, [pc, #128]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 8001112:	f7ff fda7 	bl	8000c64 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_6, LL_DMA_PDATAALIGN_BYTE);
 8001116:	2200      	movs	r2, #0
 8001118:	2106      	movs	r1, #6
 800111a:	481e      	ldr	r0, [pc, #120]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 800111c:	f7ff fdc6 	bl	8000cac <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_6, LL_DMA_MDATAALIGN_BYTE);
 8001120:	2200      	movs	r2, #0
 8001122:	2106      	movs	r1, #6
 8001124:	481b      	ldr	r0, [pc, #108]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 8001126:	f7ff fde5 	bl	8000cf4 <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_6);
 800112a:	2106      	movs	r1, #6
 800112c:	4819      	ldr	r0, [pc, #100]	@ (8001194 <MX_USART2_UART_Init+0x118>)
 800112e:	f7ff fe4d 	bl	8000dcc <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001132:	f7ff fae3 	bl	80006fc <__NVIC_GetPriorityGrouping>
 8001136:	4603      	mov	r3, r0
 8001138:	2200      	movs	r2, #0
 800113a:	2100      	movs	r1, #0
 800113c:	4618      	mov	r0, r3
 800113e:	f7ff fb33 	bl	80007a8 <NVIC_EncodePriority>
 8001142:	4603      	mov	r3, r0
 8001144:	4619      	mov	r1, r3
 8001146:	2026      	movs	r0, #38	@ 0x26
 8001148:	f7ff fb04 	bl	8000754 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 800114c:	2026      	movs	r0, #38	@ 0x26
 800114e:	f7ff fae3 	bl	8000718 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001152:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 8001156:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001158:	2300      	movs	r3, #0
 800115a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 800115c:	2300      	movs	r3, #0
 800115e:	627b      	str	r3, [r7, #36]	@ 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001160:	2300      	movs	r3, #0
 8001162:	62bb      	str	r3, [r7, #40]	@ 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001164:	230c      	movs	r3, #12
 8001166:	62fb      	str	r3, [r7, #44]	@ 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001168:	2300      	movs	r3, #0
 800116a:	633b      	str	r3, [r7, #48]	@ 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 800116c:	2300      	movs	r3, #0
 800116e:	637b      	str	r3, [r7, #52]	@ 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001170:	f107 031c 	add.w	r3, r7, #28
 8001174:	4619      	mov	r1, r3
 8001176:	4808      	ldr	r0, [pc, #32]	@ (8001198 <MX_USART2_UART_Init+0x11c>)
 8001178:	f001 fbd6 	bl	8002928 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 800117c:	4806      	ldr	r0, [pc, #24]	@ (8001198 <MX_USART2_UART_Init+0x11c>)
 800117e:	f7ff fe55 	bl	8000e2c <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001182:	4805      	ldr	r0, [pc, #20]	@ (8001198 <MX_USART2_UART_Init+0x11c>)
 8001184:	f7ff fe42 	bl	8000e0c <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001188:	bf00      	nop
 800118a:	3738      	adds	r7, #56	@ 0x38
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}
 8001190:	40020000 	.word	0x40020000
 8001194:	40026000 	.word	0x40026000
 8001198:	40004400 	.word	0x40004400

0800119c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800119c:	b580      	push	{r7, lr}
 800119e:	b082      	sub	sp, #8
 80011a0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011a2:	2300      	movs	r3, #0
 80011a4:	607b      	str	r3, [r7, #4]
 80011a6:	4b10      	ldr	r3, [pc, #64]	@ (80011e8 <MX_DMA_Init+0x4c>)
 80011a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011aa:	4a0f      	ldr	r2, [pc, #60]	@ (80011e8 <MX_DMA_Init+0x4c>)
 80011ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80011b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b2:	4b0d      	ldr	r3, [pc, #52]	@ (80011e8 <MX_DMA_Init+0x4c>)
 80011b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011ba:	607b      	str	r3, [r7, #4]
 80011bc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80011be:	f7ff fa9d 	bl	80006fc <__NVIC_GetPriorityGrouping>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2200      	movs	r2, #0
 80011c6:	2100      	movs	r1, #0
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff faed 	bl	80007a8 <NVIC_EncodePriority>
 80011ce:	4603      	mov	r3, r0
 80011d0:	4619      	mov	r1, r3
 80011d2:	2011      	movs	r0, #17
 80011d4:	f7ff fabe 	bl	8000754 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80011d8:	2011      	movs	r0, #17
 80011da:	f7ff fa9d 	bl	8000718 <__NVIC_EnableIRQ>

}
 80011de:	bf00      	nop
 80011e0:	3708      	adds	r7, #8
 80011e2:	46bd      	mov	sp, r7
 80011e4:	bd80      	pop	{r7, pc}
 80011e6:	bf00      	nop
 80011e8:	40023800 	.word	0x40023800

080011ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b088      	sub	sp, #32
 80011f0:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 80011f2:	f107 0318 	add.w	r3, r7, #24
 80011f6:	2200      	movs	r2, #0
 80011f8:	601a      	str	r2, [r3, #0]
 80011fa:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011fc:	463b      	mov	r3, r7
 80011fe:	2200      	movs	r2, #0
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	605a      	str	r2, [r3, #4]
 8001204:	609a      	str	r2, [r3, #8]
 8001206:	60da      	str	r2, [r3, #12]
 8001208:	611a      	str	r2, [r3, #16]
 800120a:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 800120c:	2004      	movs	r0, #4
 800120e:	f7ff fbfd 	bl	8000a0c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001212:	2080      	movs	r0, #128	@ 0x80
 8001214:	f7ff fbfa 	bl	8000a0c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001218:	2001      	movs	r0, #1
 800121a:	f7ff fbf7 	bl	8000a0c <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 800121e:	2002      	movs	r0, #2
 8001220:	f7ff fbf4 	bl	8000a0c <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(LD2_GPIO_Port, LD2_Pin);
 8001224:	2120      	movs	r1, #32
 8001226:	481a      	ldr	r0, [pc, #104]	@ (8001290 <MX_GPIO_Init+0xa4>)
 8001228:	f7ff fe90 	bl	8000f4c <LL_GPIO_ResetOutputPin>

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 800122c:	4919      	ldr	r1, [pc, #100]	@ (8001294 <MX_GPIO_Init+0xa8>)
 800122e:	2002      	movs	r0, #2
 8001230:	f7ff fc1c 	bl	8000a6c <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001234:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001238:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 800123a:	2301      	movs	r3, #1
 800123c:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 800123e:	2300      	movs	r3, #0
 8001240:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001242:	2302      	movs	r3, #2
 8001244:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001246:	f107 0318 	add.w	r3, r7, #24
 800124a:	4618      	mov	r0, r3
 800124c:	f000 fd40 	bl	8001cd0 <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8001250:	2200      	movs	r2, #0
 8001252:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001256:	4810      	ldr	r0, [pc, #64]	@ (8001298 <MX_GPIO_Init+0xac>)
 8001258:	f7ff fe3b 	bl	8000ed2 <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 800125c:	2200      	movs	r2, #0
 800125e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001262:	480d      	ldr	r0, [pc, #52]	@ (8001298 <MX_GPIO_Init+0xac>)
 8001264:	f7ff fdf8 	bl	8000e58 <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8001268:	2320      	movs	r3, #32
 800126a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800126c:	2301      	movs	r3, #1
 800126e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001274:	2300      	movs	r3, #0
 8001276:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001278:	2300      	movs	r3, #0
 800127a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800127c:	463b      	mov	r3, r7
 800127e:	4619      	mov	r1, r3
 8001280:	4803      	ldr	r0, [pc, #12]	@ (8001290 <MX_GPIO_Init+0xa4>)
 8001282:	f000 feef 	bl	8002064 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001286:	bf00      	nop
 8001288:	3720      	adds	r7, #32
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40020000 	.word	0x40020000
 8001294:	00f00003 	.word	0x00f00003
 8001298:	40020800 	.word	0x40020800

0800129c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80012a0:	b672      	cpsid	i
}
 80012a2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80012a4:	bf00      	nop
 80012a6:	e7fd      	b.n	80012a4 <Error_Handler+0x8>

080012a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	b082      	sub	sp, #8
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ae:	2300      	movs	r3, #0
 80012b0:	607b      	str	r3, [r7, #4]
 80012b2:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012b6:	4a0f      	ldr	r2, [pc, #60]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80012be:	4b0d      	ldr	r3, [pc, #52]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012c6:	607b      	str	r3, [r7, #4]
 80012c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
 80012ce:	4b09      	ldr	r3, [pc, #36]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012d2:	4a08      	ldr	r2, [pc, #32]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80012d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012da:	4b06      	ldr	r3, [pc, #24]	@ (80012f4 <HAL_MspInit+0x4c>)
 80012dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80012e6:	2007      	movs	r0, #7
 80012e8:	f000 fc26 	bl	8001b38 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012ec:	bf00      	nop
 80012ee:	3708      	adds	r7, #8
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	40023800 	.word	0x40023800

080012f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012f8:	b480      	push	{r7}
 80012fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80012fc:	bf00      	nop
 80012fe:	e7fd      	b.n	80012fc <NMI_Handler+0x4>

08001300 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001304:	bf00      	nop
 8001306:	e7fd      	b.n	8001304 <HardFault_Handler+0x4>

08001308 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800130c:	bf00      	nop
 800130e:	e7fd      	b.n	800130c <MemManage_Handler+0x4>

08001310 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001310:	b480      	push	{r7}
 8001312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001314:	bf00      	nop
 8001316:	e7fd      	b.n	8001314 <BusFault_Handler+0x4>

08001318 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001318:	b480      	push	{r7}
 800131a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800131c:	bf00      	nop
 800131e:	e7fd      	b.n	800131c <UsageFault_Handler+0x4>

08001320 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001324:	bf00      	nop
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr

0800132e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800132e:	b480      	push	{r7}
 8001330:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr

0800133c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800133c:	b480      	push	{r7}
 800133e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001340:	bf00      	nop
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr

0800134a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800134e:	f000 fb2d 	bl	80019ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001352:	bf00      	nop
 8001354:	bd80      	pop	{r7, pc}
	...

08001358 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */
	uart_handle_dma_irq(&uart);
 800135c:	4802      	ldr	r0, [pc, #8]	@ (8001368 <DMA1_Stream6_IRQHandler+0x10>)
 800135e:	f000 fa41 	bl	80017e4 <uart_handle_dma_irq>
  /* USER CODE END DMA1_Stream6_IRQn 0 */
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001362:	bf00      	nop
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000130 	.word	0x20000130

0800136c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800136c:	b480      	push	{r7}
 800136e:	af00      	add	r7, sp, #0

  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001370:	bf00      	nop
 8001372:	46bd      	mov	sp, r7
 8001374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001378:	4770      	bx	lr
	...

0800137c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001380:	4b06      	ldr	r3, [pc, #24]	@ (800139c <SystemInit+0x20>)
 8001382:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001386:	4a05      	ldr	r2, [pc, #20]	@ (800139c <SystemInit+0x20>)
 8001388:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800138c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001390:	bf00      	nop
 8001392:	46bd      	mov	sp, r7
 8001394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	e000ed00 	.word	0xe000ed00

080013a0 <LL_DMA_EnableStream>:
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
 80013a8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80013aa:	4a0c      	ldr	r2, [pc, #48]	@ (80013dc <LL_DMA_EnableStream+0x3c>)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	4413      	add	r3, r2
 80013b0:	781b      	ldrb	r3, [r3, #0]
 80013b2:	461a      	mov	r2, r3
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4413      	add	r3, r2
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	4908      	ldr	r1, [pc, #32]	@ (80013dc <LL_DMA_EnableStream+0x3c>)
 80013bc:	683a      	ldr	r2, [r7, #0]
 80013be:	440a      	add	r2, r1
 80013c0:	7812      	ldrb	r2, [r2, #0]
 80013c2:	4611      	mov	r1, r2
 80013c4:	687a      	ldr	r2, [r7, #4]
 80013c6:	440a      	add	r2, r1
 80013c8:	f043 0301 	orr.w	r3, r3, #1
 80013cc:	6013      	str	r3, [r2, #0]
}
 80013ce:	bf00      	nop
 80013d0:	370c      	adds	r7, #12
 80013d2:	46bd      	mov	sp, r7
 80013d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d8:	4770      	bx	lr
 80013da:	bf00      	nop
 80013dc:	08002b60 	.word	0x08002b60

080013e0 <LL_DMA_DisableStream>:
{
 80013e0:	b480      	push	{r7}
 80013e2:	b083      	sub	sp, #12
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
 80013e8:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 80013ea:	4a0c      	ldr	r2, [pc, #48]	@ (800141c <LL_DMA_DisableStream+0x3c>)
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	4413      	add	r3, r2
 80013f0:	781b      	ldrb	r3, [r3, #0]
 80013f2:	461a      	mov	r2, r3
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	4413      	add	r3, r2
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4908      	ldr	r1, [pc, #32]	@ (800141c <LL_DMA_DisableStream+0x3c>)
 80013fc:	683a      	ldr	r2, [r7, #0]
 80013fe:	440a      	add	r2, r1
 8001400:	7812      	ldrb	r2, [r2, #0]
 8001402:	4611      	mov	r1, r2
 8001404:	687a      	ldr	r2, [r7, #4]
 8001406:	440a      	add	r2, r1
 8001408:	f023 0301 	bic.w	r3, r3, #1
 800140c:	6013      	str	r3, [r2, #0]
}
 800140e:	bf00      	nop
 8001410:	370c      	adds	r7, #12
 8001412:	46bd      	mov	sp, r7
 8001414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001418:	4770      	bx	lr
 800141a:	bf00      	nop
 800141c:	08002b60 	.word	0x08002b60

08001420 <LL_DMA_IsEnabledStream>:
{
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN) == (DMA_SxCR_EN));
 800142a:	4a0a      	ldr	r2, [pc, #40]	@ (8001454 <LL_DMA_IsEnabledStream+0x34>)
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	4413      	add	r3, r2
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	461a      	mov	r2, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	4413      	add	r3, r2
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	f003 0301 	and.w	r3, r3, #1
 800143e:	2b01      	cmp	r3, #1
 8001440:	bf0c      	ite	eq
 8001442:	2301      	moveq	r3, #1
 8001444:	2300      	movne	r3, #0
 8001446:	b2db      	uxtb	r3, r3
}
 8001448:	4618      	mov	r0, r3
 800144a:	370c      	adds	r7, #12
 800144c:	46bd      	mov	sp, r7
 800144e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001452:	4770      	bx	lr
 8001454:	08002b60 	.word	0x08002b60

08001458 <LL_DMA_SetDataLength>:
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	60f8      	str	r0, [r7, #12]
 8001460:	60b9      	str	r1, [r7, #8]
 8001462:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8001464:	4a0d      	ldr	r2, [pc, #52]	@ (800149c <LL_DMA_SetDataLength+0x44>)
 8001466:	68bb      	ldr	r3, [r7, #8]
 8001468:	4413      	add	r3, r2
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	461a      	mov	r2, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4413      	add	r3, r2
 8001472:	685b      	ldr	r3, [r3, #4]
 8001474:	0c1b      	lsrs	r3, r3, #16
 8001476:	041b      	lsls	r3, r3, #16
 8001478:	4908      	ldr	r1, [pc, #32]	@ (800149c <LL_DMA_SetDataLength+0x44>)
 800147a:	68ba      	ldr	r2, [r7, #8]
 800147c:	440a      	add	r2, r1
 800147e:	7812      	ldrb	r2, [r2, #0]
 8001480:	4611      	mov	r1, r2
 8001482:	68fa      	ldr	r2, [r7, #12]
 8001484:	440a      	add	r2, r1
 8001486:	4611      	mov	r1, r2
 8001488:	687a      	ldr	r2, [r7, #4]
 800148a:	4313      	orrs	r3, r2
 800148c:	604b      	str	r3, [r1, #4]
}
 800148e:	bf00      	nop
 8001490:	3714      	adds	r7, #20
 8001492:	46bd      	mov	sp, r7
 8001494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop
 800149c:	08002b60 	.word	0x08002b60

080014a0 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b085      	sub	sp, #20
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 80014ac:	4a07      	ldr	r2, [pc, #28]	@ (80014cc <LL_DMA_SetMemoryAddress+0x2c>)
 80014ae:	68bb      	ldr	r3, [r7, #8]
 80014b0:	4413      	add	r3, r2
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	461a      	mov	r2, r3
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	4413      	add	r3, r2
 80014ba:	461a      	mov	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	60d3      	str	r3, [r2, #12]
}
 80014c0:	bf00      	nop
 80014c2:	3714      	adds	r7, #20
 80014c4:	46bd      	mov	sp, r7
 80014c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ca:	4770      	bx	lr
 80014cc:	08002b60 	.word	0x08002b60

080014d0 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	60f8      	str	r0, [r7, #12]
 80014d8:	60b9      	str	r1, [r7, #8]
 80014da:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 80014dc:	4a07      	ldr	r2, [pc, #28]	@ (80014fc <LL_DMA_SetPeriphAddress+0x2c>)
 80014de:	68bb      	ldr	r3, [r7, #8]
 80014e0:	4413      	add	r3, r2
 80014e2:	781b      	ldrb	r3, [r3, #0]
 80014e4:	461a      	mov	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	4413      	add	r3, r2
 80014ea:	461a      	mov	r2, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6093      	str	r3, [r2, #8]
}
 80014f0:	bf00      	nop
 80014f2:	3714      	adds	r7, #20
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr
 80014fc:	08002b60 	.word	0x08002b60

08001500 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll HISR  TCIF6    LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001500:	b480      	push	{r7}
 8001502:	b083      	sub	sp, #12
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF6)==(DMA_HISR_TCIF6));
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001510:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8001514:	bf0c      	ite	eq
 8001516:	2301      	moveq	r3, #1
 8001518:	2300      	movne	r3, #0
 800151a:	b2db      	uxtb	r3, r3
}
 800151c:	4618      	mov	r0, r3
 800151e:	370c      	adds	r7, #12
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr

08001528 <LL_DMA_IsActiveFlag_TE6>:
  * @rmtoll HISR  TEIF6    LL_DMA_IsActiveFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TE6(DMA_TypeDef *DMAx)
{
 8001528:	b480      	push	{r7}
 800152a:	b083      	sub	sp, #12
 800152c:	af00      	add	r7, sp, #0
 800152e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TEIF6)==(DMA_HISR_TEIF6));
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001538:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800153c:	bf0c      	ite	eq
 800153e:	2301      	moveq	r3, #1
 8001540:	2300      	movne	r3, #0
 8001542:	b2db      	uxtb	r3, r3
}
 8001544:	4618      	mov	r0, r3
 8001546:	370c      	adds	r7, #12
 8001548:	46bd      	mov	sp, r7
 800154a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154e:	4770      	bx	lr

08001550 <LL_DMA_IsActiveFlag_DME6>:
  * @rmtoll HISR  DMEIF6    LL_DMA_IsActiveFlag_DME6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_DME6(DMA_TypeDef *DMAx)
{
 8001550:	b480      	push	{r7}
 8001552:	b083      	sub	sp, #12
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_DMEIF6)==(DMA_HISR_DMEIF6));
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001560:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001564:	bf0c      	ite	eq
 8001566:	2301      	moveq	r3, #1
 8001568:	2300      	movne	r3, #0
 800156a:	b2db      	uxtb	r3, r3
}
 800156c:	4618      	mov	r0, r3
 800156e:	370c      	adds	r7, #12
 8001570:	46bd      	mov	sp, r7
 8001572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001576:	4770      	bx	lr

08001578 <LL_DMA_IsActiveFlag_FE6>:
  * @rmtoll HISR  FEIF6    LL_DMA_IsActiveFlag_FE6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_FE6(DMA_TypeDef *DMAx)
{
 8001578:	b480      	push	{r7}
 800157a:	b083      	sub	sp, #12
 800157c:	af00      	add	r7, sp, #0
 800157e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_FEIF6)==(DMA_HISR_FEIF6));
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	685b      	ldr	r3, [r3, #4]
 8001584:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001588:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800158c:	bf0c      	ite	eq
 800158e:	2301      	moveq	r3, #1
 8001590:	2300      	movne	r3, #0
 8001592:	b2db      	uxtb	r3, r3
}
 8001594:	4618      	mov	r0, r3
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll HIFCR  CHTIF6    LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF6);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80015ae:	60da      	str	r2, [r3, #12]
}
 80015b0:	bf00      	nop
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <LL_DMA_ClearFlag_TC6>:
  * @rmtoll HIFCR  CTCIF6    LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80015bc:	b480      	push	{r7}
 80015be:	b083      	sub	sp, #12
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF6);
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80015ca:	60da      	str	r2, [r3, #12]
}
 80015cc:	bf00      	nop
 80015ce:	370c      	adds	r7, #12
 80015d0:	46bd      	mov	sp, r7
 80015d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d6:	4770      	bx	lr

080015d8 <LL_DMA_ClearFlag_TE6>:
  * @rmtoll HIFCR  CTEIF6    LL_DMA_ClearFlag_TE6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE6(DMA_TypeDef *DMAx)
{
 80015d8:	b480      	push	{r7}
 80015da:	b083      	sub	sp, #12
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF6);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 80015e6:	60da      	str	r2, [r3, #12]
}
 80015e8:	bf00      	nop
 80015ea:	370c      	adds	r7, #12
 80015ec:	46bd      	mov	sp, r7
 80015ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f2:	4770      	bx	lr

080015f4 <LL_DMA_ClearFlag_DME6>:
  * @rmtoll HIFCR  CDMEIF6    LL_DMA_ClearFlag_DME6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_DME6(DMA_TypeDef *DMAx)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF6);
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001602:	60da      	str	r2, [r3, #12]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <LL_DMA_ClearFlag_FE6>:
  * @rmtoll HIFCR  CFEIF6    LL_DMA_ClearFlag_FE6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_FE6(DMA_TypeDef *DMAx)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF6);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 800161e:	60da      	str	r2, [r3, #12]
}
 8001620:	bf00      	nop
 8001622:	370c      	adds	r7, #12
 8001624:	46bd      	mov	sp, r7
 8001626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162a:	4770      	bx	lr

0800162c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 800162c:	b480      	push	{r7}
 800162e:	b083      	sub	sp, #12
 8001630:	af00      	add	r7, sp, #0
 8001632:	6078      	str	r0, [r7, #4]
 8001634:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8001636:	4a0c      	ldr	r2, [pc, #48]	@ (8001668 <LL_DMA_EnableIT_TC+0x3c>)
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	4413      	add	r3, r2
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	461a      	mov	r2, r3
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	4413      	add	r3, r2
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4908      	ldr	r1, [pc, #32]	@ (8001668 <LL_DMA_EnableIT_TC+0x3c>)
 8001648:	683a      	ldr	r2, [r7, #0]
 800164a:	440a      	add	r2, r1
 800164c:	7812      	ldrb	r2, [r2, #0]
 800164e:	4611      	mov	r1, r2
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	440a      	add	r2, r1
 8001654:	f043 0310 	orr.w	r3, r3, #16
 8001658:	6013      	str	r3, [r2, #0]
}
 800165a:	bf00      	nop
 800165c:	370c      	adds	r7, #12
 800165e:	46bd      	mov	sp, r7
 8001660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	08002b60 	.word	0x08002b60

0800166c <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 800166c:	b480      	push	{r7}
 800166e:	b089      	sub	sp, #36	@ 0x24
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	3314      	adds	r3, #20
 8001678:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800167a:	68fb      	ldr	r3, [r7, #12]
 800167c:	e853 3f00 	ldrex	r3, [r3]
 8001680:	60bb      	str	r3, [r7, #8]
   return(result);
 8001682:	68bb      	ldr	r3, [r7, #8]
 8001684:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001688:	61fb      	str	r3, [r7, #28]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	3314      	adds	r3, #20
 800168e:	69fa      	ldr	r2, [r7, #28]
 8001690:	61ba      	str	r2, [r7, #24]
 8001692:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001694:	6979      	ldr	r1, [r7, #20]
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	e841 2300 	strex	r3, r2, [r1]
 800169c:	613b      	str	r3, [r7, #16]
   return(result);
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d1e7      	bne.n	8001674 <LL_USART_EnableDMAReq_TX+0x8>
}
 80016a4:	bf00      	nop
 80016a6:	bf00      	nop
 80016a8:	3724      	adds	r7, #36	@ 0x24
 80016aa:	46bd      	mov	sp, r7
 80016ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016b0:	4770      	bx	lr
	...

080016b4 <uart_init>:
  * @brief  Initialize uart_init module
  * @param  *uart Pointer to the UART_Handle_t instance
  * @param  *circ_buf Pointer to CircBuf instance
  * @retval Void
**/
void uart_init(UART_Handle_t *uart, CircBuf *circ_buf) {
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	6078      	str	r0, [r7, #4]
 80016bc:	6039      	str	r1, [r7, #0]

	// initialize software state
	uart->Instance = USART2;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	4a1d      	ldr	r2, [pc, #116]	@ (8001738 <uart_init+0x84>)
 80016c2:	601a      	str	r2, [r3, #0]
	uart->DMA_Stream = LL_DMA_STREAM_6;
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2206      	movs	r2, #6
 80016c8:	605a      	str	r2, [r3, #4]
	uart->circ_buffer = circ_buf;
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	609a      	str	r2, [r3, #8]
	uart->tx_buffer = NULL;
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	2200      	movs	r2, #0
 80016d4:	60da      	str	r2, [r3, #12]
	uart->tx_length = 0;
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	2200      	movs	r2, #0
 80016da:	611a      	str	r2, [r3, #16]
	uart->tx_busy = false;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	2200      	movs	r2, #0
 80016e0:	751a      	strb	r2, [r3, #20]

	// ensure DMA stream 6 is disabled
	LL_DMA_DisableStream(DMA1, uart->DMA_Stream);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	4814      	ldr	r0, [pc, #80]	@ (800173c <uart_init+0x88>)
 80016ea:	f7ff fe79 	bl	80013e0 <LL_DMA_DisableStream>

	// clear all DMA flags
	LL_DMA_ClearFlag_TC6(DMA1);
 80016ee:	4813      	ldr	r0, [pc, #76]	@ (800173c <uart_init+0x88>)
 80016f0:	f7ff ff64 	bl	80015bc <LL_DMA_ClearFlag_TC6>
	LL_DMA_ClearFlag_TE6(DMA1);
 80016f4:	4811      	ldr	r0, [pc, #68]	@ (800173c <uart_init+0x88>)
 80016f6:	f7ff ff6f 	bl	80015d8 <LL_DMA_ClearFlag_TE6>
	LL_DMA_ClearFlag_FE6(DMA1);
 80016fa:	4810      	ldr	r0, [pc, #64]	@ (800173c <uart_init+0x88>)
 80016fc:	f7ff ff88 	bl	8001610 <LL_DMA_ClearFlag_FE6>
	LL_DMA_ClearFlag_DME6(DMA1);
 8001700:	480e      	ldr	r0, [pc, #56]	@ (800173c <uart_init+0x88>)
 8001702:	f7ff ff77 	bl	80015f4 <LL_DMA_ClearFlag_DME6>
	LL_DMA_ClearFlag_HT6(DMA1);
 8001706:	480d      	ldr	r0, [pc, #52]	@ (800173c <uart_init+0x88>)
 8001708:	f7ff ff4a 	bl	80015a0 <LL_DMA_ClearFlag_HT6>

	// set DMA peripheral address
	LL_DMA_SetPeriphAddress(DMA1, uart->DMA_Stream, (uint32_t)&USART2->DR);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	685b      	ldr	r3, [r3, #4]
 8001710:	4a0b      	ldr	r2, [pc, #44]	@ (8001740 <uart_init+0x8c>)
 8001712:	4619      	mov	r1, r3
 8001714:	4809      	ldr	r0, [pc, #36]	@ (800173c <uart_init+0x88>)
 8001716:	f7ff fedb 	bl	80014d0 <LL_DMA_SetPeriphAddress>

	// enable USART DMA TX request
	LL_USART_EnableDMAReq_TX(uart->Instance);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4618      	mov	r0, r3
 8001720:	f7ff ffa4 	bl	800166c <LL_USART_EnableDMAReq_TX>

	// enable DMA transfer complete interrupt
	LL_DMA_EnableIT_TC(DMA1, uart->DMA_Stream);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	4619      	mov	r1, r3
 800172a:	4804      	ldr	r0, [pc, #16]	@ (800173c <uart_init+0x88>)
 800172c:	f7ff ff7e 	bl	800162c <LL_DMA_EnableIT_TC>

}
 8001730:	bf00      	nop
 8001732:	3708      	adds	r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40004400 	.word	0x40004400
 800173c:	40026000 	.word	0x40026000
 8001740:	40004404 	.word	0x40004404

08001744 <uart_send_dma>:
/**
  * @brief  Send largest contiguous chunk of data from circular buffer over DMA
  * @param  *uart Pointer to the UART_Handle_t instance
  * @retval Void
**/
void uart_send_dma(UART_Handle_t *uart) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b084      	sub	sp, #16
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]

	// check if tx busy; return
	if (uart->tx_busy) {
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	7d1b      	ldrb	r3, [r3, #20]
 8001750:	b2db      	uxtb	r3, r3
 8001752:	2b00      	cmp	r3, #0
 8001754:	d13d      	bne.n	80017d2 <uart_send_dma+0x8e>
	}

	// store buffer ptr and len values
	uint8_t *chunk_ptr;
	uint16_t chunk_len;
	circbuf_peek_contiguous(uart->circ_buffer, &chunk_ptr, &chunk_len);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	689b      	ldr	r3, [r3, #8]
 800175a:	f107 020a 	add.w	r2, r7, #10
 800175e:	f107 010c 	add.w	r1, r7, #12
 8001762:	4618      	mov	r0, r3
 8001764:	f7fe ff26 	bl	80005b4 <circbuf_peek_contiguous>

	// set tx_buffer and tx_length fields
	uart->tx_buffer = chunk_ptr;
 8001768:	68fa      	ldr	r2, [r7, #12]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	60da      	str	r2, [r3, #12]
	uart->tx_length = chunk_len;
 800176e:	897b      	ldrh	r3, [r7, #10]
 8001770:	461a      	mov	r2, r3
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	611a      	str	r2, [r3, #16]
	if (uart->tx_length == 0) {
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	691b      	ldr	r3, [r3, #16]
 800177a:	2b00      	cmp	r3, #0
 800177c:	d02b      	beq.n	80017d6 <uart_send_dma+0x92>
		return;
	}

	// set tx state to busy
	uart->tx_busy = true;
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	2201      	movs	r2, #1
 8001782:	751a      	strb	r2, [r3, #20]

	// wait until DMA stream is fully idle
	LL_DMA_DisableStream(DMA1, uart->DMA_Stream);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	4619      	mov	r1, r3
 800178a:	4815      	ldr	r0, [pc, #84]	@ (80017e0 <uart_send_dma+0x9c>)
 800178c:	f7ff fe28 	bl	80013e0 <LL_DMA_DisableStream>
	while (LL_DMA_IsEnabledStream(DMA1, uart->DMA_Stream));
 8001790:	bf00      	nop
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	4619      	mov	r1, r3
 8001798:	4811      	ldr	r0, [pc, #68]	@ (80017e0 <uart_send_dma+0x9c>)
 800179a:	f7ff fe41 	bl	8001420 <LL_DMA_IsEnabledStream>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d1f6      	bne.n	8001792 <uart_send_dma+0x4e>

	// set DMA memory address and transfer length
	LL_DMA_SetMemoryAddress(DMA1, uart->DMA_Stream, (uint32_t)uart->tx_buffer);
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6859      	ldr	r1, [r3, #4]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	461a      	mov	r2, r3
 80017ae:	480c      	ldr	r0, [pc, #48]	@ (80017e0 <uart_send_dma+0x9c>)
 80017b0:	f7ff fe76 	bl	80014a0 <LL_DMA_SetMemoryAddress>
	LL_DMA_SetDataLength(DMA1, uart->DMA_Stream, uart->tx_length);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	6859      	ldr	r1, [r3, #4]
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	691b      	ldr	r3, [r3, #16]
 80017bc:	461a      	mov	r2, r3
 80017be:	4808      	ldr	r0, [pc, #32]	@ (80017e0 <uart_send_dma+0x9c>)
 80017c0:	f7ff fe4a 	bl	8001458 <LL_DMA_SetDataLength>

	// enable stream (start transfer)
	LL_DMA_EnableStream(DMA1, uart->DMA_Stream);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	4619      	mov	r1, r3
 80017ca:	4805      	ldr	r0, [pc, #20]	@ (80017e0 <uart_send_dma+0x9c>)
 80017cc:	f7ff fde8 	bl	80013a0 <LL_DMA_EnableStream>

	return;
 80017d0:	e002      	b.n	80017d8 <uart_send_dma+0x94>
		return;
 80017d2:	bf00      	nop
 80017d4:	e000      	b.n	80017d8 <uart_send_dma+0x94>
		return;
 80017d6:	bf00      	nop

}
 80017d8:	3710      	adds	r7, #16
 80017da:	46bd      	mov	sp, r7
 80017dc:	bd80      	pop	{r7, pc}
 80017de:	bf00      	nop
 80017e0:	40026000 	.word	0x40026000

080017e4 <uart_handle_dma_irq>:
/**
  * @brief  reset flags after DMA tranfer complete, recur if more data in buffer
  * @param  *uart Pointer to the UART_Handle_t instance
  * @retval Void
**/
void uart_handle_dma_irq(UART_Handle_t *uart) {
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b082      	sub	sp, #8
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

	// if transfer complete flag enabled, clear flag, set tx_busy to false
	if (LL_DMA_IsActiveFlag_TC6(DMA1)) {
 80017ec:	481f      	ldr	r0, [pc, #124]	@ (800186c <uart_handle_dma_irq+0x88>)
 80017ee:	f7ff fe87 	bl	8001500 <LL_DMA_IsActiveFlag_TC6>
 80017f2:	4603      	mov	r3, r0
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d019      	beq.n	800182c <uart_handle_dma_irq+0x48>
		LL_DMA_ClearFlag_TC6(DMA1);
 80017f8:	481c      	ldr	r0, [pc, #112]	@ (800186c <uart_handle_dma_irq+0x88>)
 80017fa:	f7ff fedf 	bl	80015bc <LL_DMA_ClearFlag_TC6>
		uart->tx_busy = false;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	751a      	strb	r2, [r3, #20]

		// advance circbuf by tx_length
		circbuf_advance(uart->circ_buffer, uart->tx_length);
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689a      	ldr	r2, [r3, #8]
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	691b      	ldr	r3, [r3, #16]
 800180c:	b29b      	uxth	r3, r3
 800180e:	4619      	mov	r1, r3
 8001810:	4610      	mov	r0, r2
 8001812:	f7fe ff05 	bl	8000620 <circbuf_advance>

		// if more data, send again
		if (circbuf_count(uart->circ_buffer) > 0) {
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	4618      	mov	r0, r3
 800181c:	f7fe ff1b 	bl	8000656 <circbuf_count>
 8001820:	4603      	mov	r3, r0
 8001822:	2b00      	cmp	r3, #0
 8001824:	d002      	beq.n	800182c <uart_handle_dma_irq+0x48>
			uart_send_dma(uart);
 8001826:	6878      	ldr	r0, [r7, #4]
 8001828:	f7ff ff8c 	bl	8001744 <uart_send_dma>
		}
	}

	// clear all other potential flags
	if (LL_DMA_IsActiveFlag_TE6(DMA1)) {
 800182c:	480f      	ldr	r0, [pc, #60]	@ (800186c <uart_handle_dma_irq+0x88>)
 800182e:	f7ff fe7b 	bl	8001528 <LL_DMA_IsActiveFlag_TE6>
 8001832:	4603      	mov	r3, r0
 8001834:	2b00      	cmp	r3, #0
 8001836:	d002      	beq.n	800183e <uart_handle_dma_irq+0x5a>
		LL_DMA_ClearFlag_TE6(DMA1);
 8001838:	480c      	ldr	r0, [pc, #48]	@ (800186c <uart_handle_dma_irq+0x88>)
 800183a:	f7ff fecd 	bl	80015d8 <LL_DMA_ClearFlag_TE6>
	}
	if (LL_DMA_IsActiveFlag_DME6(DMA1)) {
 800183e:	480b      	ldr	r0, [pc, #44]	@ (800186c <uart_handle_dma_irq+0x88>)
 8001840:	f7ff fe86 	bl	8001550 <LL_DMA_IsActiveFlag_DME6>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d002      	beq.n	8001850 <uart_handle_dma_irq+0x6c>
		LL_DMA_ClearFlag_DME6(DMA1);
 800184a:	4808      	ldr	r0, [pc, #32]	@ (800186c <uart_handle_dma_irq+0x88>)
 800184c:	f7ff fed2 	bl	80015f4 <LL_DMA_ClearFlag_DME6>
	}
	if (LL_DMA_IsActiveFlag_FE6(DMA1)) {
 8001850:	4806      	ldr	r0, [pc, #24]	@ (800186c <uart_handle_dma_irq+0x88>)
 8001852:	f7ff fe91 	bl	8001578 <LL_DMA_IsActiveFlag_FE6>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d003      	beq.n	8001864 <uart_handle_dma_irq+0x80>
		LL_DMA_ClearFlag_FE6(DMA1);
 800185c:	4803      	ldr	r0, [pc, #12]	@ (800186c <uart_handle_dma_irq+0x88>)
 800185e:	f7ff fed7 	bl	8001610 <LL_DMA_ClearFlag_FE6>
	}
	return;
 8001862:	bf00      	nop
 8001864:	bf00      	nop
}
 8001866:	3708      	adds	r7, #8
 8001868:	46bd      	mov	sp, r7
 800186a:	bd80      	pop	{r7, pc}
 800186c:	40026000 	.word	0x40026000

08001870 <uart_DMA_printf>:
  * @param  *uart Pointer to the UART_Handle_t instance
  * @param  *str  Pointer to first char in string
  * @retval Void
**/
void uart_DMA_printf(UART_Handle_t *uart, char *str)
{
 8001870:	b580      	push	{r7, lr}
 8001872:	b082      	sub	sp, #8
 8001874:	af00      	add	r7, sp, #0
 8001876:	6078      	str	r0, [r7, #4]
 8001878:	6039      	str	r1, [r7, #0]
    // write all characters to circular buffer
    while (*str != '\0') {
 800187a:	e00a      	b.n	8001892 <uart_DMA_printf+0x22>
        circbuf_write_byte(uart->circ_buffer, *str);
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689a      	ldr	r2, [r3, #8]
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	4619      	mov	r1, r3
 8001886:	4610      	mov	r0, r2
 8001888:	f7fe ff06 	bl	8000698 <circbuf_write_byte>
        str++;
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	3301      	adds	r3, #1
 8001890:	603b      	str	r3, [r7, #0]
    while (*str != '\0') {
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	781b      	ldrb	r3, [r3, #0]
 8001896:	2b00      	cmp	r3, #0
 8001898:	d1f0      	bne.n	800187c <uart_DMA_printf+0xc>
    }

    // send DMA if not already active
    while (uart->tx_busy) {
 800189a:	bf00      	nop
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	7d1b      	ldrb	r3, [r3, #20]
 80018a0:	b2db      	uxtb	r3, r3
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d1fa      	bne.n	800189c <uart_DMA_printf+0x2c>
    }
        uart_send_dma(uart);
 80018a6:	6878      	ldr	r0, [r7, #4]
 80018a8:	f7ff ff4c 	bl	8001744 <uart_send_dma>
}
 80018ac:	bf00      	nop
 80018ae:	3708      	adds	r7, #8
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd80      	pop	{r7, pc}

080018b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80018b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018ec <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80018b8:	f7ff fd60 	bl	800137c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80018bc:	480c      	ldr	r0, [pc, #48]	@ (80018f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80018be:	490d      	ldr	r1, [pc, #52]	@ (80018f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80018c0:	4a0d      	ldr	r2, [pc, #52]	@ (80018f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80018c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018c4:	e002      	b.n	80018cc <LoopCopyDataInit>

080018c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018ca:	3304      	adds	r3, #4

080018cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018d0:	d3f9      	bcc.n	80018c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018d2:	4a0a      	ldr	r2, [pc, #40]	@ (80018fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80018d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001900 <LoopFillZerobss+0x22>)
  movs r3, #0
 80018d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018d8:	e001      	b.n	80018de <LoopFillZerobss>

080018da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018dc:	3204      	adds	r2, #4

080018de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018e0:	d3fb      	bcc.n	80018da <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80018e2:	f001 f8d7 	bl	8002a94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80018e6:	f7ff fb41 	bl	8000f6c <main>
  bx  lr    
 80018ea:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80018ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018f4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80018f8:	08002b78 	.word	0x08002b78
  ldr r2, =_sbss
 80018fc:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001900:	2000014c 	.word	0x2000014c

08001904 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001904:	e7fe      	b.n	8001904 <ADC_IRQHandler>
	...

08001908 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001908:	b580      	push	{r7, lr}
 800190a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800190c:	4b0e      	ldr	r3, [pc, #56]	@ (8001948 <HAL_Init+0x40>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a0d      	ldr	r2, [pc, #52]	@ (8001948 <HAL_Init+0x40>)
 8001912:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001916:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001918:	4b0b      	ldr	r3, [pc, #44]	@ (8001948 <HAL_Init+0x40>)
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	4a0a      	ldr	r2, [pc, #40]	@ (8001948 <HAL_Init+0x40>)
 800191e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001922:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001924:	4b08      	ldr	r3, [pc, #32]	@ (8001948 <HAL_Init+0x40>)
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a07      	ldr	r2, [pc, #28]	@ (8001948 <HAL_Init+0x40>)
 800192a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800192e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001930:	2003      	movs	r0, #3
 8001932:	f000 f901 	bl	8001b38 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001936:	2000      	movs	r0, #0
 8001938:	f000 f808 	bl	800194c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800193c:	f7ff fcb4 	bl	80012a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001940:	2300      	movs	r3, #0
}
 8001942:	4618      	mov	r0, r3
 8001944:	bd80      	pop	{r7, pc}
 8001946:	bf00      	nop
 8001948:	40023c00 	.word	0x40023c00

0800194c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001954:	4b12      	ldr	r3, [pc, #72]	@ (80019a0 <HAL_InitTick+0x54>)
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	4b12      	ldr	r3, [pc, #72]	@ (80019a4 <HAL_InitTick+0x58>)
 800195a:	781b      	ldrb	r3, [r3, #0]
 800195c:	4619      	mov	r1, r3
 800195e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001962:	fbb3 f3f1 	udiv	r3, r3, r1
 8001966:	fbb2 f3f3 	udiv	r3, r2, r3
 800196a:	4618      	mov	r0, r3
 800196c:	f000 f90b 	bl	8001b86 <HAL_SYSTICK_Config>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d001      	beq.n	800197a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001976:	2301      	movs	r3, #1
 8001978:	e00e      	b.n	8001998 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b0f      	cmp	r3, #15
 800197e:	d80a      	bhi.n	8001996 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001980:	2200      	movs	r2, #0
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	f04f 30ff 	mov.w	r0, #4294967295
 8001988:	f000 f8e1 	bl	8001b4e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800198c:	4a06      	ldr	r2, [pc, #24]	@ (80019a8 <HAL_InitTick+0x5c>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001992:	2300      	movs	r3, #0
 8001994:	e000      	b.n	8001998 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001996:	2301      	movs	r3, #1
}
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}
 80019a0:	20000000 	.word	0x20000000
 80019a4:	20000008 	.word	0x20000008
 80019a8:	20000004 	.word	0x20000004

080019ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80019b0:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <HAL_IncTick+0x20>)
 80019b2:	781b      	ldrb	r3, [r3, #0]
 80019b4:	461a      	mov	r2, r3
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_IncTick+0x24>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	4413      	add	r3, r2
 80019bc:	4a04      	ldr	r2, [pc, #16]	@ (80019d0 <HAL_IncTick+0x24>)
 80019be:	6013      	str	r3, [r2, #0]
}
 80019c0:	bf00      	nop
 80019c2:	46bd      	mov	sp, r7
 80019c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c8:	4770      	bx	lr
 80019ca:	bf00      	nop
 80019cc:	20000008 	.word	0x20000008
 80019d0:	20000148 	.word	0x20000148

080019d4 <__NVIC_SetPriorityGrouping>:
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	f003 0307 	and.w	r3, r3, #7
 80019e2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019e4:	4b0c      	ldr	r3, [pc, #48]	@ (8001a18 <__NVIC_SetPriorityGrouping+0x44>)
 80019e6:	68db      	ldr	r3, [r3, #12]
 80019e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ea:	68ba      	ldr	r2, [r7, #8]
 80019ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019f0:	4013      	ands	r3, r2
 80019f2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a00:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a04:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a06:	4a04      	ldr	r2, [pc, #16]	@ (8001a18 <__NVIC_SetPriorityGrouping+0x44>)
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	60d3      	str	r3, [r2, #12]
}
 8001a0c:	bf00      	nop
 8001a0e:	3714      	adds	r7, #20
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr
 8001a18:	e000ed00 	.word	0xe000ed00

08001a1c <__NVIC_GetPriorityGrouping>:
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a20:	4b04      	ldr	r3, [pc, #16]	@ (8001a34 <__NVIC_GetPriorityGrouping+0x18>)
 8001a22:	68db      	ldr	r3, [r3, #12]
 8001a24:	0a1b      	lsrs	r3, r3, #8
 8001a26:	f003 0307 	and.w	r3, r3, #7
}
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr
 8001a34:	e000ed00 	.word	0xe000ed00

08001a38 <__NVIC_SetPriority>:
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b083      	sub	sp, #12
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	4603      	mov	r3, r0
 8001a40:	6039      	str	r1, [r7, #0]
 8001a42:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	db0a      	blt.n	8001a62 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a4c:	683b      	ldr	r3, [r7, #0]
 8001a4e:	b2da      	uxtb	r2, r3
 8001a50:	490c      	ldr	r1, [pc, #48]	@ (8001a84 <__NVIC_SetPriority+0x4c>)
 8001a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a56:	0112      	lsls	r2, r2, #4
 8001a58:	b2d2      	uxtb	r2, r2
 8001a5a:	440b      	add	r3, r1
 8001a5c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8001a60:	e00a      	b.n	8001a78 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a62:	683b      	ldr	r3, [r7, #0]
 8001a64:	b2da      	uxtb	r2, r3
 8001a66:	4908      	ldr	r1, [pc, #32]	@ (8001a88 <__NVIC_SetPriority+0x50>)
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	f003 030f 	and.w	r3, r3, #15
 8001a6e:	3b04      	subs	r3, #4
 8001a70:	0112      	lsls	r2, r2, #4
 8001a72:	b2d2      	uxtb	r2, r2
 8001a74:	440b      	add	r3, r1
 8001a76:	761a      	strb	r2, [r3, #24]
}
 8001a78:	bf00      	nop
 8001a7a:	370c      	adds	r7, #12
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a82:	4770      	bx	lr
 8001a84:	e000e100 	.word	0xe000e100
 8001a88:	e000ed00 	.word	0xe000ed00

08001a8c <NVIC_EncodePriority>:
{
 8001a8c:	b480      	push	{r7}
 8001a8e:	b089      	sub	sp, #36	@ 0x24
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	60f8      	str	r0, [r7, #12]
 8001a94:	60b9      	str	r1, [r7, #8]
 8001a96:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	f003 0307 	and.w	r3, r3, #7
 8001a9e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001aa0:	69fb      	ldr	r3, [r7, #28]
 8001aa2:	f1c3 0307 	rsb	r3, r3, #7
 8001aa6:	2b04      	cmp	r3, #4
 8001aa8:	bf28      	it	cs
 8001aaa:	2304      	movcs	r3, #4
 8001aac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001aae:	69fb      	ldr	r3, [r7, #28]
 8001ab0:	3304      	adds	r3, #4
 8001ab2:	2b06      	cmp	r3, #6
 8001ab4:	d902      	bls.n	8001abc <NVIC_EncodePriority+0x30>
 8001ab6:	69fb      	ldr	r3, [r7, #28]
 8001ab8:	3b03      	subs	r3, #3
 8001aba:	e000      	b.n	8001abe <NVIC_EncodePriority+0x32>
 8001abc:	2300      	movs	r3, #0
 8001abe:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8001ac4:	69bb      	ldr	r3, [r7, #24]
 8001ac6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aca:	43da      	mvns	r2, r3
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	401a      	ands	r2, r3
 8001ad0:	697b      	ldr	r3, [r7, #20]
 8001ad2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ad4:	f04f 31ff 	mov.w	r1, #4294967295
 8001ad8:	697b      	ldr	r3, [r7, #20]
 8001ada:	fa01 f303 	lsl.w	r3, r1, r3
 8001ade:	43d9      	mvns	r1, r3
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	4313      	orrs	r3, r2
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3724      	adds	r7, #36	@ 0x24
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr
	...

08001af4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	3b01      	subs	r3, #1
 8001b00:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b04:	d301      	bcc.n	8001b0a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b06:	2301      	movs	r3, #1
 8001b08:	e00f      	b.n	8001b2a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b0a:	4a0a      	ldr	r2, [pc, #40]	@ (8001b34 <SysTick_Config+0x40>)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	3b01      	subs	r3, #1
 8001b10:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b12:	210f      	movs	r1, #15
 8001b14:	f04f 30ff 	mov.w	r0, #4294967295
 8001b18:	f7ff ff8e 	bl	8001a38 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b1c:	4b05      	ldr	r3, [pc, #20]	@ (8001b34 <SysTick_Config+0x40>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b22:	4b04      	ldr	r3, [pc, #16]	@ (8001b34 <SysTick_Config+0x40>)
 8001b24:	2207      	movs	r2, #7
 8001b26:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b28:	2300      	movs	r3, #0
}
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	3708      	adds	r7, #8
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd80      	pop	{r7, pc}
 8001b32:	bf00      	nop
 8001b34:	e000e010 	.word	0xe000e010

08001b38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b082      	sub	sp, #8
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b40:	6878      	ldr	r0, [r7, #4]
 8001b42:	f7ff ff47 	bl	80019d4 <__NVIC_SetPriorityGrouping>
}
 8001b46:	bf00      	nop
 8001b48:	3708      	adds	r7, #8
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	bd80      	pop	{r7, pc}

08001b4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b4e:	b580      	push	{r7, lr}
 8001b50:	b086      	sub	sp, #24
 8001b52:	af00      	add	r7, sp, #0
 8001b54:	4603      	mov	r3, r0
 8001b56:	60b9      	str	r1, [r7, #8]
 8001b58:	607a      	str	r2, [r7, #4]
 8001b5a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b60:	f7ff ff5c 	bl	8001a1c <__NVIC_GetPriorityGrouping>
 8001b64:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	68b9      	ldr	r1, [r7, #8]
 8001b6a:	6978      	ldr	r0, [r7, #20]
 8001b6c:	f7ff ff8e 	bl	8001a8c <NVIC_EncodePriority>
 8001b70:	4602      	mov	r2, r0
 8001b72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f7ff ff5d 	bl	8001a38 <__NVIC_SetPriority>
}
 8001b7e:	bf00      	nop
 8001b80:	3718      	adds	r7, #24
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b082      	sub	sp, #8
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b8e:	6878      	ldr	r0, [r7, #4]
 8001b90:	f7ff ffb0 	bl	8001af4 <SysTick_Config>
 8001b94:	4603      	mov	r3, r0
}
 8001b96:	4618      	mov	r0, r3
 8001b98:	3708      	adds	r7, #8
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	bd80      	pop	{r7, pc}
	...

08001ba0 <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	b083      	sub	sp, #12
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8001ba8:	4b05      	ldr	r3, [pc, #20]	@ (8001bc0 <LL_EXTI_EnableIT_0_31+0x20>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4904      	ldr	r1, [pc, #16]	@ (8001bc0 <LL_EXTI_EnableIT_0_31+0x20>)
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4313      	orrs	r3, r2
 8001bb2:	600b      	str	r3, [r1, #0]
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr
 8001bc0:	40013c00 	.word	0x40013c00

08001bc4 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 8001bcc:	4b06      	ldr	r3, [pc, #24]	@ (8001be8 <LL_EXTI_DisableIT_0_31+0x24>)
 8001bce:	681a      	ldr	r2, [r3, #0]
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	43db      	mvns	r3, r3
 8001bd4:	4904      	ldr	r1, [pc, #16]	@ (8001be8 <LL_EXTI_DisableIT_0_31+0x24>)
 8001bd6:	4013      	ands	r3, r2
 8001bd8:	600b      	str	r3, [r1, #0]
}
 8001bda:	bf00      	nop
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr
 8001be6:	bf00      	nop
 8001be8:	40013c00 	.word	0x40013c00

08001bec <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 8001bf4:	4b05      	ldr	r3, [pc, #20]	@ (8001c0c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001bf6:	685a      	ldr	r2, [r3, #4]
 8001bf8:	4904      	ldr	r1, [pc, #16]	@ (8001c0c <LL_EXTI_EnableEvent_0_31+0x20>)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]

}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	40013c00 	.word	0x40013c00

08001c10 <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001c1a:	685a      	ldr	r2, [r3, #4]
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	43db      	mvns	r3, r3
 8001c20:	4904      	ldr	r1, [pc, #16]	@ (8001c34 <LL_EXTI_DisableEvent_0_31+0x24>)
 8001c22:	4013      	ands	r3, r2
 8001c24:	604b      	str	r3, [r1, #4]
}
 8001c26:	bf00      	nop
 8001c28:	370c      	adds	r7, #12
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	40013c00 	.word	0x40013c00

08001c38 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001c38:	b480      	push	{r7}
 8001c3a:	b083      	sub	sp, #12
 8001c3c:	af00      	add	r7, sp, #0
 8001c3e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 8001c40:	4b05      	ldr	r3, [pc, #20]	@ (8001c58 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001c42:	689a      	ldr	r2, [r3, #8]
 8001c44:	4904      	ldr	r1, [pc, #16]	@ (8001c58 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4313      	orrs	r3, r2
 8001c4a:	608b      	str	r3, [r1, #8]

}
 8001c4c:	bf00      	nop
 8001c4e:	370c      	adds	r7, #12
 8001c50:	46bd      	mov	sp, r7
 8001c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c56:	4770      	bx	lr
 8001c58:	40013c00 	.word	0x40013c00

08001c5c <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	b083      	sub	sp, #12
 8001c60:	af00      	add	r7, sp, #0
 8001c62:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8001c64:	4b06      	ldr	r3, [pc, #24]	@ (8001c80 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001c66:	689a      	ldr	r2, [r3, #8]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	43db      	mvns	r3, r3
 8001c6c:	4904      	ldr	r1, [pc, #16]	@ (8001c80 <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8001c6e:	4013      	ands	r3, r2
 8001c70:	608b      	str	r3, [r1, #8]

}
 8001c72:	bf00      	nop
 8001c74:	370c      	adds	r7, #12
 8001c76:	46bd      	mov	sp, r7
 8001c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7c:	4770      	bx	lr
 8001c7e:	bf00      	nop
 8001c80:	40013c00 	.word	0x40013c00

08001c84 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001c84:	b480      	push	{r7}
 8001c86:	b083      	sub	sp, #12
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8001c8c:	4b05      	ldr	r3, [pc, #20]	@ (8001ca4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001c8e:	68da      	ldr	r2, [r3, #12]
 8001c90:	4904      	ldr	r1, [pc, #16]	@ (8001ca4 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	60cb      	str	r3, [r1, #12]
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	40013c00 	.word	0x40013c00

08001ca8 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 8001cb0:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001cb2:	68da      	ldr	r2, [r3, #12]
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	43db      	mvns	r3, r3
 8001cb8:	4904      	ldr	r1, [pc, #16]	@ (8001ccc <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8001cba:	4013      	ands	r3, r2
 8001cbc:	60cb      	str	r3, [r1, #12]
}
 8001cbe:	bf00      	nop
 8001cc0:	370c      	adds	r7, #12
 8001cc2:	46bd      	mov	sp, r7
 8001cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40013c00 	.word	0x40013c00

08001cd0 <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b084      	sub	sp, #16
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	791b      	ldrb	r3, [r3, #4]
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d065      	beq.n	8001db0 <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	d06b      	beq.n	8001dc4 <LL_EXTI_Init+0xf4>
    {
      switch (EXTI_InitStruct->Mode)
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	795b      	ldrb	r3, [r3, #5]
 8001cf0:	2b02      	cmp	r3, #2
 8001cf2:	d01c      	beq.n	8001d2e <LL_EXTI_Init+0x5e>
 8001cf4:	2b02      	cmp	r3, #2
 8001cf6:	dc25      	bgt.n	8001d44 <LL_EXTI_Init+0x74>
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d002      	beq.n	8001d02 <LL_EXTI_Init+0x32>
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d00b      	beq.n	8001d18 <LL_EXTI_Init+0x48>
 8001d00:	e020      	b.n	8001d44 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff ff82 	bl	8001c10 <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff ff45 	bl	8001ba0 <LL_EXTI_EnableIT_0_31>
          break;
 8001d16:	e018      	b.n	8001d4a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7ff ff51 	bl	8001bc4 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f7ff ff60 	bl	8001bec <LL_EXTI_EnableEvent_0_31>
          break;
 8001d2c:	e00d      	b.n	8001d4a <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4618      	mov	r0, r3
 8001d34:	f7ff ff34 	bl	8001ba0 <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff55 	bl	8001bec <LL_EXTI_EnableEvent_0_31>
          break;
 8001d42:	e002      	b.n	8001d4a <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	73fb      	strb	r3, [r7, #15]
          break;
 8001d48:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	799b      	ldrb	r3, [r3, #6]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d038      	beq.n	8001dc4 <LL_EXTI_Init+0xf4>
      {
        switch (EXTI_InitStruct->Trigger)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	799b      	ldrb	r3, [r3, #6]
 8001d56:	2b03      	cmp	r3, #3
 8001d58:	d01c      	beq.n	8001d94 <LL_EXTI_Init+0xc4>
 8001d5a:	2b03      	cmp	r3, #3
 8001d5c:	dc25      	bgt.n	8001daa <LL_EXTI_Init+0xda>
 8001d5e:	2b01      	cmp	r3, #1
 8001d60:	d002      	beq.n	8001d68 <LL_EXTI_Init+0x98>
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d00b      	beq.n	8001d7e <LL_EXTI_Init+0xae>
 8001d66:	e020      	b.n	8001daa <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f7ff ff9b 	bl	8001ca8 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4618      	mov	r0, r3
 8001d78:	f7ff ff5e 	bl	8001c38 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8001d7c:	e022      	b.n	8001dc4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	4618      	mov	r0, r3
 8001d84:	f7ff ff6a 	bl	8001c5c <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f7ff ff79 	bl	8001c84 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001d92:	e017      	b.n	8001dc4 <LL_EXTI_Init+0xf4>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4618      	mov	r0, r3
 8001d9a:	f7ff ff4d 	bl	8001c38 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7ff ff6e 	bl	8001c84 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8001da8:	e00c      	b.n	8001dc4 <LL_EXTI_Init+0xf4>
          default:
            status = ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	73fb      	strb	r3, [r7, #15]
            break;
 8001dae:	e009      	b.n	8001dc4 <LL_EXTI_Init+0xf4>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	4618      	mov	r0, r3
 8001db6:	f7ff ff05 	bl	8001bc4 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff ff26 	bl	8001c10 <LL_EXTI_DisableEvent_0_31>
  }
  return status;
 8001dc4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3710      	adds	r7, #16
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}

08001dce <LL_GPIO_SetPinMode>:
{
 8001dce:	b480      	push	{r7}
 8001dd0:	b08b      	sub	sp, #44	@ 0x2c
 8001dd2:	af00      	add	r7, sp, #0
 8001dd4:	60f8      	str	r0, [r7, #12]
 8001dd6:	60b9      	str	r1, [r7, #8]
 8001dd8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001de2:	697b      	ldr	r3, [r7, #20]
 8001de4:	fa93 f3a3 	rbit	r3, r3
 8001de8:	613b      	str	r3, [r7, #16]
  return result;
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001dee:	69bb      	ldr	r3, [r7, #24]
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8001df4:	2320      	movs	r3, #32
 8001df6:	e003      	b.n	8001e00 <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8001df8:	69bb      	ldr	r3, [r7, #24]
 8001dfa:	fab3 f383 	clz	r3, r3
 8001dfe:	b2db      	uxtb	r3, r3
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	2103      	movs	r1, #3
 8001e04:	fa01 f303 	lsl.w	r3, r1, r3
 8001e08:	43db      	mvns	r3, r3
 8001e0a:	401a      	ands	r2, r3
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e10:	6a3b      	ldr	r3, [r7, #32]
 8001e12:	fa93 f3a3 	rbit	r3, r3
 8001e16:	61fb      	str	r3, [r7, #28]
  return result;
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d101      	bne.n	8001e26 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8001e22:	2320      	movs	r3, #32
 8001e24:	e003      	b.n	8001e2e <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8001e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e28:	fab3 f383 	clz	r3, r3
 8001e2c:	b2db      	uxtb	r3, r3
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	6879      	ldr	r1, [r7, #4]
 8001e32:	fa01 f303 	lsl.w	r3, r1, r3
 8001e36:	431a      	orrs	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	601a      	str	r2, [r3, #0]
}
 8001e3c:	bf00      	nop
 8001e3e:	372c      	adds	r7, #44	@ 0x2c
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <LL_GPIO_SetPinOutputType>:
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b085      	sub	sp, #20
 8001e4c:	af00      	add	r7, sp, #0
 8001e4e:	60f8      	str	r0, [r7, #12]
 8001e50:	60b9      	str	r1, [r7, #8]
 8001e52:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	685a      	ldr	r2, [r3, #4]
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	43db      	mvns	r3, r3
 8001e5c:	401a      	ands	r2, r3
 8001e5e:	68bb      	ldr	r3, [r7, #8]
 8001e60:	6879      	ldr	r1, [r7, #4]
 8001e62:	fb01 f303 	mul.w	r3, r1, r3
 8001e66:	431a      	orrs	r2, r3
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	605a      	str	r2, [r3, #4]
}
 8001e6c:	bf00      	nop
 8001e6e:	3714      	adds	r7, #20
 8001e70:	46bd      	mov	sp, r7
 8001e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e76:	4770      	bx	lr

08001e78 <LL_GPIO_SetPinSpeed>:
{
 8001e78:	b480      	push	{r7}
 8001e7a:	b08b      	sub	sp, #44	@ 0x2c
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	60f8      	str	r0, [r7, #12]
 8001e80:	60b9      	str	r1, [r7, #8]
 8001e82:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	689a      	ldr	r2, [r3, #8]
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e8c:	697b      	ldr	r3, [r7, #20]
 8001e8e:	fa93 f3a3 	rbit	r3, r3
 8001e92:	613b      	str	r3, [r7, #16]
  return result;
 8001e94:	693b      	ldr	r3, [r7, #16]
 8001e96:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001e98:	69bb      	ldr	r3, [r7, #24]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d101      	bne.n	8001ea2 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 8001e9e:	2320      	movs	r3, #32
 8001ea0:	e003      	b.n	8001eaa <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8001ea2:	69bb      	ldr	r3, [r7, #24]
 8001ea4:	fab3 f383 	clz	r3, r3
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	2103      	movs	r1, #3
 8001eae:	fa01 f303 	lsl.w	r3, r1, r3
 8001eb2:	43db      	mvns	r3, r3
 8001eb4:	401a      	ands	r2, r3
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eba:	6a3b      	ldr	r3, [r7, #32]
 8001ebc:	fa93 f3a3 	rbit	r3, r3
 8001ec0:	61fb      	str	r3, [r7, #28]
  return result;
 8001ec2:	69fb      	ldr	r3, [r7, #28]
 8001ec4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001ec6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 8001ecc:	2320      	movs	r3, #32
 8001ece:	e003      	b.n	8001ed8 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 8001ed0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ed2:	fab3 f383 	clz	r3, r3
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	005b      	lsls	r3, r3, #1
 8001eda:	6879      	ldr	r1, [r7, #4]
 8001edc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ee0:	431a      	orrs	r2, r3
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	609a      	str	r2, [r3, #8]
}
 8001ee6:	bf00      	nop
 8001ee8:	372c      	adds	r7, #44	@ 0x2c
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <LL_GPIO_SetPinPull>:
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b08b      	sub	sp, #44	@ 0x2c
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	60f8      	str	r0, [r7, #12]
 8001efa:	60b9      	str	r1, [r7, #8]
 8001efc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	68da      	ldr	r2, [r3, #12]
 8001f02:	68bb      	ldr	r3, [r7, #8]
 8001f04:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f06:	697b      	ldr	r3, [r7, #20]
 8001f08:	fa93 f3a3 	rbit	r3, r3
 8001f0c:	613b      	str	r3, [r7, #16]
  return result;
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f12:	69bb      	ldr	r3, [r7, #24]
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d101      	bne.n	8001f1c <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8001f18:	2320      	movs	r3, #32
 8001f1a:	e003      	b.n	8001f24 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8001f1c:	69bb      	ldr	r3, [r7, #24]
 8001f1e:	fab3 f383 	clz	r3, r3
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	005b      	lsls	r3, r3, #1
 8001f26:	2103      	movs	r1, #3
 8001f28:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	401a      	ands	r2, r3
 8001f30:	68bb      	ldr	r3, [r7, #8]
 8001f32:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f34:	6a3b      	ldr	r3, [r7, #32]
 8001f36:	fa93 f3a3 	rbit	r3, r3
 8001f3a:	61fb      	str	r3, [r7, #28]
  return result;
 8001f3c:	69fb      	ldr	r3, [r7, #28]
 8001f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8001f46:	2320      	movs	r3, #32
 8001f48:	e003      	b.n	8001f52 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8001f4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f4c:	fab3 f383 	clz	r3, r3
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	005b      	lsls	r3, r3, #1
 8001f54:	6879      	ldr	r1, [r7, #4]
 8001f56:	fa01 f303 	lsl.w	r3, r1, r3
 8001f5a:	431a      	orrs	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	60da      	str	r2, [r3, #12]
}
 8001f60:	bf00      	nop
 8001f62:	372c      	adds	r7, #44	@ 0x2c
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr

08001f6c <LL_GPIO_SetAFPin_0_7>:
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b08b      	sub	sp, #44	@ 0x2c
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	60f8      	str	r0, [r7, #12]
 8001f74:	60b9      	str	r1, [r7, #8]
 8001f76:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6a1a      	ldr	r2, [r3, #32]
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f80:	697b      	ldr	r3, [r7, #20]
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	613b      	str	r3, [r7, #16]
  return result;
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001f8c:	69bb      	ldr	r3, [r7, #24]
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d101      	bne.n	8001f96 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8001f92:	2320      	movs	r3, #32
 8001f94:	e003      	b.n	8001f9e <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8001f96:	69bb      	ldr	r3, [r7, #24]
 8001f98:	fab3 f383 	clz	r3, r3
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	009b      	lsls	r3, r3, #2
 8001fa0:	210f      	movs	r1, #15
 8001fa2:	fa01 f303 	lsl.w	r3, r1, r3
 8001fa6:	43db      	mvns	r3, r3
 8001fa8:	401a      	ands	r2, r3
 8001faa:	68bb      	ldr	r3, [r7, #8]
 8001fac:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fae:	6a3b      	ldr	r3, [r7, #32]
 8001fb0:	fa93 f3a3 	rbit	r3, r3
 8001fb4:	61fb      	str	r3, [r7, #28]
  return result;
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8001fba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d101      	bne.n	8001fc4 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8001fc0:	2320      	movs	r3, #32
 8001fc2:	e003      	b.n	8001fcc <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8001fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc6:	fab3 f383 	clz	r3, r3
 8001fca:	b2db      	uxtb	r3, r3
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	6879      	ldr	r1, [r7, #4]
 8001fd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	621a      	str	r2, [r3, #32]
}
 8001fda:	bf00      	nop
 8001fdc:	372c      	adds	r7, #44	@ 0x2c
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <LL_GPIO_SetAFPin_8_15>:
{
 8001fe6:	b480      	push	{r7}
 8001fe8:	b08b      	sub	sp, #44	@ 0x2c
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	60f8      	str	r0, [r7, #12]
 8001fee:	60b9      	str	r1, [r7, #8]
 8001ff0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001ff6:	68bb      	ldr	r3, [r7, #8]
 8001ff8:	0a1b      	lsrs	r3, r3, #8
 8001ffa:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	fa93 f3a3 	rbit	r3, r3
 8002002:	613b      	str	r3, [r7, #16]
  return result;
 8002004:	693b      	ldr	r3, [r7, #16]
 8002006:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002008:	69bb      	ldr	r3, [r7, #24]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d101      	bne.n	8002012 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800200e:	2320      	movs	r3, #32
 8002010:	e003      	b.n	800201a <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8002012:	69bb      	ldr	r3, [r7, #24]
 8002014:	fab3 f383 	clz	r3, r3
 8002018:	b2db      	uxtb	r3, r3
 800201a:	009b      	lsls	r3, r3, #2
 800201c:	210f      	movs	r1, #15
 800201e:	fa01 f303 	lsl.w	r3, r1, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	401a      	ands	r2, r3
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	0a1b      	lsrs	r3, r3, #8
 800202a:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202c:	6a3b      	ldr	r3, [r7, #32]
 800202e:	fa93 f3a3 	rbit	r3, r3
 8002032:	61fb      	str	r3, [r7, #28]
  return result;
 8002034:	69fb      	ldr	r3, [r7, #28]
 8002036:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002038:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800203a:	2b00      	cmp	r3, #0
 800203c:	d101      	bne.n	8002042 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800203e:	2320      	movs	r3, #32
 8002040:	e003      	b.n	800204a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8002042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002044:	fab3 f383 	clz	r3, r3
 8002048:	b2db      	uxtb	r3, r3
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	fa01 f303 	lsl.w	r3, r1, r3
 8002052:	431a      	orrs	r2, r3
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8002058:	bf00      	nop
 800205a:	372c      	adds	r7, #44	@ 0x2c
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr

08002064 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b08a      	sub	sp, #40	@ 0x28
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 800206e:	2300      	movs	r3, #0
 8002070:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t currentpin = 0x00000000U;
 8002072:	2300      	movs	r3, #0
 8002074:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8002076:	683b      	ldr	r3, [r7, #0]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800207c:	69bb      	ldr	r3, [r7, #24]
 800207e:	fa93 f3a3 	rbit	r3, r3
 8002082:	617b      	str	r3, [r7, #20]
  return result;
 8002084:	697b      	ldr	r3, [r7, #20]
 8002086:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	2b00      	cmp	r3, #0
 800208c:	d101      	bne.n	8002092 <LL_GPIO_Init+0x2e>
    return 32U;
 800208e:	2320      	movs	r3, #32
 8002090:	e003      	b.n	800209a <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	fab3 f383 	clz	r3, r3
 8002098:	b2db      	uxtb	r3, r3
 800209a:	627b      	str	r3, [r7, #36]	@ 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800209c:	e057      	b.n	800214e <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 800209e:	683b      	ldr	r3, [r7, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	2101      	movs	r1, #1
 80020a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020a6:	fa01 f303 	lsl.w	r3, r1, r3
 80020aa:	4013      	ands	r3, r2
 80020ac:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80020ae:	6a3b      	ldr	r3, [r7, #32]
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d049      	beq.n	8002148 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d003      	beq.n	80020c4 <LL_GPIO_Init+0x60>
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d10d      	bne.n	80020e0 <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	689b      	ldr	r3, [r3, #8]
 80020c8:	461a      	mov	r2, r3
 80020ca:	6a39      	ldr	r1, [r7, #32]
 80020cc:	6878      	ldr	r0, [r7, #4]
 80020ce:	f7ff fed3 	bl	8001e78 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	68db      	ldr	r3, [r3, #12]
 80020d6:	461a      	mov	r2, r3
 80020d8:	6a39      	ldr	r1, [r7, #32]
 80020da:	6878      	ldr	r0, [r7, #4]
 80020dc:	f7ff feb4 	bl	8001e48 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	461a      	mov	r2, r3
 80020e6:	6a39      	ldr	r1, [r7, #32]
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f7ff ff02 	bl	8001ef2 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	685b      	ldr	r3, [r3, #4]
 80020f2:	2b02      	cmp	r3, #2
 80020f4:	d121      	bne.n	800213a <LL_GPIO_Init+0xd6>
 80020f6:	6a3b      	ldr	r3, [r7, #32]
 80020f8:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	fa93 f3a3 	rbit	r3, r3
 8002100:	60bb      	str	r3, [r7, #8]
  return result;
 8002102:	68bb      	ldr	r3, [r7, #8]
 8002104:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8002106:	693b      	ldr	r3, [r7, #16]
 8002108:	2b00      	cmp	r3, #0
 800210a:	d101      	bne.n	8002110 <LL_GPIO_Init+0xac>
    return 32U;
 800210c:	2320      	movs	r3, #32
 800210e:	e003      	b.n	8002118 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 8002110:	693b      	ldr	r3, [r7, #16]
 8002112:	fab3 f383 	clz	r3, r3
 8002116:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8002118:	2b07      	cmp	r3, #7
 800211a:	d807      	bhi.n	800212c <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	695b      	ldr	r3, [r3, #20]
 8002120:	461a      	mov	r2, r3
 8002122:	6a39      	ldr	r1, [r7, #32]
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff ff21 	bl	8001f6c <LL_GPIO_SetAFPin_0_7>
 800212a:	e006      	b.n	800213a <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	695b      	ldr	r3, [r3, #20]
 8002130:	461a      	mov	r2, r3
 8002132:	6a39      	ldr	r1, [r7, #32]
 8002134:	6878      	ldr	r0, [r7, #4]
 8002136:	f7ff ff56 	bl	8001fe6 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	685b      	ldr	r3, [r3, #4]
 800213e:	461a      	mov	r2, r3
 8002140:	6a39      	ldr	r1, [r7, #32]
 8002142:	6878      	ldr	r0, [r7, #4]
 8002144:	f7ff fe43 	bl	8001dce <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214a:	3301      	adds	r3, #1
 800214c:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	681a      	ldr	r2, [r3, #0]
 8002152:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002154:	fa22 f303 	lsr.w	r3, r2, r3
 8002158:	2b00      	cmp	r3, #0
 800215a:	d1a0      	bne.n	800209e <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 800215c:	2300      	movs	r3, #0
}
 800215e:	4618      	mov	r0, r3
 8002160:	3728      	adds	r7, #40	@ 0x28
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
	...

08002168 <LL_RCC_GetSysClkSource>:
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800216c:	4b04      	ldr	r3, [pc, #16]	@ (8002180 <LL_RCC_GetSysClkSource+0x18>)
 800216e:	689b      	ldr	r3, [r3, #8]
 8002170:	f003 030c 	and.w	r3, r3, #12
}
 8002174:	4618      	mov	r0, r3
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	40023800 	.word	0x40023800

08002184 <LL_RCC_GetAHBPrescaler>:
{
 8002184:	b480      	push	{r7}
 8002186:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002188:	4b04      	ldr	r3, [pc, #16]	@ (800219c <LL_RCC_GetAHBPrescaler+0x18>)
 800218a:	689b      	ldr	r3, [r3, #8]
 800218c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002190:	4618      	mov	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	40023800 	.word	0x40023800

080021a0 <LL_RCC_GetAPB1Prescaler>:
{
 80021a0:	b480      	push	{r7}
 80021a2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80021a4:	4b04      	ldr	r3, [pc, #16]	@ (80021b8 <LL_RCC_GetAPB1Prescaler+0x18>)
 80021a6:	689b      	ldr	r3, [r3, #8]
 80021a8:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	40023800 	.word	0x40023800

080021bc <LL_RCC_GetAPB2Prescaler>:
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80021c0:	4b04      	ldr	r3, [pc, #16]	@ (80021d4 <LL_RCC_GetAPB2Prescaler+0x18>)
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	40023800 	.word	0x40023800

080021d8 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80021d8:	b480      	push	{r7}
 80021da:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80021dc:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <LL_RCC_PLL_GetMainSource+0x18>)
 80021de:	685b      	ldr	r3, [r3, #4]
 80021e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	46bd      	mov	sp, r7
 80021e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ec:	4770      	bx	lr
 80021ee:	bf00      	nop
 80021f0:	40023800 	.word	0x40023800

080021f4 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80021f8:	4b04      	ldr	r3, [pc, #16]	@ (800220c <LL_RCC_PLL_GetN+0x18>)
 80021fa:	685b      	ldr	r3, [r3, #4]
 80021fc:	099b      	lsrs	r3, r3, #6
 80021fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002202:	4618      	mov	r0, r3
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	40023800 	.word	0x40023800

08002210 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002214:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <LL_RCC_PLL_GetP+0x18>)
 8002216:	685b      	ldr	r3, [r3, #4]
 8002218:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800221c:	4618      	mov	r0, r3
 800221e:	46bd      	mov	sp, r7
 8002220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002224:	4770      	bx	lr
 8002226:	bf00      	nop
 8002228:	40023800 	.word	0x40023800

0800222c <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_5
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 800222c:	b480      	push	{r7}
 800222e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8002230:	4b04      	ldr	r3, [pc, #16]	@ (8002244 <LL_RCC_PLL_GetR+0x18>)
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
}
 8002238:	4618      	mov	r0, r3
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	40023800 	.word	0x40023800

08002248 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002248:	b480      	push	{r7}
 800224a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 800224c:	4b04      	ldr	r3, [pc, #16]	@ (8002260 <LL_RCC_PLL_GetDivider+0x18>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8002254:	4618      	mov	r0, r3
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	40023800 	.word	0x40023800

08002264 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 800226c:	f000 f820 	bl	80022b0 <RCC_GetSystemClockFreq>
 8002270:	4602      	mov	r2, r0
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f000 f85c 	bl	8002338 <RCC_GetHCLKClockFreq>
 8002280:	4602      	mov	r2, r0
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	4618      	mov	r0, r3
 800228c:	f000 f86a 	bl	8002364 <RCC_GetPCLK1ClockFreq>
 8002290:	4602      	mov	r2, r0
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	685b      	ldr	r3, [r3, #4]
 800229a:	4618      	mov	r0, r3
 800229c:	f000 f876 	bl	800238c <RCC_GetPCLK2ClockFreq>
 80022a0:	4602      	mov	r2, r0
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	60da      	str	r2, [r3, #12]
}
 80022a6:	bf00      	nop
 80022a8:	3708      	adds	r7, #8
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}
	...

080022b0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b082      	sub	sp, #8
 80022b4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 80022ba:	f7ff ff55 	bl	8002168 <LL_RCC_GetSysClkSource>
 80022be:	4603      	mov	r3, r0
 80022c0:	2b0c      	cmp	r3, #12
 80022c2:	d82d      	bhi.n	8002320 <RCC_GetSystemClockFreq+0x70>
 80022c4:	a201      	add	r2, pc, #4	@ (adr r2, 80022cc <RCC_GetSystemClockFreq+0x1c>)
 80022c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022ca:	bf00      	nop
 80022cc:	08002301 	.word	0x08002301
 80022d0:	08002321 	.word	0x08002321
 80022d4:	08002321 	.word	0x08002321
 80022d8:	08002321 	.word	0x08002321
 80022dc:	08002307 	.word	0x08002307
 80022e0:	08002321 	.word	0x08002321
 80022e4:	08002321 	.word	0x08002321
 80022e8:	08002321 	.word	0x08002321
 80022ec:	0800230d 	.word	0x0800230d
 80022f0:	08002321 	.word	0x08002321
 80022f4:	08002321 	.word	0x08002321
 80022f8:	08002321 	.word	0x08002321
 80022fc:	08002317 	.word	0x08002317
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002300:	4b0b      	ldr	r3, [pc, #44]	@ (8002330 <RCC_GetSystemClockFreq+0x80>)
 8002302:	607b      	str	r3, [r7, #4]
      break;
 8002304:	e00f      	b.n	8002326 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002306:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <RCC_GetSystemClockFreq+0x84>)
 8002308:	607b      	str	r3, [r7, #4]
      break;
 800230a:	e00c      	b.n	8002326 <RCC_GetSystemClockFreq+0x76>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 800230c:	2008      	movs	r0, #8
 800230e:	f000 f851 	bl	80023b4 <RCC_PLL_GetFreqDomain_SYS>
 8002312:	6078      	str	r0, [r7, #4]
      break;
 8002314:	e007      	b.n	8002326 <RCC_GetSystemClockFreq+0x76>

#if defined(RCC_PLLR_SYSCLK_SUPPORT)
    case LL_RCC_SYS_CLKSOURCE_STATUS_PLLR: /* PLLR used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
 8002316:	200c      	movs	r0, #12
 8002318:	f000 f84c 	bl	80023b4 <RCC_PLL_GetFreqDomain_SYS>
 800231c:	6078      	str	r0, [r7, #4]
      break;
 800231e:	e002      	b.n	8002326 <RCC_GetSystemClockFreq+0x76>
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002320:	4b03      	ldr	r3, [pc, #12]	@ (8002330 <RCC_GetSystemClockFreq+0x80>)
 8002322:	607b      	str	r3, [r7, #4]
      break;
 8002324:	bf00      	nop
  }

  return frequency;
 8002326:	687b      	ldr	r3, [r7, #4]
}
 8002328:	4618      	mov	r0, r3
 800232a:	3708      	adds	r7, #8
 800232c:	46bd      	mov	sp, r7
 800232e:	bd80      	pop	{r7, pc}
 8002330:	00f42400 	.word	0x00f42400
 8002334:	007a1200 	.word	0x007a1200

08002338 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b082      	sub	sp, #8
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002340:	f7ff ff20 	bl	8002184 <LL_RCC_GetAHBPrescaler>
 8002344:	4603      	mov	r3, r0
 8002346:	091b      	lsrs	r3, r3, #4
 8002348:	f003 030f 	and.w	r3, r3, #15
 800234c:	4a04      	ldr	r2, [pc, #16]	@ (8002360 <RCC_GetHCLKClockFreq+0x28>)
 800234e:	5cd3      	ldrb	r3, [r2, r3]
 8002350:	461a      	mov	r2, r3
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	40d3      	lsrs	r3, r2
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	08002b48 	.word	0x08002b48

08002364 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800236c:	f7ff ff18 	bl	80021a0 <LL_RCC_GetAPB1Prescaler>
 8002370:	4603      	mov	r3, r0
 8002372:	0a9b      	lsrs	r3, r3, #10
 8002374:	4a04      	ldr	r2, [pc, #16]	@ (8002388 <RCC_GetPCLK1ClockFreq+0x24>)
 8002376:	5cd3      	ldrb	r3, [r2, r3]
 8002378:	461a      	mov	r2, r3
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	40d3      	lsrs	r3, r2
}
 800237e:	4618      	mov	r0, r3
 8002380:	3708      	adds	r7, #8
 8002382:	46bd      	mov	sp, r7
 8002384:	bd80      	pop	{r7, pc}
 8002386:	bf00      	nop
 8002388:	08002b58 	.word	0x08002b58

0800238c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	b082      	sub	sp, #8
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002394:	f7ff ff12 	bl	80021bc <LL_RCC_GetAPB2Prescaler>
 8002398:	4603      	mov	r3, r0
 800239a:	0b5b      	lsrs	r3, r3, #13
 800239c:	4a04      	ldr	r2, [pc, #16]	@ (80023b0 <RCC_GetPCLK2ClockFreq+0x24>)
 800239e:	5cd3      	ldrb	r3, [r2, r3]
 80023a0:	461a      	mov	r2, r3
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	40d3      	lsrs	r3, r2
}
 80023a6:	4618      	mov	r0, r3
 80023a8:	3708      	adds	r7, #8
 80023aa:	46bd      	mov	sp, r7
 80023ac:	bd80      	pop	{r7, pc}
 80023ae:	bf00      	nop
 80023b0:	08002b58 	.word	0x08002b58

080023b4 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 80023b4:	b590      	push	{r4, r7, lr}
 80023b6:	b087      	sub	sp, #28
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U;
 80023bc:	2300      	movs	r3, #0
 80023be:	617b      	str	r3, [r7, #20]
  uint32_t pllsource = 0U;
 80023c0:	2300      	movs	r3, #0
 80023c2:	60fb      	str	r3, [r7, #12]
  uint32_t plloutputfreq = 0U;
 80023c4:	2300      	movs	r3, #0
 80023c6:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 80023c8:	f7ff ff06 	bl	80021d8 <LL_RCC_PLL_GetMainSource>
 80023cc:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 80023ce:	68fb      	ldr	r3, [r7, #12]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d004      	beq.n	80023de <RCC_PLL_GetFreqDomain_SYS+0x2a>
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023da:	d003      	beq.n	80023e4 <RCC_PLL_GetFreqDomain_SYS+0x30>
 80023dc:	e005      	b.n	80023ea <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 80023de:	4b1c      	ldr	r3, [pc, #112]	@ (8002450 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 80023e0:	617b      	str	r3, [r7, #20]
      break;
 80023e2:	e005      	b.n	80023f0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 80023e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002454 <RCC_PLL_GetFreqDomain_SYS+0xa0>)
 80023e6:	617b      	str	r3, [r7, #20]
      break;
 80023e8:	e002      	b.n	80023f0 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 80023ea:	4b19      	ldr	r3, [pc, #100]	@ (8002450 <RCC_PLL_GetFreqDomain_SYS+0x9c>)
 80023ec:	617b      	str	r3, [r7, #20]
      break;
 80023ee:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b08      	cmp	r3, #8
 80023f4:	d114      	bne.n	8002420 <RCC_PLL_GetFreqDomain_SYS+0x6c>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 80023f6:	f7ff ff27 	bl	8002248 <LL_RCC_PLL_GetDivider>
 80023fa:	4602      	mov	r2, r0
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	fbb3 f4f2 	udiv	r4, r3, r2
 8002402:	f7ff fef7 	bl	80021f4 <LL_RCC_PLL_GetN>
 8002406:	4603      	mov	r3, r0
 8002408:	fb03 f404 	mul.w	r4, r3, r4
 800240c:	f7ff ff00 	bl	8002210 <LL_RCC_PLL_GetP>
 8002410:	4603      	mov	r3, r0
 8002412:	0c1b      	lsrs	r3, r3, #16
 8002414:	3301      	adds	r3, #1
 8002416:	005b      	lsls	r3, r3, #1
 8002418:	fbb4 f3f3 	udiv	r3, r4, r3
 800241c:	613b      	str	r3, [r7, #16]
 800241e:	e011      	b.n	8002444 <RCC_PLL_GetFreqDomain_SYS+0x90>
                                              LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
  }
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  else
  {
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002420:	f7ff ff12 	bl	8002248 <LL_RCC_PLL_GetDivider>
 8002424:	4602      	mov	r2, r0
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	fbb3 f4f2 	udiv	r4, r3, r2
 800242c:	f7ff fee2 	bl	80021f4 <LL_RCC_PLL_GetN>
 8002430:	4603      	mov	r3, r0
 8002432:	fb03 f404 	mul.w	r4, r3, r4
 8002436:	f7ff fef9 	bl	800222c <LL_RCC_PLL_GetR>
 800243a:	4603      	mov	r3, r0
 800243c:	0f1b      	lsrs	r3, r3, #28
 800243e:	fbb4 f3f3 	udiv	r3, r4, r3
 8002442:	613b      	str	r3, [r7, #16]
                                               LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002444:	693b      	ldr	r3, [r7, #16]
}
 8002446:	4618      	mov	r0, r3
 8002448:	371c      	adds	r7, #28
 800244a:	46bd      	mov	sp, r7
 800244c:	bd90      	pop	{r4, r7, pc}
 800244e:	bf00      	nop
 8002450:	00f42400 	.word	0x00f42400
 8002454:	007a1200 	.word	0x007a1200

08002458 <LL_USART_IsEnabled>:
{
 8002458:	b480      	push	{r7}
 800245a:	b083      	sub	sp, #12
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	68db      	ldr	r3, [r3, #12]
 8002464:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002468:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800246c:	bf0c      	ite	eq
 800246e:	2301      	moveq	r3, #1
 8002470:	2300      	movne	r3, #0
 8002472:	b2db      	uxtb	r3, r3
}
 8002474:	4618      	mov	r0, r3
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr

08002480 <LL_USART_SetStopBitsLength>:
{
 8002480:	b480      	push	{r7}
 8002482:	b083      	sub	sp, #12
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
 8002488:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	431a      	orrs	r2, r3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	611a      	str	r2, [r3, #16]
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <LL_USART_SetHWFlowCtrl>:
{
 80024a6:	b480      	push	{r7}
 80024a8:	b083      	sub	sp, #12
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	6078      	str	r0, [r7, #4]
 80024ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	695b      	ldr	r3, [r3, #20]
 80024b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	431a      	orrs	r2, r3
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	615a      	str	r2, [r3, #20]
}
 80024c0:	bf00      	nop
 80024c2:	370c      	adds	r7, #12
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr

080024cc <LL_USART_SetBaudRate>:
{
 80024cc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80024d0:	b0c0      	sub	sp, #256	@ 0x100
 80024d2:	af00      	add	r7, sp, #0
 80024d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80024d8:	f8c7 10f8 	str.w	r1, [r7, #248]	@ 0xf8
 80024dc:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 80024e0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 80024e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80024e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024ec:	f040 810c 	bne.w	8002708 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 80024f0:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80024f4:	2200      	movs	r2, #0
 80024f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80024fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80024fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002502:	4622      	mov	r2, r4
 8002504:	462b      	mov	r3, r5
 8002506:	1891      	adds	r1, r2, r2
 8002508:	6639      	str	r1, [r7, #96]	@ 0x60
 800250a:	415b      	adcs	r3, r3
 800250c:	667b      	str	r3, [r7, #100]	@ 0x64
 800250e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8002512:	4621      	mov	r1, r4
 8002514:	eb12 0801 	adds.w	r8, r2, r1
 8002518:	4629      	mov	r1, r5
 800251a:	eb43 0901 	adc.w	r9, r3, r1
 800251e:	f04f 0200 	mov.w	r2, #0
 8002522:	f04f 0300 	mov.w	r3, #0
 8002526:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800252a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800252e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002532:	4690      	mov	r8, r2
 8002534:	4699      	mov	r9, r3
 8002536:	4623      	mov	r3, r4
 8002538:	eb18 0303 	adds.w	r3, r8, r3
 800253c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002540:	462b      	mov	r3, r5
 8002542:	eb49 0303 	adc.w	r3, r9, r3
 8002546:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800254a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800254e:	2200      	movs	r2, #0
 8002550:	469a      	mov	sl, r3
 8002552:	4693      	mov	fp, r2
 8002554:	eb1a 030a 	adds.w	r3, sl, sl
 8002558:	65bb      	str	r3, [r7, #88]	@ 0x58
 800255a:	eb4b 030b 	adc.w	r3, fp, fp
 800255e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002560:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002564:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002568:	f7fd fe4c 	bl	8000204 <__aeabi_uldivmod>
 800256c:	4602      	mov	r2, r0
 800256e:	460b      	mov	r3, r1
 8002570:	4b64      	ldr	r3, [pc, #400]	@ (8002704 <LL_USART_SetBaudRate+0x238>)
 8002572:	fba3 2302 	umull	r2, r3, r3, r2
 8002576:	095b      	lsrs	r3, r3, #5
 8002578:	b29b      	uxth	r3, r3
 800257a:	011b      	lsls	r3, r3, #4
 800257c:	b29c      	uxth	r4, r3
 800257e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002582:	2200      	movs	r2, #0
 8002584:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002588:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800258c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8002590:	4642      	mov	r2, r8
 8002592:	464b      	mov	r3, r9
 8002594:	1891      	adds	r1, r2, r2
 8002596:	6539      	str	r1, [r7, #80]	@ 0x50
 8002598:	415b      	adcs	r3, r3
 800259a:	657b      	str	r3, [r7, #84]	@ 0x54
 800259c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80025a0:	4641      	mov	r1, r8
 80025a2:	1851      	adds	r1, r2, r1
 80025a4:	64b9      	str	r1, [r7, #72]	@ 0x48
 80025a6:	4649      	mov	r1, r9
 80025a8:	414b      	adcs	r3, r1
 80025aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80025ac:	f04f 0200 	mov.w	r2, #0
 80025b0:	f04f 0300 	mov.w	r3, #0
 80025b4:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	@ 0x48
 80025b8:	4659      	mov	r1, fp
 80025ba:	00cb      	lsls	r3, r1, #3
 80025bc:	4651      	mov	r1, sl
 80025be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80025c2:	4651      	mov	r1, sl
 80025c4:	00ca      	lsls	r2, r1, #3
 80025c6:	4610      	mov	r0, r2
 80025c8:	4619      	mov	r1, r3
 80025ca:	4603      	mov	r3, r0
 80025cc:	4642      	mov	r2, r8
 80025ce:	189b      	adds	r3, r3, r2
 80025d0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80025d4:	464b      	mov	r3, r9
 80025d6:	460a      	mov	r2, r1
 80025d8:	eb42 0303 	adc.w	r3, r2, r3
 80025dc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80025e0:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80025e4:	2200      	movs	r2, #0
 80025e6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80025ea:	f8c7 20cc 	str.w	r2, [r7, #204]	@ 0xcc
 80025ee:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80025f2:	460b      	mov	r3, r1
 80025f4:	18db      	adds	r3, r3, r3
 80025f6:	643b      	str	r3, [r7, #64]	@ 0x40
 80025f8:	4613      	mov	r3, r2
 80025fa:	eb42 0303 	adc.w	r3, r2, r3
 80025fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8002600:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002604:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	@ 0xd0
 8002608:	f7fd fdfc 	bl	8000204 <__aeabi_uldivmod>
 800260c:	4602      	mov	r2, r0
 800260e:	460b      	mov	r3, r1
 8002610:	4611      	mov	r1, r2
 8002612:	4b3c      	ldr	r3, [pc, #240]	@ (8002704 <LL_USART_SetBaudRate+0x238>)
 8002614:	fba3 2301 	umull	r2, r3, r3, r1
 8002618:	095b      	lsrs	r3, r3, #5
 800261a:	2264      	movs	r2, #100	@ 0x64
 800261c:	fb02 f303 	mul.w	r3, r2, r3
 8002620:	1acb      	subs	r3, r1, r3
 8002622:	00db      	lsls	r3, r3, #3
 8002624:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002628:	4b36      	ldr	r3, [pc, #216]	@ (8002704 <LL_USART_SetBaudRate+0x238>)
 800262a:	fba3 2302 	umull	r2, r3, r3, r2
 800262e:	095b      	lsrs	r3, r3, #5
 8002630:	b29b      	uxth	r3, r3
 8002632:	005b      	lsls	r3, r3, #1
 8002634:	b29b      	uxth	r3, r3
 8002636:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800263a:	b29b      	uxth	r3, r3
 800263c:	4423      	add	r3, r4
 800263e:	b29c      	uxth	r4, r3
 8002640:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002644:	2200      	movs	r2, #0
 8002646:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800264a:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800264e:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	@ 0xc0
 8002652:	4642      	mov	r2, r8
 8002654:	464b      	mov	r3, r9
 8002656:	1891      	adds	r1, r2, r2
 8002658:	63b9      	str	r1, [r7, #56]	@ 0x38
 800265a:	415b      	adcs	r3, r3
 800265c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800265e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002662:	4641      	mov	r1, r8
 8002664:	1851      	adds	r1, r2, r1
 8002666:	6339      	str	r1, [r7, #48]	@ 0x30
 8002668:	4649      	mov	r1, r9
 800266a:	414b      	adcs	r3, r1
 800266c:	637b      	str	r3, [r7, #52]	@ 0x34
 800266e:	f04f 0200 	mov.w	r2, #0
 8002672:	f04f 0300 	mov.w	r3, #0
 8002676:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800267a:	4659      	mov	r1, fp
 800267c:	00cb      	lsls	r3, r1, #3
 800267e:	4651      	mov	r1, sl
 8002680:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002684:	4651      	mov	r1, sl
 8002686:	00ca      	lsls	r2, r1, #3
 8002688:	4610      	mov	r0, r2
 800268a:	4619      	mov	r1, r3
 800268c:	4603      	mov	r3, r0
 800268e:	4642      	mov	r2, r8
 8002690:	189b      	adds	r3, r3, r2
 8002692:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002696:	464b      	mov	r3, r9
 8002698:	460a      	mov	r2, r1
 800269a:	eb42 0303 	adc.w	r3, r2, r3
 800269e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80026a2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80026a6:	2200      	movs	r2, #0
 80026a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026ac:	f8c7 20b4 	str.w	r2, [r7, #180]	@ 0xb4
 80026b0:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80026b4:	460b      	mov	r3, r1
 80026b6:	18db      	adds	r3, r3, r3
 80026b8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026ba:	4613      	mov	r3, r2
 80026bc:	eb42 0303 	adc.w	r3, r2, r3
 80026c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026c2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80026c6:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	@ 0xb8
 80026ca:	f7fd fd9b 	bl	8000204 <__aeabi_uldivmod>
 80026ce:	4602      	mov	r2, r0
 80026d0:	460b      	mov	r3, r1
 80026d2:	4b0c      	ldr	r3, [pc, #48]	@ (8002704 <LL_USART_SetBaudRate+0x238>)
 80026d4:	fba3 1302 	umull	r1, r3, r3, r2
 80026d8:	095b      	lsrs	r3, r3, #5
 80026da:	2164      	movs	r1, #100	@ 0x64
 80026dc:	fb01 f303 	mul.w	r3, r1, r3
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	3332      	adds	r3, #50	@ 0x32
 80026e6:	4a07      	ldr	r2, [pc, #28]	@ (8002704 <LL_USART_SetBaudRate+0x238>)
 80026e8:	fba2 2303 	umull	r2, r3, r2, r3
 80026ec:	095b      	lsrs	r3, r3, #5
 80026ee:	b29b      	uxth	r3, r3
 80026f0:	f003 0307 	and.w	r3, r3, #7
 80026f4:	b29b      	uxth	r3, r3
 80026f6:	4423      	add	r3, r4
 80026f8:	b29b      	uxth	r3, r3
 80026fa:	461a      	mov	r2, r3
 80026fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002700:	609a      	str	r2, [r3, #8]
}
 8002702:	e108      	b.n	8002916 <LL_USART_SetBaudRate+0x44a>
 8002704:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8002708:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800270c:	2200      	movs	r2, #0
 800270e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002712:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002716:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	@ 0xa8
 800271a:	4642      	mov	r2, r8
 800271c:	464b      	mov	r3, r9
 800271e:	1891      	adds	r1, r2, r2
 8002720:	6239      	str	r1, [r7, #32]
 8002722:	415b      	adcs	r3, r3
 8002724:	627b      	str	r3, [r7, #36]	@ 0x24
 8002726:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800272a:	4641      	mov	r1, r8
 800272c:	1854      	adds	r4, r2, r1
 800272e:	4649      	mov	r1, r9
 8002730:	eb43 0501 	adc.w	r5, r3, r1
 8002734:	f04f 0200 	mov.w	r2, #0
 8002738:	f04f 0300 	mov.w	r3, #0
 800273c:	00eb      	lsls	r3, r5, #3
 800273e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002742:	00e2      	lsls	r2, r4, #3
 8002744:	4614      	mov	r4, r2
 8002746:	461d      	mov	r5, r3
 8002748:	4643      	mov	r3, r8
 800274a:	18e3      	adds	r3, r4, r3
 800274c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002750:	464b      	mov	r3, r9
 8002752:	eb45 0303 	adc.w	r3, r5, r3
 8002756:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800275a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800275e:	2200      	movs	r2, #0
 8002760:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002764:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	@ 0x98
 8002774:	4629      	mov	r1, r5
 8002776:	008b      	lsls	r3, r1, #2
 8002778:	4621      	mov	r1, r4
 800277a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800277e:	4621      	mov	r1, r4
 8002780:	008a      	lsls	r2, r1, #2
 8002782:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	@ 0xa0
 8002786:	f7fd fd3d 	bl	8000204 <__aeabi_uldivmod>
 800278a:	4602      	mov	r2, r0
 800278c:	460b      	mov	r3, r1
 800278e:	4b65      	ldr	r3, [pc, #404]	@ (8002924 <LL_USART_SetBaudRate+0x458>)
 8002790:	fba3 2302 	umull	r2, r3, r3, r2
 8002794:	095b      	lsrs	r3, r3, #5
 8002796:	b29b      	uxth	r3, r3
 8002798:	011b      	lsls	r3, r3, #4
 800279a:	b29c      	uxth	r4, r3
 800279c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80027a0:	2200      	movs	r2, #0
 80027a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80027a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80027aa:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	@ 0x90
 80027ae:	4642      	mov	r2, r8
 80027b0:	464b      	mov	r3, r9
 80027b2:	1891      	adds	r1, r2, r2
 80027b4:	61b9      	str	r1, [r7, #24]
 80027b6:	415b      	adcs	r3, r3
 80027b8:	61fb      	str	r3, [r7, #28]
 80027ba:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027be:	4641      	mov	r1, r8
 80027c0:	1851      	adds	r1, r2, r1
 80027c2:	6139      	str	r1, [r7, #16]
 80027c4:	4649      	mov	r1, r9
 80027c6:	414b      	adcs	r3, r1
 80027c8:	617b      	str	r3, [r7, #20]
 80027ca:	f04f 0200 	mov.w	r2, #0
 80027ce:	f04f 0300 	mov.w	r3, #0
 80027d2:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027d6:	4659      	mov	r1, fp
 80027d8:	00cb      	lsls	r3, r1, #3
 80027da:	4651      	mov	r1, sl
 80027dc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027e0:	4651      	mov	r1, sl
 80027e2:	00ca      	lsls	r2, r1, #3
 80027e4:	4610      	mov	r0, r2
 80027e6:	4619      	mov	r1, r3
 80027e8:	4603      	mov	r3, r0
 80027ea:	4642      	mov	r2, r8
 80027ec:	189b      	adds	r3, r3, r2
 80027ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80027f2:	464b      	mov	r3, r9
 80027f4:	460a      	mov	r2, r1
 80027f6:	eb42 0303 	adc.w	r3, r2, r3
 80027fa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80027fe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002802:	2200      	movs	r2, #0
 8002804:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002808:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 800280c:	f04f 0200 	mov.w	r2, #0
 8002810:	f04f 0300 	mov.w	r3, #0
 8002814:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	@ 0x80
 8002818:	4649      	mov	r1, r9
 800281a:	008b      	lsls	r3, r1, #2
 800281c:	4641      	mov	r1, r8
 800281e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002822:	4641      	mov	r1, r8
 8002824:	008a      	lsls	r2, r1, #2
 8002826:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	@ 0x88
 800282a:	f7fd fceb 	bl	8000204 <__aeabi_uldivmod>
 800282e:	4602      	mov	r2, r0
 8002830:	460b      	mov	r3, r1
 8002832:	4611      	mov	r1, r2
 8002834:	4b3b      	ldr	r3, [pc, #236]	@ (8002924 <LL_USART_SetBaudRate+0x458>)
 8002836:	fba3 2301 	umull	r2, r3, r3, r1
 800283a:	095b      	lsrs	r3, r3, #5
 800283c:	2264      	movs	r2, #100	@ 0x64
 800283e:	fb02 f303 	mul.w	r3, r2, r3
 8002842:	1acb      	subs	r3, r1, r3
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	3332      	adds	r3, #50	@ 0x32
 8002848:	4a36      	ldr	r2, [pc, #216]	@ (8002924 <LL_USART_SetBaudRate+0x458>)
 800284a:	fba2 2303 	umull	r2, r3, r2, r3
 800284e:	095b      	lsrs	r3, r3, #5
 8002850:	b29b      	uxth	r3, r3
 8002852:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002856:	b29b      	uxth	r3, r3
 8002858:	4423      	add	r3, r4
 800285a:	b29c      	uxth	r4, r3
 800285c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002860:	2200      	movs	r2, #0
 8002862:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002864:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002866:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800286a:	4642      	mov	r2, r8
 800286c:	464b      	mov	r3, r9
 800286e:	1891      	adds	r1, r2, r2
 8002870:	60b9      	str	r1, [r7, #8]
 8002872:	415b      	adcs	r3, r3
 8002874:	60fb      	str	r3, [r7, #12]
 8002876:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800287a:	4641      	mov	r1, r8
 800287c:	1851      	adds	r1, r2, r1
 800287e:	6039      	str	r1, [r7, #0]
 8002880:	4649      	mov	r1, r9
 8002882:	414b      	adcs	r3, r1
 8002884:	607b      	str	r3, [r7, #4]
 8002886:	f04f 0200 	mov.w	r2, #0
 800288a:	f04f 0300 	mov.w	r3, #0
 800288e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002892:	4659      	mov	r1, fp
 8002894:	00cb      	lsls	r3, r1, #3
 8002896:	4651      	mov	r1, sl
 8002898:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800289c:	4651      	mov	r1, sl
 800289e:	00ca      	lsls	r2, r1, #3
 80028a0:	4610      	mov	r0, r2
 80028a2:	4619      	mov	r1, r3
 80028a4:	4603      	mov	r3, r0
 80028a6:	4642      	mov	r2, r8
 80028a8:	189b      	adds	r3, r3, r2
 80028aa:	673b      	str	r3, [r7, #112]	@ 0x70
 80028ac:	464b      	mov	r3, r9
 80028ae:	460a      	mov	r2, r1
 80028b0:	eb42 0303 	adc.w	r3, r2, r3
 80028b4:	677b      	str	r3, [r7, #116]	@ 0x74
 80028b6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 80028ba:	2200      	movs	r2, #0
 80028bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 80028be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80028c0:	f04f 0200 	mov.w	r2, #0
 80028c4:	f04f 0300 	mov.w	r3, #0
 80028c8:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	@ 0x68
 80028cc:	4649      	mov	r1, r9
 80028ce:	008b      	lsls	r3, r1, #2
 80028d0:	4641      	mov	r1, r8
 80028d2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028d6:	4641      	mov	r1, r8
 80028d8:	008a      	lsls	r2, r1, #2
 80028da:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80028de:	f7fd fc91 	bl	8000204 <__aeabi_uldivmod>
 80028e2:	4602      	mov	r2, r0
 80028e4:	460b      	mov	r3, r1
 80028e6:	4b0f      	ldr	r3, [pc, #60]	@ (8002924 <LL_USART_SetBaudRate+0x458>)
 80028e8:	fba3 1302 	umull	r1, r3, r3, r2
 80028ec:	095b      	lsrs	r3, r3, #5
 80028ee:	2164      	movs	r1, #100	@ 0x64
 80028f0:	fb01 f303 	mul.w	r3, r1, r3
 80028f4:	1ad3      	subs	r3, r2, r3
 80028f6:	011b      	lsls	r3, r3, #4
 80028f8:	3332      	adds	r3, #50	@ 0x32
 80028fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002924 <LL_USART_SetBaudRate+0x458>)
 80028fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002900:	095b      	lsrs	r3, r3, #5
 8002902:	b29b      	uxth	r3, r3
 8002904:	f003 030f 	and.w	r3, r3, #15
 8002908:	b29b      	uxth	r3, r3
 800290a:	4423      	add	r3, r4
 800290c:	b29b      	uxth	r3, r3
 800290e:	461a      	mov	r2, r3
 8002910:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002914:	609a      	str	r2, [r3, #8]
}
 8002916:	bf00      	nop
 8002918:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800291c:	46bd      	mov	sp, r7
 800291e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002922:	bf00      	nop
 8002924:	51eb851f 	.word	0x51eb851f

08002928 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
 8002930:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002932:	2301      	movs	r3, #1
 8002934:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8002936:	2300      	movs	r3, #0
 8002938:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f7ff fd8c 	bl	8002458 <LL_USART_IsEnabled>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d15e      	bne.n	8002a04 <LL_USART_Init+0xdc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	68db      	ldr	r3, [r3, #12]
 800294a:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 800294e:	f023 030c 	bic.w	r3, r3, #12
 8002952:	683a      	ldr	r2, [r7, #0]
 8002954:	6851      	ldr	r1, [r2, #4]
 8002956:	683a      	ldr	r2, [r7, #0]
 8002958:	68d2      	ldr	r2, [r2, #12]
 800295a:	4311      	orrs	r1, r2
 800295c:	683a      	ldr	r2, [r7, #0]
 800295e:	6912      	ldr	r2, [r2, #16]
 8002960:	4311      	orrs	r1, r2
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	6992      	ldr	r2, [r2, #24]
 8002966:	430a      	orrs	r2, r1
 8002968:	431a      	orrs	r2, r3
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	689b      	ldr	r3, [r3, #8]
 8002972:	4619      	mov	r1, r3
 8002974:	6878      	ldr	r0, [r7, #4]
 8002976:	f7ff fd83 	bl	8002480 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	695b      	ldr	r3, [r3, #20]
 800297e:	4619      	mov	r1, r3
 8002980:	6878      	ldr	r0, [r7, #4]
 8002982:	f7ff fd90 	bl	80024a6 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002986:	f107 0308 	add.w	r3, r7, #8
 800298a:	4618      	mov	r0, r3
 800298c:	f7ff fc6a 	bl	8002264 <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	4a1f      	ldr	r2, [pc, #124]	@ (8002a10 <LL_USART_Init+0xe8>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d102      	bne.n	800299e <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8002998:	697b      	ldr	r3, [r7, #20]
 800299a:	61bb      	str	r3, [r7, #24]
 800299c:	e021      	b.n	80029e2 <LL_USART_Init+0xba>
    }
    else if (USARTx == USART2)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a1c      	ldr	r2, [pc, #112]	@ (8002a14 <LL_USART_Init+0xec>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d102      	bne.n	80029ac <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	61bb      	str	r3, [r7, #24]
 80029aa:	e01a      	b.n	80029e2 <LL_USART_Init+0xba>
    }
#if defined(USART3)
    else if (USARTx == USART3)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a1a      	ldr	r2, [pc, #104]	@ (8002a18 <LL_USART_Init+0xf0>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d102      	bne.n	80029ba <LL_USART_Init+0x92>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80029b4:	693b      	ldr	r3, [r7, #16]
 80029b6:	61bb      	str	r3, [r7, #24]
 80029b8:	e013      	b.n	80029e2 <LL_USART_Init+0xba>
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a17      	ldr	r2, [pc, #92]	@ (8002a1c <LL_USART_Init+0xf4>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d102      	bne.n	80029c8 <LL_USART_Init+0xa0>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 80029c2:	697b      	ldr	r3, [r7, #20]
 80029c4:	61bb      	str	r3, [r7, #24]
 80029c6:	e00c      	b.n	80029e2 <LL_USART_Init+0xba>
    }
#endif /* USART6 */
#if defined(UART4)
    else if (USARTx == UART4)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a15      	ldr	r2, [pc, #84]	@ (8002a20 <LL_USART_Init+0xf8>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d102      	bne.n	80029d6 <LL_USART_Init+0xae>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	61bb      	str	r3, [r7, #24]
 80029d4:	e005      	b.n	80029e2 <LL_USART_Init+0xba>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a12      	ldr	r2, [pc, #72]	@ (8002a24 <LL_USART_Init+0xfc>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d101      	bne.n	80029e2 <LL_USART_Init+0xba>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 80029de:	693b      	ldr	r3, [r7, #16]
 80029e0:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 80029e2:	69bb      	ldr	r3, [r7, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d00d      	beq.n	8002a04 <LL_USART_Init+0xdc>
        && (USART_InitStruct->BaudRate != 0U))
 80029e8:	683b      	ldr	r3, [r7, #0]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d009      	beq.n	8002a04 <LL_USART_Init+0xdc>
    {
      status = SUCCESS;
 80029f0:	2300      	movs	r3, #0
 80029f2:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->OverSampling,
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	699a      	ldr	r2, [r3, #24]
                           USART_InitStruct->BaudRate);
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	681b      	ldr	r3, [r3, #0]
      LL_USART_SetBaudRate(USARTx,
 80029fc:	69b9      	ldr	r1, [r7, #24]
 80029fe:	6878      	ldr	r0, [r7, #4]
 8002a00:	f7ff fd64 	bl	80024cc <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8002a04:	7ffb      	ldrb	r3, [r7, #31]
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3720      	adds	r7, #32
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}
 8002a0e:	bf00      	nop
 8002a10:	40011000 	.word	0x40011000
 8002a14:	40004400 	.word	0x40004400
 8002a18:	40004800 	.word	0x40004800
 8002a1c:	40011400 	.word	0x40011400
 8002a20:	40004c00 	.word	0x40004c00
 8002a24:	40005000 	.word	0x40005000

08002a28 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	b085      	sub	sp, #20
 8002a2c:	af00      	add	r7, sp, #0
 8002a2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8002a30:	4b0f      	ldr	r3, [pc, #60]	@ (8002a70 <LL_mDelay+0x48>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8002a36:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if(Delay < LL_MAX_DELAY)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a3e:	d00c      	beq.n	8002a5a <LL_mDelay+0x32>
  {
    Delay++;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	3301      	adds	r3, #1
 8002a44:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 8002a46:	e008      	b.n	8002a5a <LL_mDelay+0x32>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8002a48:	4b09      	ldr	r3, [pc, #36]	@ (8002a70 <LL_mDelay+0x48>)
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d002      	beq.n	8002a5a <LL_mDelay+0x32>
    {
      Delay--;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	607b      	str	r3, [r7, #4]
  while (Delay)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1f3      	bne.n	8002a48 <LL_mDelay+0x20>
    }
  }
}
 8002a60:	bf00      	nop
 8002a62:	bf00      	nop
 8002a64:	3714      	adds	r7, #20
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	e000e010 	.word	0xe000e010

08002a74 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8002a74:	b480      	push	{r7}
 8002a76:	b083      	sub	sp, #12
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8002a7c:	4a04      	ldr	r2, [pc, #16]	@ (8002a90 <LL_SetSystemCoreClock+0x1c>)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6013      	str	r3, [r2, #0]
}
 8002a82:	bf00      	nop
 8002a84:	370c      	adds	r7, #12
 8002a86:	46bd      	mov	sp, r7
 8002a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8c:	4770      	bx	lr
 8002a8e:	bf00      	nop
 8002a90:	20000000 	.word	0x20000000

08002a94 <__libc_init_array>:
 8002a94:	b570      	push	{r4, r5, r6, lr}
 8002a96:	4d0d      	ldr	r5, [pc, #52]	@ (8002acc <__libc_init_array+0x38>)
 8002a98:	4c0d      	ldr	r4, [pc, #52]	@ (8002ad0 <__libc_init_array+0x3c>)
 8002a9a:	1b64      	subs	r4, r4, r5
 8002a9c:	10a4      	asrs	r4, r4, #2
 8002a9e:	2600      	movs	r6, #0
 8002aa0:	42a6      	cmp	r6, r4
 8002aa2:	d109      	bne.n	8002ab8 <__libc_init_array+0x24>
 8002aa4:	4d0b      	ldr	r5, [pc, #44]	@ (8002ad4 <__libc_init_array+0x40>)
 8002aa6:	4c0c      	ldr	r4, [pc, #48]	@ (8002ad8 <__libc_init_array+0x44>)
 8002aa8:	f000 f818 	bl	8002adc <_init>
 8002aac:	1b64      	subs	r4, r4, r5
 8002aae:	10a4      	asrs	r4, r4, #2
 8002ab0:	2600      	movs	r6, #0
 8002ab2:	42a6      	cmp	r6, r4
 8002ab4:	d105      	bne.n	8002ac2 <__libc_init_array+0x2e>
 8002ab6:	bd70      	pop	{r4, r5, r6, pc}
 8002ab8:	f855 3b04 	ldr.w	r3, [r5], #4
 8002abc:	4798      	blx	r3
 8002abe:	3601      	adds	r6, #1
 8002ac0:	e7ee      	b.n	8002aa0 <__libc_init_array+0xc>
 8002ac2:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ac6:	4798      	blx	r3
 8002ac8:	3601      	adds	r6, #1
 8002aca:	e7f2      	b.n	8002ab2 <__libc_init_array+0x1e>
 8002acc:	08002b70 	.word	0x08002b70
 8002ad0:	08002b70 	.word	0x08002b70
 8002ad4:	08002b70 	.word	0x08002b70
 8002ad8:	08002b74 	.word	0x08002b74

08002adc <_init>:
 8002adc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ade:	bf00      	nop
 8002ae0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ae2:	bc08      	pop	{r3}
 8002ae4:	469e      	mov	lr, r3
 8002ae6:	4770      	bx	lr

08002ae8 <_fini>:
 8002ae8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002aea:	bf00      	nop
 8002aec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002aee:	bc08      	pop	{r3}
 8002af0:	469e      	mov	lr, r3
 8002af2:	4770      	bx	lr
