// Seed: 1395991121
module module_0 (
    input wand id_0,
    output tri id_1,
    input tri0 id_2,
    output wire id_3,
    input wor id_4,
    input wor id_5,
    output tri1 id_6,
    input uwire id_7,
    input tri0 id_8,
    input supply1 id_9,
    output wand id_10,
    input wand id_11,
    input supply0 id_12,
    output wand id_13,
    output tri1 id_14,
    input wire id_15,
    input wor id_16,
    output tri0 id_17,
    input supply1 id_18,
    input wand id_19,
    input tri1 id_20
);
  wire id_22;
  wire id_23;
  tri id_24 = 1, id_25, id_26, id_27;
  always cover (1'b0);
  uwire id_28, id_29, id_30, id_31, id_32, id_33, id_34 = 1, id_35, id_36;
  wire id_37, id_38, id_39;
  assign id_31 = 1 * 1;
  assign id_6  = 1;
  wire id_40;
endmodule
module module_1 (
    output wire  id_0,
    input  tri0  id_1,
    output wire  id_2,
    input  tri0  id_3,
    output tri1  id_4,
    input  wor   id_5,
    output tri0  id_6,
    output uwire id_7
);
  wire id_9;
  module_0(
      id_3,
      id_2,
      id_1,
      id_0,
      id_5,
      id_3,
      id_6,
      id_1,
      id_3,
      id_5,
      id_4,
      id_5,
      id_5,
      id_6,
      id_7,
      id_1,
      id_1,
      id_4,
      id_1,
      id_5,
      id_5
  );
endmodule
