<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Pad To Core Delay Chain Fanout</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Source Pin / Fanout</TH>
<TH>Pad To Core Index</TH>
<TH>Setting</TH>
</TR>
</thead><tbody><TR >
<TD >read_address[0]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >read_address[1]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >read_address[2]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >read_address[3]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >read_address[4]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >read_address[5]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >read_address[6]</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >clk</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >reset</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- done~reg0</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- current_state.S_FINISH</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- current_state.S_WAIT_DONE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[12]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[13]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[14]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[8]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[9]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[10]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[11]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[5]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[6]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[7]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[1]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[0]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[3]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[2]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[19]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[20]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[21]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[15]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[16]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[17]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[18]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[26]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[27]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[28]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[22]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[23]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[24]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[25]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[31]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[29]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[30]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- current_state.S_EXECUTE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- expected_latency[31]~0</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- sa_ready_sig</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- current_state.S_LOAD_MATRICES</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[6]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[2]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[5]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[4]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[3]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_k_sig[3]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_n_sig[3]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_m_sig[3]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_k_sig[1]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_n_sig[1]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_m_sig[1]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_k_sig[2]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_n_sig[2]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_m_sig[2]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_k_sig[0]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_n_sig[0]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- active_m_sig[0]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- current_state.S_LOAD_PARAMS</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[1]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[0]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- current_state.S_IDLE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- rom_addr[0]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- rom_addr[1]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- rom_addr[2]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- rom_addr[3]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- rom_addr[4]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- rom_addr[5]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- rom_addr[6]</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[14]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[8]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[9]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[11]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[4]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[5]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[6]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[7]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[1]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[2]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[19]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[20]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[15]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[16]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- top_level_systolic_array:systolic_array_inst|control_unit:control_unit|count[17]~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- current_state.S_LOAD_MATRICES~DUPLICATE</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >start</TD>
<TD >&nbsp;</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[6]~1</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- \fsm_proc:rom_addr_counter[2]~1</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- Selector8~3</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody><tbody><TR >
<TD >&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;- Selector7~0</TD>
<TD >1</TD>
<TD >0</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
