Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Mar 22 12:19:53 2021
| Host         : Setsuna running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file LEDMatrixTopLevel_control_sets_placed.rpt
| Design       : LEDMatrixTopLevel
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              13 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              69 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------------+------------------+----------------+
|  Clock Signal  |      Enable Signal     |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+------------------------+------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | sq/FSM/row_reg[2][0]   | s1/row_reg[0][0]             |                3 |              3 |
|  clk_IBUF_BUFG | pg/NC/num[3]_i_1_n_0   | s1/row_reg[0][0]             |                2 |              4 |
|  clk_IBUF_BUFG | sq/FSM/E[0]            | sq/FSM/d_reg[5][0]           |                2 |              6 |
|  clk_IBUF_BUFG | sq/FSM/colb_reg[0][0]  | sq/FSM/SR[0]                 |                2 |              6 |
|  clk_IBUF_BUFG |                        | s1/SR[0]                     |                2 |              7 |
|  clk_IBUF_BUFG | pg/DENB/E[0]           | pg/DENB/SR[0]                |                3 |              7 |
|  clk_IBUF_BUFG | pg/DENB/E[0]           | pg/SC2/wordOffset[6]_i_1_n_0 |                3 |              7 |
|  clk_IBUF_BUFG |                        |                              |                4 |             13 |
|  clk_IBUF_BUFG | d1/sel                 | d1/pb_edge                   |                5 |             18 |
|  clk_IBUF_BUFG | d2/count[0]_i_2__0_n_0 | d2/pb_edge                   |                5 |             18 |
|  clk_IBUF_BUFG |                        | s1/q_reg[23]                 |                6 |             24 |
+----------------+------------------------+------------------------------+------------------+----------------+


