//
// Module mopshub_lib.test_block.struct
//
// Created:
//          by - dcs.dcs (chipdev2.physik.uni-wuppertal.de)
//          at - 17:43:46 01/15/21
//
// Generated by Mentor Graphics' HDL Designer(TM) 2019.4 (Build 4)
//

`resetall
`timescale 1ns/10ps
module test_block( 
   // Port Declarations
   input   wire           clock, 
   input   wire           reset, 
   output  wire    [4:0]  can_rec_counter
);


// Internal Declarations


// Local declarations

// Internal signal declarations
wire  [31:0] readdata_counter;


// Instances 
node_readdata_counter U_1( 
   .clock            (clock), 
   .reset            (reset), 
   .readdata_counter (readdata_counter)
); 

node_readdata_select U_0( 
   .can_rec_counter  (can_rec_counter), 
   .readdata_counter (readdata_counter)
); 


endmodule // test_block

