(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "TOP_COMET")
(DATE "123")
(VENDOR "ProASIC3E")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "TOP_COMET")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/Q  U_GEN_REF_CLK/un2_n_gen_40m_refcnt_1_SUM1/B  U_GEN_REF_CLK/un2_n_gen_40m_refcnt_1_SUM1/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/Q  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[0\]/B  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[0\]/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/Q  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[2\]/C  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[2\]/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/Q  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[2\]/B  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[2\]/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/TFC_ADDRA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/TFC_ADDRA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/TFC_ADDRA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/TFC_ADDRA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/TFC_ADDRA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/TFC_ADDRA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/TFC_ADDRA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/TFC_ADDRA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_15\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_16\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/A  U50_PATTERNS/REG_ADDR_RNI96SAB\[4\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/A  U50_PATTERNS/REG_ADDR_RNI85SAB\[3\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/A  U50_PATTERNS/REG_ADDR_RNI74SAB\[2\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/A  U50_PATTERNS/REG_ADDR_RNI63SAB\[1\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/A  U50_PATTERNS/REG_ADDR_RNI52SAB\[0\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/A  U50_PATTERNS/REG_ADDR_RNIA7SAB\[5\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_19\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_2\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_3\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_4\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_5\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_6\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_7\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_8\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_9\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_10\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_11\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_12\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_13\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_14\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_0\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/A  U50_PATTERNS/REG_ADDR_RNIB8SAB\[6\]/Y  U50_PATTERNS/ELINK_ADDRA_1\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/Q  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[0\]/A  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[0\]/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/Q  U_GEN_REF_CLK/GEN_40M_REF_RNO/A  U_GEN_REF_CLK/GEN_40M_REF_RNO/Y  U_GEN_REF_CLK/GEN_40M_REF/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_9\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_9\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_9\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_9\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_9\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_10\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_11\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_12\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_13\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_14\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_15\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_16\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_18\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_19\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/TFC_DINA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_0\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_1\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_2\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_3\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_4\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_5\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_6\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_7\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_8\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_10\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_11\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_12\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_13\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_14\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_15\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_16\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_17\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_18\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_19\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/TFC_DINA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_0\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_1\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_2\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_3\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_4\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_5\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_6\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_7\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINBIK2\[2\]/Y  U50_PATTERNS/ELINK_DINA_8\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_10\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_11\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_12\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_13\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_14\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_15\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_16\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_17\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_18\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_19\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/TFC_DINA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_0\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_1\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_2\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_3\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_4\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_5\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_6\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_7\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMAIK2\[1\]/Y  U50_PATTERNS/ELINK_DINA_8\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_10\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_11\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_12\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_13\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_14\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_15\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_16\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_17\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_18\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_19\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/TFC_DINA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_0\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_1\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_2\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_3\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_4\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_5\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_6\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_7\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCIK2\[3\]/Y  U50_PATTERNS/ELINK_DINA_8\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_10\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_11\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_12\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_13\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_14\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_15\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_16\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_17\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_18\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_19\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/TFC_DINA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_0\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_1\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_2\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_3\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_4\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_5\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_6\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_7\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIL9IK2\[0\]/Y  U50_PATTERNS/ELINK_DINA_8\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/A  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[3\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_9\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_9\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_9\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_10\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_11\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_12\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_13\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_14\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_15\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_16\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_17\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_18\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_19\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/TFC_DINA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_0\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_1\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_2\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_3\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_4\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_5\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_6\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_7\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQEIK2\[5\]/Y  U50_PATTERNS/ELINK_DINA_8\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_10\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_11\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_12\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_13\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_14\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_15\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_16\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_17\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_18\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_19\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/TFC_DINA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_0\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_1\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_2\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_3\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_4\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_5\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_6\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_7\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIPDIK2\[4\]/Y  U50_PATTERNS/ELINK_DINA_8\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[19\]/CLK  U50_PATTERNS/SM_BANK_SEL\[19\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/A  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/A  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/Q  U_GEN_REF_CLK/GEN_40M_REF_RNO/B  U_GEN_REF_CLK/GEN_40M_REF_RNO/Y  U_GEN_REF_CLK/GEN_40M_REF/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/Q  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[0\]/C  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[0\]/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/B  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/Q  U_GEN_REF_CLK/un2_n_gen_40m_refcnt_1_SUM1/A  U_GEN_REF_CLK/un2_n_gen_40m_refcnt_1_SUM1/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[1\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/CLK  U_GEN_REF_CLK/GEN_40M_REFCNT\[0\]/Q  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[2\]/A  U_GEN_REF_CLK/GEN_40M_REFCNT_RNO\[2\]/Y  U_GEN_REF_CLK/GEN_40M_REFCNT\[2\]/D  	(4.5:4.5:4.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/A  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/B  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_9\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/B  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[3\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/A  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/A  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/B  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/A  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/B  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[5\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/A  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/A  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/A  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/A  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI3CQT4\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI3CQT4\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI3CQT4\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI3CQT4\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[4\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/CLK  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/START_RISE/CLK  U_ELK0_CMD_TX/START_RISE/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/S  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/S  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/S  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/S  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/S  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/START_RISE/CLK  U_TFC_CMD_TX/START_RISE/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/S  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/A  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[11\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[11\]/Y  U50_PATTERNS/SM_BANK_SEL\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[9\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[9\]/Y  U50_PATTERNS/SM_BANK_SEL\[9\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[8\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[8\]/Y  U50_PATTERNS/SM_BANK_SEL\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[4\]/B  U50_PATTERNS/SM_BANK_SEL_RNO\[4\]/Y  U50_PATTERNS/SM_BANK_SEL\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[6\]/B  U50_PATTERNS/SM_BANK_SEL_RNO\[6\]/Y  U50_PATTERNS/SM_BANK_SEL\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[7\]/B  U50_PATTERNS/SM_BANK_SEL_RNO\[7\]/Y  U50_PATTERNS/SM_BANK_SEL\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNO\[5\]/Y  U50_PATTERNS/SM_BANK_SEL\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/C  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[15\]/CLK  U50_PATTERNS/SM_BANK_SEL\[15\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[16\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[16\]/C  U50_PATTERNS/ELINK_RWA_RNO\[16\]/Y  U50_PATTERNS/ELINK_RWA\[16\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[15\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[15\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[15\]/C  U50_PATTERNS/ELINK_RWA_RNO\[15\]/Y  U50_PATTERNS/ELINK_RWA\[15\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[16\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[16\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[16\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[16\]/Y  U50_PATTERNS/ELINK_BLKA\[16\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/A  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK19_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/C  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/B  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[15\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[15\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[15\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[15\]/Y  U50_PATTERNS/ELINK_BLKA\[15\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/un1_REG_STATE_2_i/B  U50_PATTERNS/un1_REG_STATE_2_i/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[3\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[3\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/B  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[17\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[17\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[17\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[17\]/Y  U50_PATTERNS/ELINK_BLKA\[17\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/B  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[19\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[19\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[19\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[19\]/Y  U50_PATTERNS/ELINK_BLKA\[19\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/B  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[9\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[9\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[9\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[9\]/Y  U50_PATTERNS/ELINK_BLKA\[9\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/B  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[11\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[11\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[11\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[11\]/Y  U50_PATTERNS/ELINK_BLKA\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[14\]/CLK  U50_PATTERNS/SM_BANK_SEL\[14\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/A  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/un1_REG_STATE_2_i/B  U50_PATTERNS/un1_REG_STATE_2_i/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[6\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNI575O/B  U50_PATTERNS/USB_RXF_B_RNI575O/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/C  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/B  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/A  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[0\]/B  U50_PATTERNS/SI_CNT_RNO\[0\]/Y  U50_PATTERNS/SI_CNT\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/A  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/C  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[6\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[6\]/Q  U50_PATTERNS/USB_RXF_B_RNI575O/A  U50_PATTERNS/USB_RXF_B_RNI575O/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/C  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/B  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/A  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[1\]/C  U50_PATTERNS/SI_CNT_RNO\[1\]/Y  U50_PATTERNS/SI_CNT\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/B  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/A  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[3\]/C  U50_PATTERNS/SI_CNT_RNO\[3\]/Y  U50_PATTERNS/SI_CNT\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/B  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/A  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[2\]/C  U50_PATTERNS/SI_CNT_RNO\[2\]/Y  U50_PATTERNS/SI_CNT\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/A  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[16\]/CLK  U50_PATTERNS/SM_BANK_SEL\[16\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[17\]/CLK  U50_PATTERNS/SM_BANK_SEL\[17\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/A  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/C  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[2\]/CLK  U50_PATTERNS/SI_CNT\[2\]/Q  U50_PATTERNS/SI_CNT_RNI5TT8\[3\]/B  U50_PATTERNS/SI_CNT_RNI5TT8\[3\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/A  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/A  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[6\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[6\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[6\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/B  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/B  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIJRTJ11\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIJRTJ11\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/B  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/B  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIJRTJ11\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIJRTJ11\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/B  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE_0\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/B  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/B  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/Y  U50_PATTERNS/un1_REG_STATE_2_i_RNO/C  U50_PATTERNS/un1_REG_STATE_2_i_RNO/Y  U50_PATTERNS/un1_REG_STATE_2_i/A  U50_PATTERNS/un1_REG_STATE_2_i/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[1\]/CLK  U50_PATTERNS/SI_CNT\[1\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/B  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[0\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[0\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_2\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_2\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[16\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[16\]/Y  U50_PATTERNS/ELINK_BLKA\[16\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[0\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[0\]/Y  U50_PATTERNS/ELINK_BLKA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[2\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[2\]/Y  U50_PATTERNS/ELINK_BLKA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[3\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[3\]/Y  U50_PATTERNS/ELINK_BLKA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[4\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[4\]/Y  U50_PATTERNS/ELINK_BLKA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[6\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[6\]/Y  U50_PATTERNS/ELINK_BLKA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[7\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[7\]/Y  U50_PATTERNS/ELINK_BLKA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[8\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[8\]/Y  U50_PATTERNS/ELINK_BLKA\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[10\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[10\]/Y  U50_PATTERNS/ELINK_BLKA\[10\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[12\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[12\]/Y  U50_PATTERNS/ELINK_BLKA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[14\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[14\]/Y  U50_PATTERNS/ELINK_BLKA\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[1\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[1\]/Y  U50_PATTERNS/ELINK_BLKA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[5\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[5\]/Y  U50_PATTERNS/ELINK_BLKA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/B  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/B  U50_PATTERNS/REG_STATE_RNI1SN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/C  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/A  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/A  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/B  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[18\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[18\]/Y  U50_PATTERNS/ELINK_BLKA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[15\]/B  U50_PATTERNS/ELINK_BLKA_RNO\[15\]/Y  U50_PATTERNS/ELINK_BLKA\[15\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/C  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN\[5\]/A  U50_PATTERNS/REG_STATE_RNI4MQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/B  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/A  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[1\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/B  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI4MQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/B  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/B  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_2\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_2\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[0\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[1\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[0\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[0\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/B  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[0\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[1\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[1\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/B  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[0\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/C  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/C  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT TFC_IN_F/CLK  TFC_IN_F/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL_RNO/A  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL_RNO/Y  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT TFC_IN_R/CLK  TFC_IN_R/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL_RNO/A  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL_RNO/Y  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_F\[0\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_F\[0\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/A  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_F\[1\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_F\[1\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/A  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_F\[2\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_F\[2\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/A  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_R\[0\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_R\[0\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/A  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_R\[1\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_R\[1\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/A  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_R\[2\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_R\[2\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/A  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT ELK0_IN_F/CLK  ELK0_IN_F/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL_RNO/B  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL_RNO/Y  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT ELK0_IN_R/CLK  ELK0_IN_R/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL_RNO/B  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL_RNO/Y  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK18_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK17_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK16_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK15_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK14_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK13_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK12_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK11_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK10_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK9_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK8_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK7_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK6_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK5_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK4_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK3_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK2_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK1_CH/U_ELK1_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[2\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[3\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[4\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[5\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[6\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_ELK0_SERDAT_SOURCE/SERDAT\[7\]/Q  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_ELK0_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_ELK0_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[2\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[2\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/B  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[1\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[3\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[3\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/B  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[1\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[4\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[4\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/B  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[2\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[5\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[5\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/B  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[2\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[6\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[6\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/B  U_TFC_CMD_TX/SER_CMD_WORD_F_RNO\[3\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_F\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_SERDAT_SOURCE/SERDAT\[7\]/CLK  U_TFC_SERDAT_SOURCE/SERDAT\[7\]/Q  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/B  U_TFC_CMD_TX/SER_CMD_WORD_R_RNO\[3\]/Y  U_TFC_CMD_TX/SER_CMD_WORD_R\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/C  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/Y  U50_PATTERNS/un1_REG_STATE_2_i_RNO/C  U50_PATTERNS/un1_REG_STATE_2_i_RNO/Y  U50_PATTERNS/un1_REG_STATE_2_i/A  U50_PATTERNS/un1_REG_STATE_2_i/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNIJ4A61/B  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/B  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/B  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/C  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/DEV_RST_1B/CLK  U_EXEC_MASTER/DEV_RST_1B/QN  U_EXEC_MASTER/SYNC_BRD_RST_BI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_EXEC_MASTER/DEV_RST_1B/CLK  U_EXEC_MASTER/DEV_RST_1B/QN  U_EXEC_MASTER/SYNC_BRD_RST_BI_0/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_EXEC_MASTER/DEV_RST_1B/CLK  U_EXEC_MASTER/DEV_RST_1B/QN  U_EXEC_MASTER/SYNC_BRD_RST_BI_1/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_EXEC_MASTER/DEV_RST_1B/CLK  U_EXEC_MASTER/DEV_RST_1B/QN  U_EXEC_MASTER/SYNC_BRD_RST_BI_2/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/B  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/B  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK23_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK23_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK22_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK22_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK21_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK21_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK20_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK20_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK19_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK19_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK18_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK18_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK17_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK17_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK16_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK16_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK15_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK15_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK14_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK14_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK13_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK13_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK12_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK12_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK11_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK11_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK10_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK10_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK9_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK9_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK8_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK8_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK7_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK7_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK6_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK6_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK5_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK5_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK4_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK4_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK3_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK3_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK2_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK2_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK1_CH/U_ELK1_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE_RNO/A  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE_RNO/Y  U_ELK1_CH/U_ELK1_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/CLK40M_GEN_DEL0/CLK  U_ELK0_CMD_TX/CLK40M_GEN_DEL0/Q  U_ELK0_CMD_TX/START_RISE_RNO/A  U_ELK0_CMD_TX/START_RISE_RNO/Y  U_ELK0_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/CLK40M_GEN_DEL0/CLK  U_TFC_CMD_TX/CLK40M_GEN_DEL0/Q  U_TFC_CMD_TX/START_RISE_RNO/A  U_TFC_CMD_TX/START_RISE_RNO/Y  U_TFC_CMD_TX/START_RISE/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/C  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[3\]/CLK  U50_PATTERNS/SI_CNT\[3\]/Q  U50_PATTERNS/SI_CNT_RNI5TT8\[3\]/A  U50_PATTERNS/SI_CNT_RNI5TT8\[3\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/A  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/TFC_BLKA_RNO/A  U50_PATTERNS/TFC_BLKA_RNO/Y  U50_PATTERNS/TFC_BLKA/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[20\]/CLK  U50_PATTERNS/SM_BANK_SEL\[20\]/Q  U50_PATTERNS/ELK_N_ACTIVE_RNIC183/B  U50_PATTERNS/ELK_N_ACTIVE_RNIC183/Y  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/A  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/A  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/B  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[1\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/A  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/B  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_9\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/C  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_0\[4\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIIQR51\[3\]/A  U50_PATTERNS/REG_STATE_0_RNIIQR51\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/C  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/C  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[5\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[5\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/A  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIVTSJ1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVTSJ1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIIQR51\[3\]/A  U50_PATTERNS/REG_STATE_0_RNIIQR51\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/C  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/C  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIKSFM1/C  U50_PATTERNS/USB_TXE_B_RNIKSFM1/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/B  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_0\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/C  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/B  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/A  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/USB_SIWU_BI/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIICMT1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIICMT1\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/A  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/C  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNISJLS1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNISJLS1\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[17\]/A  U50_PATTERNS/ELINK_RWA_RNO\[17\]/Y  U50_PATTERNS/ELINK_RWA\[17\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIULLS1\[2\]/B  U50_PATTERNS/SM_BANK_SEL_RNIULLS1\[2\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[19\]/A  U50_PATTERNS/ELINK_RWA_RNO\[19\]/Y  U50_PATTERNS/ELINK_RWA\[19\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNISJLS1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNISJLS1\[0\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[17\]/A  U50_PATTERNS/ELINK_BLKA_RNO\[17\]/Y  U50_PATTERNS/ELINK_BLKA\[17\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIULLS1\[2\]/B  U50_PATTERNS/SM_BANK_SEL_RNIULLS1\[2\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[19\]/A  U50_PATTERNS/ELINK_BLKA_RNO\[19\]/Y  U50_PATTERNS/ELINK_BLKA\[19\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/A  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/C  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[9\]/A  U50_PATTERNS/ELINK_RWA_RNO\[9\]/Y  U50_PATTERNS/ELINK_RWA\[9\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/B  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[11\]/A  U50_PATTERNS/ELINK_RWA_RNO\[11\]/Y  U50_PATTERNS/ELINK_RWA\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[9\]/A  U50_PATTERNS/ELINK_BLKA_RNO\[9\]/Y  U50_PATTERNS/ELINK_BLKA\[9\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/B  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[11\]/A  U50_PATTERNS/ELINK_BLKA_RNO\[11\]/Y  U50_PATTERNS/ELINK_BLKA\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_RNO/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/B  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/C  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIKSMA7\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIKSMA7\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/C  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/A  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIKSMA7\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIKSMA7\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/C  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE_0\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[3\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[3\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/un1_REG_STATE_2_i/B  U50_PATTERNS/un1_REG_STATE_2_i/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[4\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/A  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIVPN31\[2\]/B  U50_PATTERNS/REG_STATE_RNIVPN31\[2\]/Y  U50_PATTERNS/USB_TXE_B_RNIHBAE2/C  U50_PATTERNS/USB_TXE_B_RNIHBAE2/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_0\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_0\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/A  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/C  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/USB_WR_BI/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI5OTL2_0\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI5OTL2_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/A  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/A  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/A  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[12\]/CLK  U50_PATTERNS/SM_BANK_SEL\[12\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/A  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[13\]/CLK  U50_PATTERNS/SM_BANK_SEL\[13\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAS63\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIKSFM1/C  U50_PATTERNS/USB_TXE_B_RNIKSFM1/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/B  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[4\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[4\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_0\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_0\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/B  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/B  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/A  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/A  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/C  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIPOIA1/B  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIPOIA1/B  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNI3T98I/B  U50_PATTERNS/USB_RXF_B_RNI3T98I/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/B  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[4\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[4\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/B  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/TFC_RWA/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/B  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_0\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIGTNG9/A  U50_PATTERNS/ELK_N_ACTIVE_RNIGTNG9/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/C  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIDK0T\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIDK0T\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/B  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/C  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/B  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/B  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[4\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[4\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[4\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[8\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[9\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[10\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[11\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[12\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[13\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[14\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[15\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[16\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[17\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[18\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[19\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[20\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[21\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL_0\[21\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL_0\[20\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0RN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI0RN31\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/C  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[1\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[1\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[2\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[2\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[5\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[5\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[6\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[6\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[7\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[7\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[8\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[8\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[9\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[9\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[10\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[10\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[11\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[11\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[12\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[12\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[2\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[3\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[4\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[5\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[6\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[7\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[8\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[9\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[10\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[11\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[12\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[1\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[1\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[2\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[2\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[5\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[5\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[6\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[6\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[7\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[7\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[8\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[8\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[9\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[9\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[10\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[10\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[11\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[11\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[12\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[12\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/B  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/A  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_0_RNID2U12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNIMCVT1/C  U50_PATTERNS/USB_TXE_B_RNIMCVT1/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/A  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/A  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIICMT1\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIICMT1\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/A  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIPOIA1/B  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNI3T98I/B  U50_PATTERNS/USB_RXF_B_RNI3T98I/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/A  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITNN31_0\[1\]/B  U50_PATTERNS/REG_STATE_RNITNN31_0\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/B  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/B  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/B  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK23_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK23_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK22_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK22_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK21_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK21_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK20_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK20_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/ELK_IN_F/CLK  U_ELK19_CH/ELK_IN_F/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/ELK_IN_R/CLK  U_ELK19_CH/ELK_IN_R/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK19_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK19_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK19_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK19_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK19_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/ELK_IN_F/CLK  U_ELK18_CH/ELK_IN_F/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/ELK_IN_R/CLK  U_ELK18_CH/ELK_IN_R/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK18_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK18_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK18_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK18_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK18_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/ELK_IN_F/CLK  U_ELK17_CH/ELK_IN_F/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/ELK_IN_R/CLK  U_ELK17_CH/ELK_IN_R/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK17_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK17_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK17_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK17_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK17_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/ELK_IN_F/CLK  U_ELK16_CH/ELK_IN_F/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/ELK_IN_R/CLK  U_ELK16_CH/ELK_IN_R/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK16_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK16_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK16_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK16_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK16_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/ELK_IN_F/CLK  U_ELK15_CH/ELK_IN_F/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/ELK_IN_R/CLK  U_ELK15_CH/ELK_IN_R/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK15_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK15_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK15_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK15_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK15_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/ELK_IN_F/CLK  U_ELK14_CH/ELK_IN_F/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/ELK_IN_R/CLK  U_ELK14_CH/ELK_IN_R/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK14_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK14_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK14_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK14_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK14_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/ELK_IN_F/CLK  U_ELK13_CH/ELK_IN_F/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/ELK_IN_R/CLK  U_ELK13_CH/ELK_IN_R/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK13_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK13_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK13_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK13_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK13_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/ELK_IN_F/CLK  U_ELK12_CH/ELK_IN_F/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/ELK_IN_R/CLK  U_ELK12_CH/ELK_IN_R/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK12_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK12_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK12_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK12_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK12_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/ELK_IN_F/CLK  U_ELK11_CH/ELK_IN_F/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/ELK_IN_R/CLK  U_ELK11_CH/ELK_IN_R/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK11_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK11_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK11_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK11_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK11_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/ELK_IN_F/CLK  U_ELK10_CH/ELK_IN_F/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/ELK_IN_R/CLK  U_ELK10_CH/ELK_IN_R/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK10_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK10_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK10_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK10_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK10_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/ELK_IN_F/CLK  U_ELK9_CH/ELK_IN_F/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/ELK_IN_R/CLK  U_ELK9_CH/ELK_IN_R/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK9_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK9_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK9_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK9_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK9_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/ELK_IN_F/CLK  U_ELK8_CH/ELK_IN_F/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/ELK_IN_R/CLK  U_ELK8_CH/ELK_IN_R/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK8_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK8_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK8_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK8_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK8_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/ELK_IN_F/CLK  U_ELK7_CH/ELK_IN_F/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/ELK_IN_R/CLK  U_ELK7_CH/ELK_IN_R/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK7_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK7_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK7_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK7_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK7_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/ELK_IN_F/CLK  U_ELK6_CH/ELK_IN_F/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/ELK_IN_R/CLK  U_ELK6_CH/ELK_IN_R/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK6_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK6_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK6_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK6_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK6_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/ELK_IN_F/CLK  U_ELK5_CH/ELK_IN_F/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/ELK_IN_R/CLK  U_ELK5_CH/ELK_IN_R/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK5_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK5_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK5_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK5_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK5_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/ELK_IN_F/CLK  U_ELK4_CH/ELK_IN_F/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/ELK_IN_R/CLK  U_ELK4_CH/ELK_IN_R/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK4_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK4_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK4_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_RI/QN  U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_FI/QN  U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK4_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK4_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/ELK_IN_F/CLK  U_ELK3_CH/ELK_IN_F/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/ELK_IN_R/CLK  U_ELK3_CH/ELK_IN_R/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK3_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK3_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK3_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_RI/QN  U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_FI/QN  U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK3_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK3_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/ELK_IN_F/CLK  U_ELK2_CH/ELK_IN_F/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/ELK_IN_R/CLK  U_ELK2_CH/ELK_IN_R/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK2_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK2_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK2_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_FI/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_RI/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK2_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK2_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/ELK_IN_F/CLK  U_ELK1_CH/ELK_IN_F/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/ELK_IN_R/CLK  U_ELK1_CH/ELK_IN_R/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_0DEL/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_0DEL/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_F_1DEL/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_SER_IN_R_1DEL/Q  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[0\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[0\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[1\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[1\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[2\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[2\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[3\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[3\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[4\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[4\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[5\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[5\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[6\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[6\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[7\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[7\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[8\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[8\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[9\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[9\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[10\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[10\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[11\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[11\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[12\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[12\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[13\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[13\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/Q\[14\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/Q\[14\]/Q  U_ELK1_CH/U_SLAVE_1ELK/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[13\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/CLK  U_ELK1_CH/U_SLAVE_1ELK/ADJ_Q\[14\]/Q  U_ELK1_CH/U_SLAVE_1ELK/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_RI/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_RI/QN  U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_FI/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_FI/QN  U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK1_CH/U_ELK1_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK1_CH/U_ELK1_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_0DEL/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_0DEL/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_1DEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_1DEL/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_F_1DEL/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_1DEL/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_SER_IN_R_1DEL/Q  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[13\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[13\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[14\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/ADJ_Q\[14\]/Q  U_MASTER_DES/U13C_MASTER_DESER/Q\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[0\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[1\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[1\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[1\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[2\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[2\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[2\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[3\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[4\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[5\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[5\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[5\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[6\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[6\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[6\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[7\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[7\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[7\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[8\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[8\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[8\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[9\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[9\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[9\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[10\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[10\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[10\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[11\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[11\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[11\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[12\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[12\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[12\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[13\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[13\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[13\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/Q\[14\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/Q\[14\]/Q  U_MASTER_DES/U13C_MASTER_DESER/ARB_WRD_40M_FIXED\[14\]/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_OUT_RI/CLK  U_ELK0_CMD_TX/SER_OUT_RI/QN  U_ELK0_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_OUT_FI/CLK  U_ELK0_CMD_TX/SER_OUT_FI/QN  U_ELK0_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_ELK0_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_ELK0_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_ELK0_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_ELK0_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_OUT_FI/CLK  U_TFC_CMD_TX/SER_OUT_FI/Q  U_TFC_CMD_TX/SER_OUT_FDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_OUT_RI/CLK  U_TFC_CMD_TX/SER_OUT_RI/Q  U_TFC_CMD_TX/SER_OUT_RDEL/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_F\[3\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_F\[3\]/Q  U_TFC_CMD_TX/SER_OUT_FI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_TFC_CMD_TX/SER_CMD_WORD_R\[3\]/CLK  U_TFC_CMD_TX/SER_CMD_WORD_R\[3\]/Q  U_TFC_CMD_TX/SER_OUT_RI/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U_EXEC_MASTER/DEV_RST_0B/CLK  U_EXEC_MASTER/DEV_RST_0B/Q  U_EXEC_MASTER/DEV_RST_1B/D  	(5.7:5.7:5.7) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/un1_REG_STATE_2_i_RNO/B  U50_PATTERNS/un1_REG_STATE_2_i_RNO/Y  U50_PATTERNS/un1_REG_STATE_2_i/A  U50_PATTERNS/un1_REG_STATE_2_i/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[0\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[0\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_2\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_2\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/A  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI5IMC1\[3\]/B  U50_PATTERNS/REG_STATE_0_RNI5IMC1\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/B  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/A  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/Y  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/A  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/Y  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/B  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/C  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[6\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[6\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIIP0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/B  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIKSMA7\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIKSMA7\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI8OQHK\[0\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/C  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIT92S\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[0\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[0\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIDK0T\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIDK0T\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIHBAE2/A  U50_PATTERNS/USB_TXE_B_RNIHBAE2/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[19\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[19\]/Y  U50_PATTERNS/SM_BANK_SEL\[19\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[18\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[18\]/Y  U50_PATTERNS/SM_BANK_SEL\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[12\]/Y  U50_PATTERNS/SM_BANK_SEL\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[17\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[17\]/Y  U50_PATTERNS/SM_BANK_SEL\[17\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[16\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[16\]/Y  U50_PATTERNS/SM_BANK_SEL\[16\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/B  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/B  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/Y  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/A  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/Y  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/B  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/C  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[6\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[6\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIQO682_0\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[1\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[7\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/A  U50_PATTERNS/REG_STATE_RNI0DIR1_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIPOIA1/B  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/REG_STATE_RNIP1GM1\[2\]/B  U50_PATTERNS/REG_STATE_RNIP1GM1\[2\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/A  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/B  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/C  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/C  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIKSFM1/B  U50_PATTERNS/USB_TXE_B_RNIKSFM1/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/B  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[15\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[15\]/Y  U50_PATTERNS/SM_BANK_SEL\[15\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[14\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[14\]/Y  U50_PATTERNS/SM_BANK_SEL\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[13\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[13\]/Y  U50_PATTERNS/SM_BANK_SEL\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/A  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNITIV71\[0\]/B  U50_PATTERNS/REG_STATE_0_RNITIV71\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_1\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN_1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIKSFM1/B  U50_PATTERNS/USB_TXE_B_RNIKSFM1/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/B  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/un1_REG_STATE_2_i_RNO/A  U50_PATTERNS/un1_REG_STATE_2_i_RNO/Y  U50_PATTERNS/un1_REG_STATE_2_i/A  U50_PATTERNS/un1_REG_STATE_2_i/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/B  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIVKV71\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIVKV71\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/A  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/A  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/Y  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/B  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIP0QD3/A  U50_PATTERNS/USB_RXF_B_RNIP0QD3/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/C  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/A  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNI3T98I/C  U50_PATTERNS/USB_RXF_B_RNI3T98I/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/B  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/ELK_N_ACTIVE/CLK  U50_PATTERNS/ELK_N_ACTIVE/Q  U50_PATTERNS/ELK_N_ACTIVE_RNIC183/A  U50_PATTERNS/ELK_N_ACTIVE_RNIC183/Y  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/A  U50_PATTERNS/REG_STATE_0_RNIQN391\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/A  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/A  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/A  U50_PATTERNS/REG_STATE_RNI3PF72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_1\[3\]/A  U50_PATTERNS/REG_STATE_RNI1JQN_1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[19\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[19\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[19\]/C  U50_PATTERNS/ELINK_RWA_RNO\[19\]/Y  U50_PATTERNS/ELINK_RWA\[19\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[9\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[9\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[9\]/C  U50_PATTERNS/ELINK_RWA_RNO\[9\]/Y  U50_PATTERNS/ELINK_RWA\[9\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[11\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[11\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[11\]/C  U50_PATTERNS/ELINK_RWA_RNO\[11\]/Y  U50_PATTERNS/ELINK_RWA\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[17\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[17\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[17\]/C  U50_PATTERNS/ELINK_RWA_RNO\[17\]/Y  U50_PATTERNS/ELINK_RWA\[17\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/C  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[0\]/B  U50_PATTERNS/SI_CNT_RNO\[0\]/Y  U50_PATTERNS/SI_CNT\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/A  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/B  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/A  U50_PATTERNS/REG_STATE_RNI3UN31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIILJ92\[0\]/C  U50_PATTERNS/REG_STATE_RNIILJ92\[0\]/Y  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/C  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNITIV71\[0\]/A  U50_PATTERNS/REG_STATE_0_RNITIV71\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/C  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/C  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/C  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/C  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/C  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/C  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/A  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/B  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[1\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[1\]/Y  U50_PATTERNS/WR_XFER_TYPE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/C  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/C  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/C  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIIHIA1\[4\]/A  U50_PATTERNS/REG_STATE_RNIIHIA1\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/A  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/B  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNITIV71\[0\]/S  U50_PATTERNS/REG_STATE_0_RNITIV71\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIVKV71\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIVKV71\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/A  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIIQR51\[3\]/B  U50_PATTERNS/REG_STATE_0_RNIIQR51\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/C  U50_PATTERNS/REG_STATE_0_RNIIUGL2\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/C  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIBNBG1\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIBNBG1\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/Y  U50_PATTERNS/USB_RD_BI_RNO_4/B  U50_PATTERNS/USB_RD_BI_RNO_4/Y  U50_PATTERNS/USB_RD_BI_RNO/C  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNIILJ92\[0\]/B  U50_PATTERNS/REG_STATE_RNIILJ92\[0\]/Y  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/C  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI19VN\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNI19VN\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[8\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[8\]/C  U50_PATTERNS/ELINK_RWA_RNO\[8\]/Y  U50_PATTERNS/ELINK_RWA\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI19VN\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNI19VN\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[8\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[8\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[8\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[8\]/Y  U50_PATTERNS/ELINK_BLKA\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/C  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/C  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/C  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/C  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/C  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/B  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/Y  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/A  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/Y  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/B  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/C  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/C  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/B  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIPOIA1/B  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIGTNG9/C  U50_PATTERNS/ELK_N_ACTIVE_RNIGTNG9/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/C  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI906B1\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI906B1\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/B  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/Y  U50_PATTERNS/REG_STATE_RNIDUOH1\[0\]/B  U50_PATTERNS/REG_STATE_RNIDUOH1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/C  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNILHED3\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[11\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[11\]/Y  U50_PATTERNS/SM_BANK_SEL\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[18\]/B  U50_PATTERNS/ELINK_RWA_RNO\[18\]/Y  U50_PATTERNS/ELINK_RWA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[16\]/B  U50_PATTERNS/ELINK_RWA_RNO\[16\]/Y  U50_PATTERNS/ELINK_RWA\[16\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/B  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[2\]/B  U50_PATTERNS/ELINK_RWA_RNO\[2\]/Y  U50_PATTERNS/ELINK_RWA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[3\]/B  U50_PATTERNS/ELINK_RWA_RNO\[3\]/Y  U50_PATTERNS/ELINK_RWA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/B  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[6\]/B  U50_PATTERNS/ELINK_RWA_RNO\[6\]/Y  U50_PATTERNS/ELINK_RWA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[7\]/B  U50_PATTERNS/ELINK_RWA_RNO\[7\]/Y  U50_PATTERNS/ELINK_RWA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[8\]/B  U50_PATTERNS/ELINK_RWA_RNO\[8\]/Y  U50_PATTERNS/ELINK_RWA\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[10\]/B  U50_PATTERNS/ELINK_RWA_RNO\[10\]/Y  U50_PATTERNS/ELINK_RWA\[10\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[12\]/B  U50_PATTERNS/ELINK_RWA_RNO\[12\]/Y  U50_PATTERNS/ELINK_RWA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[14\]/B  U50_PATTERNS/ELINK_RWA_RNO\[14\]/Y  U50_PATTERNS/ELINK_RWA\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[1\]/B  U50_PATTERNS/ELINK_RWA_RNO\[1\]/Y  U50_PATTERNS/ELINK_RWA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[5\]/B  U50_PATTERNS/ELINK_RWA_RNO\[5\]/Y  U50_PATTERNS/ELINK_RWA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/A  U50_PATTERNS/USB_RXF_B_RNIN32A2_0/Y  U50_PATTERNS/ELINK_RWA_RNO\[15\]/B  U50_PATTERNS/ELINK_RWA_RNO\[15\]/Y  U50_PATTERNS/ELINK_RWA\[15\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/B  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/Y  U50_PATTERNS/REG_STATE_RNIILJ92\[0\]/A  U50_PATTERNS/REG_STATE_RNIILJ92\[0\]/Y  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/C  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIVKV71\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIVKV71\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/A  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[5\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/B  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/C  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[8\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/C  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/C  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/C  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/C  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[4\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[4\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_0\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_0\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNINU0T\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNINU0T\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/A  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[8\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/WR_XFER_TYPE_RNIM29L\[5\]/B  U50_PATTERNS/WR_XFER_TYPE_RNIM29L\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[7\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[7\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIFM0T\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI7HSK4\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/WR_XFER_TYPE_RNIM29L\[5\]/B  U50_PATTERNS/WR_XFER_TYPE_RNIM29L\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/C  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIG2UC2/C  U50_PATTERNS/USB_RXF_B_0_RNIG2UC2/Y  U50_PATTERNS/OP_MODE_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/C  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/B  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/B  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/A  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/Y  U50_PATTERNS/REG_STATE_RNIDUOH1\[0\]/A  U50_PATTERNS/REG_STATE_RNIDUOH1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/C  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIPOIA1/B  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/REG_STATE_RNIP1GM1\[2\]/B  U50_PATTERNS/REG_STATE_RNIP1GM1\[2\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/C  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/C  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/C  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/B  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/B  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/USB_SIWU_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/A  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/A  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/A  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIJ4A61/A  U50_PATTERNS/USB_RXF_B_RNIJ4A61/Y  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/B  U50_PATTERNS/REG_STATE_RNIPNS13\[5\]/Y  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/A  U50_PATTERNS/REG_STATE_RNIOVPD3\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/A  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[2\]/C  U50_PATTERNS/ELINK_RWA_RNO\[2\]/Y  U50_PATTERNS/ELINK_RWA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[3\]/C  U50_PATTERNS/ELINK_RWA_RNO\[3\]/Y  U50_PATTERNS/ELINK_RWA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/C  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[6\]/C  U50_PATTERNS/ELINK_RWA_RNO\[6\]/Y  U50_PATTERNS/ELINK_RWA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[7\]/C  U50_PATTERNS/ELINK_RWA_RNO\[7\]/Y  U50_PATTERNS/ELINK_RWA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[8\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[8\]/C  U50_PATTERNS/ELINK_RWA_RNO\[8\]/Y  U50_PATTERNS/ELINK_RWA\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[0\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[0\]/Y  U50_PATTERNS/ELINK_BLKA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[2\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[2\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[2\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[2\]/Y  U50_PATTERNS/ELINK_BLKA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[3\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[3\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[3\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[3\]/Y  U50_PATTERNS/ELINK_BLKA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[4\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[4\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[4\]/Y  U50_PATTERNS/ELINK_BLKA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[6\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[6\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[6\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[6\]/Y  U50_PATTERNS/ELINK_BLKA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[7\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[7\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[7\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[7\]/Y  U50_PATTERNS/ELINK_BLKA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[8\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[8\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[8\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[8\]/Y  U50_PATTERNS/ELINK_BLKA\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[1\]/C  U50_PATTERNS/ELINK_RWA_RNO\[1\]/Y  U50_PATTERNS/ELINK_RWA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[5\]/C  U50_PATTERNS/ELINK_RWA_RNO\[5\]/Y  U50_PATTERNS/ELINK_RWA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[1\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[1\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[1\]/Y  U50_PATTERNS/ELINK_BLKA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[5\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[5\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[5\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[5\]/Y  U50_PATTERNS/ELINK_BLKA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/A  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIOSCL3/B  U50_PATTERNS/USB_RXF_B_0_RNIOSCL3/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/B  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0RN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI0RN31\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNIJIIA1/B  U50_PATTERNS/USB_TXE_B_RNIJIIA1/Y  U50_PATTERNS/USB_RXF_B_0_RNIOSCL3/C  U50_PATTERNS/USB_RXF_B_0_RNIOSCL3/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/B  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/Y  U50_PATTERNS/REG_STATE_RNIDUOH1\[0\]/A  U50_PATTERNS/REG_STATE_RNIDUOH1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/C  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/REG_STATE_RNI2FIR1\[4\]/A  U50_PATTERNS/REG_STATE_RNI2FIR1\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/C  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIVPN31\[0\]/A  U50_PATTERNS/REG_STATE_RNIVPN31\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIK5D22/C  U50_PATTERNS/USB_TXE_B_RNIK5D22/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/C  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[18\]/C  U50_PATTERNS/ELINK_RWA_RNO\[18\]/Y  U50_PATTERNS/ELINK_RWA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/B  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[20\]/CLK  U50_PATTERNS/SM_BANK_SEL\[20\]/Q  U50_PATTERNS/ELK_N_ACTIVE_RNIC183/B  U50_PATTERNS/ELK_N_ACTIVE_RNIC183/Y  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/A  U50_PATTERNS/ELK_N_ACTIVE_RNI412H3/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/C  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[3\]/CLK  U50_PATTERNS/SM_BANK_SEL\[3\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/A  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/Y  U50_PATTERNS/USB_RD_BI_RNO_4/B  U50_PATTERNS/USB_RD_BI_RNO_4/Y  U50_PATTERNS/USB_RD_BI_RNO/C  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[4\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[4\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/B  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/B  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[0\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[0\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/C  U50_PATTERNS/REG_STATE_0_RNI7MSQ2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/B  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/A  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[4\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[4\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/B  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/B  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/C  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/ELK_N_ACTIVE_RNIF389/B  U50_PATTERNS/ELK_N_ACTIVE_RNIF389/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/A  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/B  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/A  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIVTSJ1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVTSJ1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/A  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/A  U50_PATTERNS/REG_STATE_0_RNICKR51\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/C  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/Y  U50_PATTERNS/REG_STATE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/B  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/C  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/Y  U50_PATTERNS/REG_STATE_0\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[4\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[4\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/B  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/B  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/B  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/B  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIBNBG1\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIBNBG1\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[7\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO\[7\]/Y  U50_PATTERNS/WR_XFER_TYPE\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[3\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[3\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/A  U50_PATTERNS/WR_XFER_TYPE_RNI3JSS\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/B  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIDHQ11/A  U50_PATTERNS/USB_RXF_B_RNIDHQ11/Y  U50_PATTERNS/USB_RXF_B_RNI3K6I2/B  U50_PATTERNS/USB_RXF_B_RNI3K6I2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/A  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNIM3OI\[5\]/A  U50_PATTERNS/REG_STATE_RNIM3OI\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNIKSFM1/A  U50_PATTERNS/USB_TXE_B_RNIKSFM1/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/B  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIVTSJ1\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVTSJ1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/C  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/un1_REG_STATE_35_i_a2_RNO/C  U50_PATTERNS/un1_REG_STATE_35_i_a2_RNO/Y  U50_PATTERNS/un1_REG_STATE_35_i_a2/A  U50_PATTERNS/un1_REG_STATE_35_i_a2/Y  U50_PATTERNS/un1_REG_STATE_35_i/A  U50_PATTERNS/un1_REG_STATE_35_i/Y  U50_PATTERNS/SM_BANK_SEL\[21\]/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[6\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[6\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[6\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[6\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[5\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[5\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[4\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[4\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[4\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[4\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[3\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[3\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[2\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[2\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[1\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[1\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[2\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1\[2\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/C  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/A  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/A  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNIDHQ11/A  U50_PATTERNS/USB_RXF_B_RNIDHQ11/Y  U50_PATTERNS/USB_RXF_B_RNI3K6I2/B  U50_PATTERNS/USB_RXF_B_RNI3K6I2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/A  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIVPN31\[2\]/A  U50_PATTERNS/REG_STATE_RNIVPN31\[2\]/Y  U50_PATTERNS/USB_TXE_B_RNIHBAE2/C  U50_PATTERNS/USB_TXE_B_RNIHBAE2/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/B  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/un1_REG_STATE_30_0_o2/B  U50_PATTERNS/un1_REG_STATE_30_0_o2/Y  U50_PATTERNS/un1_REG_STATE_35_i/B  U50_PATTERNS/un1_REG_STATE_35_i/Y  U50_PATTERNS/SM_BANK_SEL\[21\]/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_0\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/B  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/B  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_29\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIPR142\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61_0\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61_0\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_0\[0\]/A  U50_PATTERNS/REG_STATE_RNIUFQN_0\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/B  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/B  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/C  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI0J4O4/B  U50_PATTERNS/USB_RXF_B_0_RNI0J4O4/Y  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/A  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/B  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/Y  U50_PATTERNS/un1_REG_STATE_35_i_a2_RNO/A  U50_PATTERNS/un1_REG_STATE_35_i_a2_RNO/Y  U50_PATTERNS/un1_REG_STATE_35_i_a2/A  U50_PATTERNS/un1_REG_STATE_35_i_a2/Y  U50_PATTERNS/un1_REG_STATE_35_i/A  U50_PATTERNS/un1_REG_STATE_35_i/Y  U50_PATTERNS/SM_BANK_SEL\[21\]/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[6\]/CLK  U50_PATTERNS/REG_ADDR\[6\]/Q  U50_PATTERNS/REG_ADDR_RNIOPPL\[8\]/B  U50_PATTERNS/REG_ADDR_RNIOPPL\[8\]/Y  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/C  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/A  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[3\]/CLK  U50_PATTERNS/REG_ADDR\[3\]/Q  U50_PATTERNS/REG_ADDR_RNIQ5HE\[3\]/B  U50_PATTERNS/REG_ADDR_RNIQ5HE\[3\]/Y  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/B  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/A  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/REG_STATE_RNIM3OI\[5\]/B  U50_PATTERNS/REG_STATE_RNIM3OI\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIMLMH5\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/A  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITV142\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNITCKV3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/A  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI002F2/B  U50_PATTERNS/USB_RXF_B_0_RNI002F2/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI0J4O4/A  U50_PATTERNS/USB_RXF_B_0_RNI0J4O4/Y  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/A  U50_PATTERNS/USB_RXF_B_0_RNI0I9BP/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/B  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/REG_STATE_0_RNIM7T21\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIM7T21\[5\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/C  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[3\]/CLK  U50_PATTERNS/REG_ADDR\[3\]/Q  U50_PATTERNS/REG_ADDR_RNICDPL\[1\]/C  U50_PATTERNS/REG_ADDR_RNICDPL\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/A  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/A  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[2\]/CLK  U50_PATTERNS/REG_ADDR\[2\]/Q  U50_PATTERNS/REG_ADDR_RNIOPPL\[8\]/A  U50_PATTERNS/REG_ADDR_RNIOPPL\[8\]/Y  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/C  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/A  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/B  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNII8LU/B  U50_PATTERNS/USB_TXE_B_RNII8LU/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/B  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/A  U50_PATTERNS/REG_STATE_RNI4VN31\[4\]/Y  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/A  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/A  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[0\]/B  U50_PATTERNS/SI_CNT_RNO\[0\]/Y  U50_PATTERNS/SI_CNT\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIBE3A1_0\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBE3A1_0\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[18\]/C  U50_PATTERNS/ELINK_RWA_RNO\[18\]/Y  U50_PATTERNS/ELINK_RWA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[10\]/C  U50_PATTERNS/ELINK_RWA_RNO\[10\]/Y  U50_PATTERNS/ELINK_RWA\[10\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[12\]/C  U50_PATTERNS/ELINK_RWA_RNO\[12\]/Y  U50_PATTERNS/ELINK_RWA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[14\]/C  U50_PATTERNS/ELINK_RWA_RNO\[14\]/Y  U50_PATTERNS/ELINK_RWA\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[10\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[10\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[10\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[10\]/Y  U50_PATTERNS/ELINK_BLKA\[10\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[12\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[12\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[12\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[12\]/Y  U50_PATTERNS/ELINK_BLKA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[14\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[14\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[14\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[14\]/Y  U50_PATTERNS/ELINK_BLKA\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[7\]/CLK  U50_PATTERNS/REG_ADDR\[7\]/Q  U50_PATTERNS/REG_ADDR_RNIQ5HE\[3\]/A  U50_PATTERNS/REG_ADDR_RNIQ5HE\[3\]/Y  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/B  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/A  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[6\]/CLK  U50_PATTERNS/SM_BANK_SEL\[6\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/A  U50_PATTERNS/SM_BANK_SEL_RNIG11C2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2/A  U50_PATTERNS/USB_RXF_B_RNIN32A2/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/C  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/B  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/Y  U50_PATTERNS/REG_STATE_RNIIHIA1\[4\]/B  U50_PATTERNS/REG_STATE_RNIIHIA1\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[1\]/CLK  U50_PATTERNS/REG_ADDR\[1\]/Q  U50_PATTERNS/REG_ADDR_RNICDPL\[1\]/B  U50_PATTERNS/REG_ADDR_RNICDPL\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/A  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/A  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/A  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/A  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/A  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/Y  U50_PATTERNS/REG_STATE_RNIIHIA1\[4\]/B  U50_PATTERNS/REG_STATE_RNIIHIA1\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/A  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/Y  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/A  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIP0QD3/A  U50_PATTERNS/USB_RXF_B_RNIP0QD3/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/C  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/B  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/A  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/B  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNI5DEG2\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI5DEG2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/B  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNIM3OI\[5\]/A  U50_PATTERNS/REG_STATE_RNIM3OI\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_0/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_0/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/USB_TXE_B_RNIJ0OI/B  U50_PATTERNS/USB_TXE_B_RNIJ0OI/Y  U50_PATTERNS/USB_TXE_B_RNIHBAE2/B  U50_PATTERNS/USB_TXE_B_RNIHBAE2/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIJV1A2/B  U50_PATTERNS/USB_RXF_B_RNIJV1A2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[5\]/CLK  U50_PATTERNS/REG_ADDR\[5\]/Q  U50_PATTERNS/REG_ADDR_RNIP4HE\[4\]/B  U50_PATTERNS/REG_ADDR_RNIP4HE\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/A  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/A  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI49E6\[12\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[18\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[18\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[18\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[18\]/Y  U50_PATTERNS/ELINK_BLKA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[6\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[6\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[5\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[4\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[4\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[3\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[2\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[1\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIBE3A1_0\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIBE3A1_0\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[0\]/CLK  U50_PATTERNS/REG_ADDR\[0\]/Q  U50_PATTERNS/REG_ADDR_RNICDPL\[1\]/A  U50_PATTERNS/REG_ADDR_RNICDPL\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/A  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/A  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[8\]/CLK  U50_PATTERNS/REG_ADDR\[8\]/Q  U50_PATTERNS/REG_ADDR_RNIOPPL\[8\]/C  U50_PATTERNS/REG_ADDR_RNIOPPL\[8\]/Y  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/C  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/A  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNIJ0OI/A  U50_PATTERNS/USB_TXE_B_RNIJ0OI/Y  U50_PATTERNS/USB_TXE_B_RNIHBAE2/B  U50_PATTERNS/USB_TXE_B_RNIHBAE2/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[7\]/CLK  U50_PATTERNS/REG_ADDR\[7\]/Q  U50_PATTERNS/REG_ADDR_RNIVAHE\[8\]/A  U50_PATTERNS/REG_ADDR_RNIVAHE\[8\]/Y  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/B  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/A  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNI2FIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI2FIR1\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/C  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[18\]/A  U50_PATTERNS/ELINK_BLKA_RNO_0\[18\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[18\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[18\]/Y  U50_PATTERNS/ELINK_BLKA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_1\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_1\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/A  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/B  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/Y  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/B  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/C  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2/C  U50_PATTERNS/USB_RXF_B_RNIN32A2/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/C  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_1\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN_1\[3\]/Y  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/A  U50_PATTERNS/REG_STATE_RNIF9MT1\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/C  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[7\]/CLK  U50_PATTERNS/SM_BANK_SEL\[7\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[5\]/CLK  U50_PATTERNS/REG_ADDR\[5\]/Q  U50_PATTERNS/REG_ADDR_RNIP4HE\[4\]/B  U50_PATTERNS/REG_ADDR_RNIP4HE\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/C  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/A  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIBE3A1_0\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIBE3A1_0\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIU9J03\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/A  U50_PATTERNS/REG_STATE_RNIM9DE6\[1\]/Y  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_BLKA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/C  U50_PATTERNS/ELINK_BLKA_RNO\[13\]/Y  U50_PATTERNS/ELINK_BLKA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/A  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/B  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIDK0T\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIDK0T\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/A  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNII8LU/B  U50_PATTERNS/USB_TXE_B_RNII8LU/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/B  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[4\]/CLK  U50_PATTERNS/REG_ADDR\[4\]/Q  U50_PATTERNS/REG_ADDR_RNIP4HE_0\[4\]/B  U50_PATTERNS/REG_ADDR_RNIP4HE_0\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/B  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/B  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIM7T21\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIM7T21\[5\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/C  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[1\]/CLK  U50_PATTERNS/SM_BANK_SEL\[1\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNIBS0C2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN\[5\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/C  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/C  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/A  U50_PATTERNS/SM_BANK_SEL_RNIEV0C2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI6VOT\[2\]/A  U50_PATTERNS/REG_STATE_RNI6VOT\[2\]/Y  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/A  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/A  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[12\]/C  U50_PATTERNS/ELINK_RWA_RNO\[12\]/Y  U50_PATTERNS/ELINK_RWA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[4\]/CLK  U50_PATTERNS/REG_ADDR\[4\]/Q  U50_PATTERNS/REG_ADDR_RNIP4HE\[4\]/A  U50_PATTERNS/REG_ADDR_RNIP4HE\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/A  U50_PATTERNS/REG_ADDR_RNIB4SI1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/A  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIM7T21\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIM7T21\[5\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/C  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[7\]/CLK  U50_PATTERNS/SM_BANK_SEL\[7\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[18\]/C  U50_PATTERNS/ELINK_RWA_RNO\[18\]/Y  U50_PATTERNS/ELINK_RWA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[1\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[1\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNITCSS_0\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNITCSS_0\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/B  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/A  U50_PATTERNS/REG_STATE_0_RNIU5QV1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/USB_OE_BI_RNO/A  U50_PATTERNS/USB_OE_BI_RNO/Y  U50_PATTERNS/USB_OE_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[20\]/CLK  U50_PATTERNS/SM_BANK_SEL\[20\]/Q  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_0/A  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i_0/Y  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/B  U50_PATTERNS/un1_N_WR_USB_ADBUS_0_sqmuxa_i/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[19\]/CLK  U50_PATTERNS/SM_BANK_SEL\[19\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/A  U50_PATTERNS/SM_BANK_SEL_RNI4PV62\[19\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[12\]/CLK  U50_PATTERNS/SM_BANK_SEL\[12\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNIVON22\[12\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI6SJO1\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI6SJO1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/C  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIICMT1\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIICMT1\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIO7N96/A  U50_PATTERNS/USB_TXE_B_RNIO7N96/Y  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/C  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI19VN\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNI19VN\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[8\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[8\]/C  U50_PATTERNS/ELINK_RWA_RNO\[8\]/Y  U50_PATTERNS/ELINK_RWA\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/A  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/C  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIS3VN\[15\]/A  U50_PATTERNS/SM_BANK_SEL_RNIS3VN\[15\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[3\]/C  U50_PATTERNS/ELINK_RWA_RNO\[3\]/Y  U50_PATTERNS/ELINK_RWA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI08VN\[13\]/A  U50_PATTERNS/SM_BANK_SEL_RNI08VN\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[7\]/C  U50_PATTERNS/ELINK_RWA_RNO\[7\]/Y  U50_PATTERNS/ELINK_RWA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIU5VN\[13\]/A  U50_PATTERNS/SM_BANK_SEL_RNIU5VN\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[5\]/C  U50_PATTERNS/ELINK_RWA_RNO\[5\]/Y  U50_PATTERNS/ELINK_RWA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[2\]/C  U50_PATTERNS/ELINK_RWA_RNO\[2\]/Y  U50_PATTERNS/ELINK_RWA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/A  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/A  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[6\]/C  U50_PATTERNS/ELINK_RWA_RNO\[6\]/Y  U50_PATTERNS/ELINK_RWA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQ1VN\[19\]/A  U50_PATTERNS/SM_BANK_SEL_RNIQ1VN\[19\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[1\]/C  U50_PATTERNS/ELINK_RWA_RNO\[1\]/Y  U50_PATTERNS/ELINK_RWA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/A  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIMPJ92\[2\]/C  U50_PATTERNS/REG_STATE_0_RNIMPJ92\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/B  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNICTVA1\[4\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNICTVA1\[4\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIB6JJ1\[5\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIB6JJ1\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[7\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_0\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[3\]/CLK  U50_PATTERNS/REG_ADDR\[3\]/Q  U50_PATTERNS/REG_ADDR_RNIP4HE\[3\]/B  U50_PATTERNS/REG_ADDR_RNIP4HE\[3\]/Y  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/A  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/A  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/B  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/Y  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/A  U50_PATTERNS/REG_STATE_RNIEMR51\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIVFNB2\[2\]/C  U50_PATTERNS/REG_STATE_0_RNIVFNB2\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B_0/CLK  U50_PATTERNS/USB_RXF_B_0/Q  U50_PATTERNS/REG_ADDR_RNIILOT\[1\]/C  U50_PATTERNS/REG_ADDR_RNIILOT\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/B  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[1\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[1\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNI04LF1\[1\]/B  U50_PATTERNS/REG_STATE_RNI04LF1\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/A  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[5\]/CLK  U50_PATTERNS/REG_ADDR\[5\]/Q  U50_PATTERNS/REG_ADDR_RNIP4HE_0\[4\]/A  U50_PATTERNS/REG_ADDR_RNIP4HE_0\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/B  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/B  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[0\]/CLK  U50_PATTERNS/REG_ADDR\[0\]/Q  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/B  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/B  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/A  U50_PATTERNS/REG_STATE_RNI61O31\[3\]/Y  U50_PATTERNS/USB_TXE_B_RNIPOIA1/B  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[2\]/CLK  U50_PATTERNS/SM_BANK_SEL\[2\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/A  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[12\]/C  U50_PATTERNS/ELINK_RWA_RNO\[12\]/Y  U50_PATTERNS/ELINK_RWA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[9\]/CLK  U50_PATTERNS/SM_BANK_SEL\[9\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/A  U50_PATTERNS/SM_BANK_SEL_RNIJ41C2\[9\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[6\]/CLK  U50_PATTERNS/REG_ADDR\[6\]/Q  U50_PATTERNS/REG_ADDR_RNIP4HE\[3\]/A  U50_PATTERNS/REG_ADDR_RNIP4HE\[3\]/Y  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/A  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/A  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNITB1Q1\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNITB1Q1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/Y  U50_PATTERNS/SM_BANK_SEL\[20\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI544N3\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[0\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[0\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[4\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[4\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_1\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ_1\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIH2N32\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/A  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[8\]/CLK  U50_PATTERNS/SM_BANK_SEL\[8\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/A  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNIMCVT1/B  U50_PATTERNS/USB_TXE_B_RNIMCVT1/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/A  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[7\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[7\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[7\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[7\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNINU0T\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNINU0T\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIUB824\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/B  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[14\]/CLK  U50_PATTERNS/SM_BANK_SEL\[14\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/A  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[14\]/CLK  U50_PATTERNS/SM_BANK_SEL\[14\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/A  U50_PATTERNS/SM_BANK_SEL_RNIVJV62\[14\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[8\]/CLK  U50_PATTERNS/SM_BANK_SEL\[8\]/Q  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/A  U50_PATTERNS/SM_BANK_SEL_RNII31C2\[8\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[9\]/CLK  U50_PATTERNS/SM_BANK_SEL\[9\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[0\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[0\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNITCSS\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNITCSS\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/B  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/C  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[0\]/CLK  U50_PATTERNS/REG_ADDR\[0\]/Q  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/B  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/Y  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/A  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/A  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/A  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/Y  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/A  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/Y  U50_PATTERNS/REG_ADDR_RNO_0\[8\]/B  U50_PATTERNS/REG_ADDR_RNO_0\[8\]/Y  U50_PATTERNS/REG_ADDR_RNO\[8\]/A  U50_PATTERNS/REG_ADDR_RNO\[8\]/Y  U50_PATTERNS/REG_ADDR\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/B  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/Y  U50_PATTERNS/un1_REG_STATE_30_0_o2/A  U50_PATTERNS/un1_REG_STATE_30_0_o2/Y  U50_PATTERNS/un1_REG_STATE_35_i/B  U50_PATTERNS/un1_REG_STATE_35_i/Y  U50_PATTERNS/SM_BANK_SEL\[21\]/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNIKJIA1\[4\]/B  U50_PATTERNS/REG_STATE_RNIKJIA1\[4\]/Y  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/C  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/Y  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/B  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[5\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_0\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[5\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIULLS1\[2\]/A  U50_PATTERNS/SM_BANK_SEL_RNIULLS1\[2\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[19\]/A  U50_PATTERNS/ELINK_RWA_RNO\[19\]/Y  U50_PATTERNS/ELINK_RWA\[19\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIRBHA1\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNISJLS1\[0\]/A  U50_PATTERNS/SM_BANK_SEL_RNISJLS1\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[17\]/A  U50_PATTERNS/ELINK_RWA_RNO\[17\]/Y  U50_PATTERNS/ELINK_RWA\[17\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[10\]/CLK  U50_PATTERNS/SM_BANK_SEL\[10\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/A  U50_PATTERNS/REG_STATE_0_RNIIDPR3\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[5\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[5\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNIM29L\[5\]/A  U50_PATTERNS/WR_XFER_TYPE_RNIM29L\[5\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[6\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[6\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_WR_BI_RNO/C  U50_PATTERNS/USB_WR_BI_RNO/Y  U50_PATTERNS/USB_WR_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[1\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[1\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNITCSS\[0\]/B  U50_PATTERNS/WR_XFER_TYPE_RNITCSS\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/B  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3_0\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNICGRJB/C  U50_PATTERNS/USB_RXF_B_RNICGRJB/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/C  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNIVPN31\[0\]/A  U50_PATTERNS/REG_STATE_RNIVPN31\[0\]/Y  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/A  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIEHJ92\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIEHJ92\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIF0T21\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIF0T21\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_TRIEN_B_RNO/C  U50_PATTERNS/USB_TRIEN_B_RNO/Y  U50_PATTERNS/USB_TRIEN_B/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/B  U50_PATTERNS/USB_RXF_B_RNIGJ4U1/Y  U50_PATTERNS/USB_RXF_B_RNIP2C35/C  U50_PATTERNS/USB_RXF_B_RNIP2C35/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[2\]/CLK  U50_PATTERNS/REG_ADDR\[2\]/Q  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/C  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/B  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[2\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[2\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNIRNMR\[2\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIRNMR\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/B  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/C  U50_PATTERNS/USB_TXE_B_RNIJRFM1_0/Y  U50_PATTERNS/USB_TXE_B_RNIDI8PA/B  U50_PATTERNS/USB_TXE_B_RNIDI8PA/Y  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/A  U50_PATTERNS/REG_ADDR_RNIC9SAB\[7\]/Y  U50_PATTERNS/ELINK_ADDRA_17\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/B  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/Y  U50_PATTERNS/ELK_N_ACTIVE_RNO_0/A  U50_PATTERNS/ELK_N_ACTIVE_RNO_0/Y  U50_PATTERNS/ELK_N_ACTIVE_RNO/C  U50_PATTERNS/ELK_N_ACTIVE_RNO/Y  U50_PATTERNS/ELK_N_ACTIVE/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[6\]/CLK  U50_PATTERNS/SM_BANK_SEL\[6\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/C  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[0\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[0\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNIHT4J\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIM7T21_0\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIM7T21_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/B  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNI5IMC1\[3\]/A  U50_PATTERNS/REG_STATE_0_RNI5IMC1\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/B  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[1\]/CLK  U50_PATTERNS/REG_ADDR\[1\]/Q  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/A  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/B  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/REG_STATE_0_RNI5IMC1\[3\]/C  U50_PATTERNS/REG_STATE_0_RNI5IMC1\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/B  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/A  U50_PATTERNS/SM_BANK_SEL_RNIC2P72\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[0\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[0\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNITCSS_0\[0\]/B  U50_PATTERNS/WR_XFER_TYPE_RNITCSS_0\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/B  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[2\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[2\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNI88PP1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNIRNUB3\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/A  U50_PATTERNS/REG_STATE_RNIUGEJ5_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/C  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[2\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1\[2\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/B  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[4\]/Y  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/B  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/Y  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/B  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIP0QD3/A  U50_PATTERNS/USB_RXF_B_RNIP0QD3/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/C  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[1\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[1\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNIUT9V\[5\]/B  U50_PATTERNS/WR_XFER_TYPE_RNIUT9V\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNIMCVT1/A  U50_PATTERNS/USB_TXE_B_RNIMCVT1/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/A  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[7\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[7\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[8\]/CLK  U50_PATTERNS/REG_ADDR\[8\]/Q  U50_PATTERNS/REG_ADDR_RNIVAHE\[8\]/B  U50_PATTERNS/REG_ADDR_RNIVAHE\[8\]/Y  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/B  U50_PATTERNS/REG_ADDR_RNIHKJB1\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/A  U50_PATTERNS/REG_ADDR_RNI1O7P2\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIHBCN4/A  U50_PATTERNS/USB_RXF_B_RNIHBCN4/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/B  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[0\]/B  U50_PATTERNS/REG_ADDR_RNO\[0\]/Y  U50_PATTERNS/REG_ADDR\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[2\]/B  U50_PATTERNS/REG_ADDR_RNO\[2\]/Y  U50_PATTERNS/REG_ADDR\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/Y  U50_PATTERNS/SM_BANK_SEL\[20\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_0\[20\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_0\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNISQSJ1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNISQSJ1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[3\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[3\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNIRNMR\[2\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIRNMR\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/B  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/REG_STATE_0_RNIF0T21\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIF0T21\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[2\]/Y  U50_PATTERNS/USB_RD_BI_RNO_3/A  U50_PATTERNS/USB_RD_BI_RNO_3/Y  U50_PATTERNS/USB_RD_BI_RNO/B  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMT0T\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIMT0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNI28RP1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIIMM74\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIIMM74\[4\]/Y  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/B  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/Y  U50_PATTERNS/REG_STATE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[0\]/CLK  U50_PATTERNS/REG_ADDR\[0\]/Q  U50_PATTERNS/REG_ADDR_RNIILOT\[1\]/B  U50_PATTERNS/REG_ADDR_RNIILOT\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/B  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[1\]/C  U50_PATTERNS/SM_BANK_SEL_RNO\[1\]/Y  U50_PATTERNS/SM_BANK_SEL\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[3\]/C  U50_PATTERNS/SM_BANK_SEL_RNO\[3\]/Y  U50_PATTERNS/SM_BANK_SEL\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[2\]/C  U50_PATTERNS/SM_BANK_SEL_RNO\[2\]/Y  U50_PATTERNS/SM_BANK_SEL\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNO\[0\]/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIM7T21_0\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIM7T21_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/B  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/USB_RXF_B_RNII93Q2/B  U50_PATTERNS/USB_RXF_B_RNII93Q2/Y  U50_PATTERNS/ELK_N_ACTIVE_RNO/A  U50_PATTERNS/ELK_N_ACTIVE_RNO/Y  U50_PATTERNS/ELK_N_ACTIVE/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIBNBG1\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIBNBG1\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIVNN03\[5\]/Y  U50_PATTERNS/USB_RD_BI_RNO_4/B  U50_PATTERNS/USB_RD_BI_RNO_4/Y  U50_PATTERNS/USB_RD_BI_RNO/C  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[4\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_1\[4\]/Y  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/B  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/Y  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/B  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIP0QD3/A  U50_PATTERNS/USB_RXF_B_RNIP0QD3/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/C  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/ELK_N_ACTIVE/CLK  U50_PATTERNS/ELK_N_ACTIVE/Q  U50_PATTERNS/ELK_N_ACTIVE_RNIF389/A  U50_PATTERNS/ELK_N_ACTIVE_RNIF389/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/A  U50_PATTERNS/ELK_N_ACTIVE_RNIS2SQ2/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/B  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[5\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[5\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNIVRMR\[4\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIVRMR\[4\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/A  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[1\]/C  U50_PATTERNS/REG_ADDR_RNO\[1\]/Y  U50_PATTERNS/REG_ADDR\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[6\]/C  U50_PATTERNS/REG_ADDR_RNO\[6\]/Y  U50_PATTERNS/REG_ADDR\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[4\]/C  U50_PATTERNS/REG_ADDR_RNO\[4\]/Y  U50_PATTERNS/REG_ADDR\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[3\]/C  U50_PATTERNS/REG_ADDR_RNO\[3\]/Y  U50_PATTERNS/REG_ADDR\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[5\]/C  U50_PATTERNS/REG_ADDR_RNO\[5\]/Y  U50_PATTERNS/REG_ADDR\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[8\]/C  U50_PATTERNS/REG_ADDR_RNO\[8\]/Y  U50_PATTERNS/REG_ADDR\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/REG_ADDR_RNO\[7\]/C  U50_PATTERNS/REG_ADDR_RNO\[7\]/Y  U50_PATTERNS/REG_ADDR\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[0\]/B  U50_PATTERNS/CHKSUM_RNO\[0\]/Y  U50_PATTERNS/CHKSUM\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[3\]/B  U50_PATTERNS/CHKSUM_RNO\[3\]/Y  U50_PATTERNS/CHKSUM\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[1\]/B  U50_PATTERNS/CHKSUM_RNO\[1\]/Y  U50_PATTERNS/CHKSUM\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[2\]/B  U50_PATTERNS/CHKSUM_RNO\[2\]/Y  U50_PATTERNS/CHKSUM\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[4\]/B  U50_PATTERNS/CHKSUM_RNO\[4\]/Y  U50_PATTERNS/CHKSUM\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[5\]/B  U50_PATTERNS/CHKSUM_RNO\[5\]/Y  U50_PATTERNS/CHKSUM\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[6\]/B  U50_PATTERNS/CHKSUM_RNO\[6\]/Y  U50_PATTERNS/CHKSUM\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12_0\[0\]/Y  U50_PATTERNS/CHKSUM_RNO\[7\]/B  U50_PATTERNS/CHKSUM_RNO\[7\]/Y  U50_PATTERNS/CHKSUM\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[5\]/CLK  U50_PATTERNS/SM_BANK_SEL\[5\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/A  U50_PATTERNS/REG_STATE_RNITNN31_0\[2\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[2\]/Y  U50_PATTERNS/TFC_STOP_ADDR_T\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/A  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/Y  U50_PATTERNS/REG_STATE_RNI04LF1\[1\]/A  U50_PATTERNS/REG_STATE_RNI04LF1\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/A  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[1\]/CLK  U50_PATTERNS/REG_ADDR\[1\]/Q  U50_PATTERNS/REG_ADDR_RNIILOT\[1\]/A  U50_PATTERNS/REG_ADDR_RNIILOT\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/B  U50_PATTERNS/REG_ADDR_RNI2HF83\[1\]/Y  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/A  U50_PATTERNS/REG_ADDR_RNI0J4O4\[1\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/B  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIK5D22/B  U50_PATTERNS/USB_TXE_B_RNIK5D22/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/C  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[4\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/RD_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[7\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[6\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[5\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[3\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[3\]/Y  U50_PATTERNS/RD_XFER_TYPE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[2\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[1\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBR562\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNICON91\[9\]/C  U50_PATTERNS/SM_BANK_SEL_RNICON91\[9\]/Y  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[9\]/A  U50_PATTERNS/ELINK_RWA_RNO\[9\]/Y  U50_PATTERNS/ELINK_RWA\[9\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIJRFM1/B  U50_PATTERNS/USB_TXE_B_RNIJRFM1/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/B  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[8\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNII8LU/A  U50_PATTERNS/USB_TXE_B_RNII8LU/Y  U50_PATTERNS/USB_TXE_B_RNI036K3/B  U50_PATTERNS/USB_TXE_B_RNI036K3/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIL4M41\[7\]/B  U50_PATTERNS/SM_BANK_SEL_RNIL4M41\[7\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[11\]/A  U50_PATTERNS/ELINK_RWA_RNO\[11\]/Y  U50_PATTERNS/ELINK_RWA\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/REG_STATE_0_RNIM7T21_0\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIM7T21_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIK9II2\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/B  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[1\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/C  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/ELK_N_ACTIVE/CLK  U50_PATTERNS/ELK_N_ACTIVE/Q  U50_PATTERNS/WR_XFER_TYPE_RNIUT9V\[5\]/C  U50_PATTERNS/WR_XFER_TYPE_RNIUT9V\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNIMCVT1/A  U50_PATTERNS/USB_TXE_B_RNIMCVT1/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/A  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNI3K6I2/C  U50_PATTERNS/USB_RXF_B_RNI3K6I2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/A  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[4\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[4\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNIVRMR\[4\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIVRMR\[4\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/A  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[7\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[7\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI60P33\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI984N3\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_1\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/WR_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI0RN31\[5\]/B  U50_PATTERNS/REG_STATE_RNI0RN31\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/C  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIGAMT1\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIGAMT1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[17\]/CLK  U50_PATTERNS/SM_BANK_SEL\[17\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/A  U50_PATTERNS/SM_BANK_SEL_RNI2NV62\[17\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[3\]/A  U50_PATTERNS/REG_STATE_RNIUON31\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIV6QV1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIV6QV1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIIMM74\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIMM74\[4\]/Y  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/B  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/Y  U50_PATTERNS/REG_STATE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[7\]/CLK  U50_PATTERNS/REG_ADDR\[7\]/Q  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/C  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/A  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIVFNB2\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIVFNB2\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/Y  U50_PATTERNS/USB_RXF_B_RNI3K6I2/A  U50_PATTERNS/USB_RXF_B_RNI3K6I2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/A  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/A  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[13\]/CLK  U50_PATTERNS/SM_BANK_SEL\[13\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/A  U50_PATTERNS/SM_BANK_SEL_RNIUIV62\[13\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/B  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/OP_MODE\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STOP_ADDR\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/B  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/TFC_STRT_ADDR\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[15\]/CLK  U50_PATTERNS/SM_BANK_SEL\[15\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/A  U50_PATTERNS/SM_BANK_SEL_RNI0LV62\[15\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/C  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIS3VN\[15\]/B  U50_PATTERNS/SM_BANK_SEL_RNIS3VN\[15\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[3\]/C  U50_PATTERNS/ELINK_RWA_RNO\[3\]/Y  U50_PATTERNS/ELINK_RWA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[2\]/C  U50_PATTERNS/ELINK_RWA_RNO\[2\]/Y  U50_PATTERNS/ELINK_RWA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQ1VN\[19\]/B  U50_PATTERNS/SM_BANK_SEL_RNIQ1VN\[19\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[1\]/C  U50_PATTERNS/ELINK_RWA_RNO\[1\]/Y  U50_PATTERNS/ELINK_RWA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN_1\[0\]/Y  U50_PATTERNS/USB_RXF_B_RNI0LDG2/B  U50_PATTERNS/USB_RXF_B_RNI0LDG2/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/Y  U50_PATTERNS/USB_RD_BI_RNO_13/B  U50_PATTERNS/USB_RD_BI_RNO_13/Y  U50_PATTERNS/USB_RD_BI_RNO_9/B  U50_PATTERNS/USB_RD_BI_RNO_9/Y  U50_PATTERNS/USB_RD_BI_RNO_2/C  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI21TJ1\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI21TJ1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/USB_RXF_B_RNIKSCQ/B  U50_PATTERNS/USB_RXF_B_RNIKSCQ/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2/B  U50_PATTERNS/USB_RXF_B_RNIN32A2/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/C  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31_0\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31_0\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/C  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[3\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[3\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/Y  U50_PATTERNS/USB_RXF_B_RNI3K6I2/A  U50_PATTERNS/USB_RXF_B_RNI3K6I2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/A  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/A  U50_PATTERNS/SM_BANK_SEL_RNIUNN22\[11\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[7\]/CLK  U50_PATTERNS/SM_BANK_SEL\[7\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/A  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[7\]/CLK  U50_PATTERNS/SM_BANK_SEL\[7\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[0\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[0\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNINJMR\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNINJMR\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[1\]/CLK  U50_PATTERNS/SM_BANK_SEL\[1\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNI399C\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/C  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[6\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[6\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI08VN\[13\]/B  U50_PATTERNS/SM_BANK_SEL_RNI08VN\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[7\]/C  U50_PATTERNS/ELINK_RWA_RNO\[7\]/Y  U50_PATTERNS/ELINK_RWA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIU5VN\[13\]/B  U50_PATTERNS/SM_BANK_SEL_RNIU5VN\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[5\]/C  U50_PATTERNS/ELINK_RWA_RNO\[5\]/Y  U50_PATTERNS/ELINK_RWA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQC73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[6\]/C  U50_PATTERNS/ELINK_RWA_RNO\[6\]/Y  U50_PATTERNS/ELINK_RWA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[4\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[4\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIGN0T\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI4OCD2\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO_2\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/WR_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/WR_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIF0T21\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIF0T21\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/A  U50_PATTERNS/REG_STATE_RNI4TOT\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI7DRP1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI7DRP1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/A  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/A  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/A  U50_PATTERNS/SM_BANK_SEL_RNI3OV62\[18\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[16\]/CLK  U50_PATTERNS/SM_BANK_SEL\[16\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/A  U50_PATTERNS/SM_BANK_SEL_RNI3TN22\[16\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[5\]/CLK  U50_PATTERNS/SM_BANK_SEL\[5\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[6\]/CLK  U50_PATTERNS/REG_ADDR\[6\]/Q  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/B  U50_PATTERNS/REG_ADDR_RNI9MA41\[6\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/A  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[5\]/CLK  U50_PATTERNS/SM_BANK_SEL\[5\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[5\]/CLK  U50_PATTERNS/SM_BANK_SEL\[5\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIF01C2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNICTVA1\[4\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNICTVA1\[4\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIB6JJ1\[5\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIB6JJ1\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[6\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[6\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/C  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/A  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/Y  U50_PATTERNS/USB_RD_BI_RNO_11/A  U50_PATTERNS/USB_RD_BI_RNO_11/Y  U50_PATTERNS/USB_RD_BI_RNO_8/C  U50_PATTERNS/USB_RD_BI_RNO_8/Y  U50_PATTERNS/USB_RD_BI_RNO_2/B  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[8\]/CLK  U50_PATTERNS/REG_ADDR\[8\]/Q  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/A  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/B  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[5\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[5\]/Q  U50_PATTERNS/WR_XFER_TYPE_RNIUT9V\[5\]/A  U50_PATTERNS/WR_XFER_TYPE_RNIUT9V\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNIMCVT1/A  U50_PATTERNS/USB_TXE_B_RNIMCVT1/Y  U50_PATTERNS/USB_TXE_B_RNIGHG86/A  U50_PATTERNS/USB_TXE_B_RNIGHG86/Y  U50_PATTERNS/USB_TXE_B_RNI2CHEE/A  U50_PATTERNS/USB_TXE_B_RNI2CHEE/Y  U50_PATTERNS/USB_RXF_B_RNIV7PPU/A  U50_PATTERNS/USB_RXF_B_RNIV7PPU/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI61O31\[5\]/A  U50_PATTERNS/REG_STATE_RNI61O31\[5\]/Y  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/B  U50_PATTERNS/REG_STATE_RNIL5654\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/B  U50_PATTERNS/REG_STATE_RNI5NQN_0\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIOCG11\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/A  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_2\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_1\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_2\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_2\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_2\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIVH0LI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_2\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_1\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_1\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_1\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_1\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_30\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_28\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_27\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_26\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_24\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_22\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_19\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_18\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_30\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_30\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_30\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_3\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_30\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI0F48I7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_28\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_28\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_28\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_1\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_28\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_27\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_27\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_27\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_0\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_27\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_26\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_26\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_26\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_26\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_24\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_24\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_24\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_24\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI3ODBI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_22\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_22\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_22\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_22\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIURI1I7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_19\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_19\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_19\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIMNSGI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_19\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_18\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_18\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_18\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI1I79I7_0\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_18\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI61NEI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIKK3L1/C  U50_PATTERNS/USB_RXF_B_0_RNIKK3L1/Y  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/B  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/Y  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/B  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIJSPM\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIJSPM\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIL209\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIL209\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI5I0G\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI5I0G\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/B  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/Y  U50_PATTERNS/REG_STATE_RNIKJIA1\[4\]/A  U50_PATTERNS/REG_STATE_RNIKJIA1\[4\]/Y  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/C  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/Y  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/B  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/A  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[12\]/C  U50_PATTERNS/ELINK_RWA_RNO\[12\]/Y  U50_PATTERNS/ELINK_RWA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAECN\[5\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH37M1\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNIH37M1\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[10\]/C  U50_PATTERNS/ELINK_RWA_RNO\[10\]/Y  U50_PATTERNS/ELINK_RWA\[10\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U107_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U107_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U100_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/B  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNII8LU/B  U50_PATTERNS/USB_TXE_B_RNII8LU/Y  U50_PATTERNS/REG_STATE_0_RNI5DEG2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI5DEG2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/B  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI5I0G\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI5I0G\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI4EQR\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI4EQR\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNI03HQ\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNI03HQ\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIOB9C\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIOB9C\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI7O6I\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI7O6I\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI9UCK\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI9UCK\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/B  U50_PATTERNS/REG_STATE_RNI2TN31\[5\]/Y  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/A  U50_PATTERNS/REG_STATE_RNI4HIR1\[5\]/Y  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/B  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIP0QD3/A  U50_PATTERNS/USB_RXF_B_RNIP0QD3/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/C  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[2\]/CLK  U50_PATTERNS/REG_ADDR\[2\]/Q  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/C  U50_PATTERNS/REG_ADDR_RNIJA2T\[8\]/Y  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/B  U50_PATTERNS/REG_ADDR_RNII8A43\[6\]/Y  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/B  U50_PATTERNS/REG_ADDR_RNIERD7A\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNI2NHEN\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI8R9J\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI8R9J\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNI15HO\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNI15HO\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI4ERUI7_0\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_4\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_4\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_4\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_4\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI0L3MI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_4\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/A  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/Y  U50_PATTERNS/USB_RD_BI_RNO_11/A  U50_PATTERNS/USB_RD_BI_RNO_11/Y  U50_PATTERNS/USB_RD_BI_RNO_8/C  U50_PATTERNS/USB_RD_BI_RNO_8/Y  U50_PATTERNS/USB_RD_BI_RNO_2/B  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[2\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[2\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[1\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[1\]/Y  U50_PATTERNS/SM_BANK_SEL\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[3\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[3\]/Y  U50_PATTERNS/SM_BANK_SEL\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[2\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[2\]/Y  U50_PATTERNS/SM_BANK_SEL\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61\[4\]/Y  U50_PATTERNS/SM_BANK_SEL_RNO\[0\]/A  U50_PATTERNS/SM_BANK_SEL_RNO\[0\]/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIL33S\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIL33S\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[7\]/CLK  U50_PATTERNS/SM_BANK_SEL\[7\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/A  U50_PATTERNS/SM_BANK_SEL_RNIH21C2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNIPOIA1/A  U50_PATTERNS/USB_TXE_B_RNIPOIA1/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/A  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[6\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[6\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIGJ8H3/A  U50_PATTERNS/ELK_N_ACTIVE_RNIGJ8H3/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIGTNG9/B  U50_PATTERNS/ELK_N_ACTIVE_RNIGTNG9/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/C  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[10\]/CLK  U50_PATTERNS/SM_BANK_SEL\[10\]/Q  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNITMN22\[10\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/A  U50_PATTERNS/SM_BANK_SEL_RNII64B1\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOFLS1\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[13\]/C  U50_PATTERNS/ELINK_RWA_RNO\[13\]/Y  U50_PATTERNS/ELINK_RWA\[13\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[12\]/CLK  U50_PATTERNS/SM_BANK_SEL\[12\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/C  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIK0CG1\[5\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNO/B  U50_PATTERNS/ELK_N_ACTIVE_RNO/Y  U50_PATTERNS/ELK_N_ACTIVE/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[0\]/CLK  U50_PATTERNS/REG_ADDR\[0\]/Q  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/B  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/Y  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/A  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/A  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/A  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/Y  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/A  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/Y  U50_PATTERNS/REG_ADDR_RNO\[7\]/A  U50_PATTERNS/REG_ADDR_RNO\[7\]/Y  U50_PATTERNS/REG_ADDR\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNIKSCQ/A  U50_PATTERNS/USB_RXF_B_RNIKSCQ/Y  U50_PATTERNS/USB_RXF_B_RNIN32A2/B  U50_PATTERNS/USB_RXF_B_RNIN32A2/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/C  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/B  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNI6SJO1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI6SJO1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/C  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI65HM5\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_9\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_8\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_7\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_6\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI4ERUI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUR8OI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_9\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_9\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_9\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI3BOTI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_9\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_8\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_8\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_8\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI0FQUI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_8\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_7\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_7\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_7\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI02FQI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_7\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_6\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_6\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_6\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI15IRI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_6\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/B  U50_PATTERNS/REG_STATE_RNID2U12\[0\]/Y  U50_PATTERNS/USB_TRIEN_B/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/A  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/A  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI6VOT\[2\]/B  U50_PATTERNS/REG_STATE_RNI6VOT\[2\]/Y  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/A  U50_PATTERNS/REG_STATE_RNI74ED2\[2\]/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/A  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[3\]/CLK  U50_PATTERNS/SM_BANK_SEL\[3\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/A  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[3\]/CLK  U50_PATTERNS/SM_BANK_SEL\[3\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/A  U50_PATTERNS/SM_BANK_SEL_RNIF5P72\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[1\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[1\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNINJMR\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNINJMR\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNIK7RE3\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/A  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/USB_RXF_B_RNIIQCQ/A  U50_PATTERNS/USB_RXF_B_RNIIQCQ/Y  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/C  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/B  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[1\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIVU1F2/B  U50_PATTERNS/USB_RXF_B_0_RNIVU1F2/Y  U50_PATTERNS/TFC_STRT_ADDR_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[2\]/CLK  U50_PATTERNS/SM_BANK_SEL\[2\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/A  U50_PATTERNS/SM_BANK_SEL_RNIE4P72\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[7\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[7\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1_0\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[6\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[6\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIVI6H\[5\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIVI6H\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/A  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/S  U50_PATTERNS/REG_STATE_0_RNISUH33\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/C  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNIIQCQ/B  U50_PATTERNS/USB_RXF_B_RNIIQCQ/Y  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/C  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/B  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_RNI3UN31\[2\]/B  U50_PATTERNS/REG_STATE_RNI3UN31\[2\]/Y  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/A  U50_PATTERNS/REG_STATE_RNIB6E34\[2\]/Y  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/B  U50_PATTERNS/REG_STATE_RNIOF7911\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13A_ADJ_160M/SDIN/CLK  U_MASTER_DES/U13A_ADJ_160M/SDIN/Q  U_MASTER_DES/U13B_CCC/Core/SDIN  	(21.5:21.5:21.5) )

    (PATHCONSTRAINT U_MASTER_DES/U13A_ADJ_160M/SSHIFT/CLK  U_MASTER_DES/U13A_ADJ_160M/SSHIFT/Q  U_MASTER_DES/U13B_CCC/Core/SSHIFT  	(21.5:21.5:21.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/B  U50_PATTERNS/REG_STATE_RNI2KQN\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIJRFM1/A  U50_PATTERNS/USB_TXE_B_RNIJRFM1/Y  U50_PATTERNS/USB_TXE_B_RNIOT767/B  U50_PATTERNS/USB_TXE_B_RNIOT767/Y  U50_PATTERNS/REG_ADDR\[8\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[13\]/CLK  U50_PATTERNS/SM_BANK_SEL\[13\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI5EJ1\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI5EJ1\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/A  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/C  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/USB_RXF_B_RNIIQCQ/A  U50_PATTERNS/USB_RXF_B_RNIIQCQ/Y  U50_PATTERNS/REG_STATE_RNIJ4A61\[3\]/A  U50_PATTERNS/REG_STATE_RNIJ4A61\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/A  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/B  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[5\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[5\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIVI6H\[5\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIVI6H\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/A  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[9\]/CLK  U50_PATTERNS/SM_BANK_SEL\[9\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIMRK6\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIMRK6\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI5OTL2\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIN9G04\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNI5OTL2_0\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI5OTL2_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/A  U50_PATTERNS/REG_STATE_0_RNI78GR7\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/B  U50_PATTERNS/REG_STATE_0_RNISVK9C\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIK1D3J\[2\]/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/C  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/A  U50_PATTERNS/REG_STATE_RNIF0PH1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/B  U50_PATTERNS/REG_STATE_RNIJVGL2\[4\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/A  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[0\]/B  U50_PATTERNS/SI_CNT_RNO\[0\]/Y  U50_PATTERNS/SI_CNT\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[7\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[7\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIEQBG1\[7\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN_1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIEHJ92\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIEHJ92\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIU7M61\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIU7M61\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI3CQT4\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI3CQT4\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/B  U50_PATTERNS/WR_XFER_TYPE_RNO\[3\]/Y  U50_PATTERNS/WR_XFER_TYPE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_1\[4\]/B  U50_PATTERNS/REG_STATE_RNI2KQN_1\[4\]/Y  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/B  U50_PATTERNS/REG_STATE_RNI0SAF5\[4\]/Y  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/B  U50_PATTERNS/REG_STATE_RNIPTQ57\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/C  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/B  U50_PATTERNS/REG_STATE_RNIL2OI\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIICQE1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIICQE1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIJRTJ11\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIJRTJ11\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/B  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[7\]/CLK  U50_PATTERNS/SM_BANK_SEL\[7\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIAL9D\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNIAL9D\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH37M1\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNIH37M1\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[10\]/C  U50_PATTERNS/ELINK_RWA_RNO\[10\]/Y  U50_PATTERNS/ELINK_RWA\[10\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[9\]/CLK  U50_PATTERNS/SM_BANK_SEL\[9\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNICN9D\[8\]/A  U50_PATTERNS/SM_BANK_SEL_RNICN9D\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/B  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[12\]/C  U50_PATTERNS/ELINK_RWA_RNO\[12\]/Y  U50_PATTERNS/ELINK_RWA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNISGIK2\[7\]/Y  U50_PATTERNS/ELINK_DINA_9\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_9\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_10\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_11\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_12\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_13\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_14\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_15\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_16\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_17\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_18\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_19\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/TFC_DINA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_0\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_1\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_2\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_3\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_4\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_5\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_6\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_7\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[21\]/CLK  U50_PATTERNS/SM_BANK_SEL\[21\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8QSA2\[21\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRFIK2\[6\]/Y  U50_PATTERNS/ELINK_DINA_8\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI7P63\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNI7P63\[13\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIU5VN\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNIU5VN\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[5\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[5\]/C  U50_PATTERNS/ELINK_RWA_RNO\[5\]/Y  U50_PATTERNS/ELINK_RWA\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/Y  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/A  U50_PATTERNS/REG_STATE_RNI0DIR1\[4\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN_0\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/A  U50_PATTERNS/REG_STATE_0_RNIF9MT1\[4\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/B  U50_PATTERNS/REG_STATE_RNI1JQN\[3\]/Y  U50_PATTERNS/REG_STATE_RNI0RN31\[1\]/A  U50_PATTERNS/REG_STATE_RNI0RN31\[1\]/Y  U50_PATTERNS/USB_TXE_B_RNIVTG42/B  U50_PATTERNS/USB_TXE_B_RNIVTG42/Y  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/A  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/Y  U50_PATTERNS/REG_STATE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI0N432/B  U50_PATTERNS/USB_RXF_B_0_RNI0N432/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/B  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNIM7A61/B  U50_PATTERNS/USB_RXF_B_RNIM7A61/Y  U50_PATTERNS/USB_RXF_B_RNIJV1A2/A  U50_PATTERNS/USB_RXF_B_RNIJV1A2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[15\]/CLK  U50_PATTERNS/SM_BANK_SEL\[15\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIM873\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNIM873\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[15\]/CLK  U50_PATTERNS/SM_BANK_SEL\[15\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI9R63\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNI9R63\[13\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI08VN\[13\]/C  U50_PATTERNS/SM_BANK_SEL_RNI08VN\[13\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[7\]/C  U50_PATTERNS/ELINK_RWA_RNO\[7\]/Y  U50_PATTERNS/ELINK_RWA\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[15\]/CLK  U50_PATTERNS/SM_BANK_SEL\[15\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIN973\[19\]/C  U50_PATTERNS/SM_BANK_SEL_RNIN973\[19\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIQ1VN\[19\]/C  U50_PATTERNS/SM_BANK_SEL_RNIQ1VN\[19\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[1\]/C  U50_PATTERNS/ELINK_RWA_RNO\[1\]/Y  U50_PATTERNS/ELINK_RWA\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[0\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[0\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNINJMR_0\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNINJMR_0\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[10\]/CLK  U50_PATTERNS/SM_BANK_SEL\[10\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIMRK6\[10\]/A  U50_PATTERNS/SM_BANK_SEL_RNIMRK6\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNIBNN91\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/A  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIHK3A1\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIHK3A1\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNI0LDG2/A  U50_PATTERNS/USB_RXF_B_RNI0LDG2/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_12\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIS8NHI7_0\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_12\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_12\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_12\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIVUBPI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_12\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[3\]/CLK  U50_PATTERNS/REG_ADDR\[3\]/Q  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/B  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/A  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/A  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/Y  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/A  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/Y  U50_PATTERNS/REG_ADDR_RNO_0\[8\]/B  U50_PATTERNS/REG_ADDR_RNO_0\[8\]/Y  U50_PATTERNS/REG_ADDR_RNO\[8\]/A  U50_PATTERNS/REG_ADDR_RNO\[8\]/Y  U50_PATTERNS/REG_ADDR\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[4\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[4\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[4\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/RD_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[7\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[7\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[6\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[6\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[5\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[5\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[3\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[3\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[3\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[3\]/Y  U50_PATTERNS/RD_XFER_TYPE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[1\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[1\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/C  U50_PATTERNS/REG_STATE_0_RNIFI3A1\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNIU8TE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNIU8TE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIDMPM\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIDMPM\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI195K1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI195K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIFSV8\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIFSV8\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIU0V31\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIU0V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIMHLG\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIMHLG\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIA5411\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIA5411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNI5OTL2_0\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI5OTL2_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI0BTE\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI0BTE\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIFOPM\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIFOPM\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI5D5K1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI5D5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIHUV8\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIHUV8\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI25V31\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI25V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNIQSGQ\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNIQSGQ\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIU0V31\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIU0V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI2L9J\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI2L9J\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI3LHF1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI3LHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNIVB0G\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNIVB0G\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIA5411\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIA5411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_14\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_14\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_14\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_14\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNIOJLG\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI0FQUI7\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_14\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNII59C\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNII59C\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRT9H1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRT9H1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNIU7QR\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNIU7QR\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI195K1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI195K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI1I6I\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI1I6I\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIHO5B1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIHO5B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNISUGQ\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNISUGQ\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI25V31\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI25V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI4N9J\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI4N9J\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI7PHF1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI7PHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI1E0G\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI1E0G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIK79C\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIK79C\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI05DI1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI05DI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI0AQR\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI0AQR\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI5D5K1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI5D5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI3K6I\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI3K6I\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNILS5B1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNILS5B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[11\]/CLK  U50_PATTERNS/SM_BANK_SEL\[11\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI1AJ1\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI8Q63\[12\]/B  U50_PATTERNS/SM_BANK_SEL_RNI8Q63\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[6\]/C  U50_PATTERNS/ELINK_RWA_RNO\[6\]/Y  U50_PATTERNS/ELINK_RWA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/B  U50_PATTERNS/REG_STATE_RNIVGQN\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU1LF1\[1\]/A  U50_PATTERNS/REG_STATE_RNIU1LF1\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/C  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/TFC_STOP_ADDR\[0\]/CLK  U50_PATTERNS/TFC_STOP_ADDR\[0\]/Q  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[0\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/TFC_STOP_ADDR\[2\]/CLK  U50_PATTERNS/TFC_STOP_ADDR\[2\]/Q  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[2\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[2\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNIRUGO\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNIRUGO\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI3LHF1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI3LHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNIQRDN\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNIQRDN\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIHO5B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIHO5B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNI3N911\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNI3N911\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRT9H1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRT9H1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI2L9J\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI2L9J\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI801I1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI801I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/USB_RD_BI_RNO_7/A  U50_PATTERNS/USB_RD_BI_RNO_7/Y  U50_PATTERNS/USB_RD_BI_RNO_2/A  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNIT0HO\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNIT0HO\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI7PHF1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI7PHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNI6SC21\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNI6SC21\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI05DI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI05DI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNISTDN\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNISTDN\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNILS5B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNILS5B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI4N9J\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI4N9J\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIC41I1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIC41I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/USB_OE_BI_RNO_4/A  U50_PATTERNS/USB_OE_BI_RNO_4/Y  U50_PATTERNS/USB_OE_BI_RNO_2/A  U50_PATTERNS/USB_OE_BI_RNO_2/Y  U50_PATTERNS/USB_OE_BI_RNO/C  U50_PATTERNS/USB_OE_BI_RNO/Y  U50_PATTERNS/USB_OE_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/un1_REG_STATE_35_i_a2_RNO/B  U50_PATTERNS/un1_REG_STATE_35_i_a2_RNO/Y  U50_PATTERNS/un1_REG_STATE_35_i_a2/A  U50_PATTERNS/un1_REG_STATE_35_i_a2/Y  U50_PATTERNS/un1_REG_STATE_35_i/A  U50_PATTERNS/un1_REG_STATE_35_i/Y  U50_PATTERNS/SM_BANK_SEL\[21\]/D  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIFT2S\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIFT2S\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI801I1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI801I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN_2\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNIGAMT1\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIGAMT1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[15\]/CLK  U50_PATTERNS/SM_BANK_SEL\[15\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOA73\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNIOA73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/C  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[2\]/C  U50_PATTERNS/ELINK_RWA_RNO\[2\]/Y  U50_PATTERNS/ELINK_RWA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIHV2S\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIHV2S\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIC41I1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIC41I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[9\]/CLK  U50_PATTERNS/SM_BANK_SEL\[9\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNICN9D\[8\]/A  U50_PATTERNS/SM_BANK_SEL_RNICN9D\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIL77M1\[7\]/A  U50_PATTERNS/SM_BANK_SEL_RNIL77M1\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[14\]/C  U50_PATTERNS/ELINK_RWA_RNO\[14\]/Y  U50_PATTERNS/ELINK_RWA\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIVPN31\[0\]/B  U50_PATTERNS/REG_STATE_RNIVPN31\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIK5D22/C  U50_PATTERNS/USB_TXE_B_RNIK5D22/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/C  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/USB_OE_BI_RNO_6/B  U50_PATTERNS/USB_OE_BI_RNO_6/Y  U50_PATTERNS/USB_OE_BI_RNO_2/C  U50_PATTERNS/USB_OE_BI_RNO_2/Y  U50_PATTERNS/USB_OE_BI_RNO/C  U50_PATTERNS/USB_OE_BI_RNO/Y  U50_PATTERNS/USB_OE_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[1\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[1\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNINJMR_0\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNINJMR_0\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIRON38_0\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/C  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIMJ33O\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIMJ33O\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[14\]/CLK  U50_PATTERNS/SM_BANK_SEL\[14\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI5EJ1\[14\]/A  U50_PATTERNS/SM_BANK_SEL_RNI5EJ1\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/A  U50_PATTERNS/SM_BANK_SEL_RNI6O63\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/B  U50_PATTERNS/SM_BANK_SEL_RNIT4VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[4\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[4\]/C  U50_PATTERNS/ELINK_RWA_RNO\[4\]/Y  U50_PATTERNS/ELINK_RWA\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIHK3A1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIHK3A1\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNI0LDG2/A  U50_PATTERNS/USB_RXF_B_RNI0LDG2/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[4\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[4\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI906B1\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI906B1\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI5LTB4\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNIK5D22/A  U50_PATTERNS/USB_TXE_B_RNIK5D22/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/C  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN\[4\]/Y  U50_PATTERNS/USB_WR_BI_RNO_1/C  U50_PATTERNS/USB_WR_BI_RNO_1/Y  U50_PATTERNS/USB_WR_BI_RNO/B  U50_PATTERNS/USB_WR_BI_RNO/Y  U50_PATTERNS/USB_WR_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIEG8V3\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIPDNBC\[1\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/A  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN_1\[0\]/Y  U50_PATTERNS/USB_OE_BI_RNO_6/A  U50_PATTERNS/USB_OE_BI_RNO_6/Y  U50_PATTERNS/USB_OE_BI_RNO_2/C  U50_PATTERNS/USB_OE_BI_RNO_2/Y  U50_PATTERNS/USB_OE_BI_RNO/C  U50_PATTERNS/USB_OE_BI_RNO/Y  U50_PATTERNS/USB_OE_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIPB73\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNIPB73\[15\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIS3VN\[15\]/C  U50_PATTERNS/SM_BANK_SEL_RNIS3VN\[15\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[3\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[3\]/C  U50_PATTERNS/ELINK_RWA_RNO\[3\]/Y  U50_PATTERNS/ELINK_RWA\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[1\]/CLK  U50_PATTERNS/SM_BANK_SEL\[1\]/Q  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/C  U50_PATTERNS/SM_BANK_SEL_RNIJ57M1\[8\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[12\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[12\]/C  U50_PATTERNS/ELINK_RWA_RNO\[12\]/Y  U50_PATTERNS/ELINK_RWA\[12\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNI575O/B  U50_PATTERNS/USB_RXF_B_RNI575O/Y  U50_PATTERNS/USB_RD_BI_RNO_10/C  U50_PATTERNS/USB_RD_BI_RNO_10/Y  U50_PATTERNS/USB_RD_BI_RNO_7/B  U50_PATTERNS/USB_RD_BI_RNO_7/Y  U50_PATTERNS/USB_RD_BI_RNO_2/A  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U200A_TFC/GP_PG_SM\[2\]/CLK  U200A_TFC/GP_PG_SM\[2\]/Q  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/B  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/Y  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/B  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/Y  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/A  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/Y  U200A_TFC/un1_ADDR_POINTER_2_I_1/B  U200A_TFC/un1_ADDR_POINTER_2_I_1/Y  U200A_TFC/un1_ADDR_POINTER_2_I_36/A  U200A_TFC/un1_ADDR_POINTER_2_I_36/Y  U200A_TFC/un1_ADDR_POINTER_2_I_35/A  U200A_TFC/un1_ADDR_POINTER_2_I_35/Y  U200A_TFC/un1_ADDR_POINTER_2_I_41/A  U200A_TFC/un1_ADDR_POINTER_2_I_41/Y  U200A_TFC/un1_ADDR_POINTER_2_I_44/A  U200A_TFC/un1_ADDR_POINTER_2_I_44/Y  U200A_TFC/un1_ADDR_POINTER_2_I_34/B  U200A_TFC/un1_ADDR_POINTER_2_I_34/Y  U200A_TFC/ADDR_POINTER_RNO_2\[7\]/C  U200A_TFC/ADDR_POINTER_RNO_2\[7\]/Y  U200A_TFC/ADDR_POINTER_RNO\[7\]/C  U200A_TFC/ADDR_POINTER_RNO\[7\]/Y  U200A_TFC/ADDR_POINTER\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[1\]/CLK  U50_PATTERNS/SM_BANK_SEL\[1\]/Q  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIL77M1\[7\]/B  U50_PATTERNS/SM_BANK_SEL_RNIL77M1\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[14\]/C  U50_PATTERNS/ELINK_RWA_RNO\[14\]/Y  U50_PATTERNS/ELINK_RWA\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[1\]/CLK  U50_PATTERNS/SM_BANK_SEL\[1\]/Q  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/B  U50_PATTERNS/SM_BANK_SEL_RNITVGH\[1\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIH37M1\[10\]/B  U50_PATTERNS/SM_BANK_SEL_RNIH37M1\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[10\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[10\]/C  U50_PATTERNS/ELINK_RWA_RNO\[10\]/Y  U50_PATTERNS/ELINK_RWA\[10\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[7\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[7\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/Y  U50_PATTERNS/USB_RXF_B_RNI3K6I2/A  U50_PATTERNS/USB_RXF_B_RNI3K6I2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/A  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[15\]/CLK  U50_PATTERNS/SM_BANK_SEL\[15\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/B  U50_PATTERNS/SM_BANK_SEL_RNI7GJ1\[14\]/Y  U50_PATTERNS/SM_BANK_SEL_RNI8Q63\[12\]/A  U50_PATTERNS/SM_BANK_SEL_RNI8Q63\[12\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/C  U50_PATTERNS/SM_BANK_SEL_RNIV6VN\[16\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[6\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[6\]/C  U50_PATTERNS/ELINK_RWA_RNO\[6\]/Y  U50_PATTERNS/ELINK_RWA\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/A  U50_PATTERNS/REG_STATE_RNITEQN_2\[0\]/Y  U50_PATTERNS/USB_WR_BI_RNO_0/A  U50_PATTERNS/USB_WR_BI_RNO_0/Y  U50_PATTERNS/USB_WR_BI_RNO/A  U50_PATTERNS/USB_WR_BI_RNO/Y  U50_PATTERNS/USB_WR_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNICTVA1\[4\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNICTVA1\[4\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[5\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[5\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/A  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNIM7A61/B  U50_PATTERNS/USB_RXF_B_RNIM7A61/Y  U50_PATTERNS/USB_RXF_B_RNIJV1A2/A  U50_PATTERNS/USB_RXF_B_RNIJV1A2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIHK3A1_0\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIHK3A1_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/B  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/A  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/B  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/B  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/B  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/B  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIJQ0T\[7\]/Y  U50_PATTERNS/USB_OE_BI_RNO_5/A  U50_PATTERNS/USB_OE_BI_RNO_5/Y  U50_PATTERNS/USB_OE_BI_RNO_2/B  U50_PATTERNS/USB_OE_BI_RNO_2/Y  U50_PATTERNS/USB_OE_BI_RNO/C  U50_PATTERNS/USB_OE_BI_RNO/Y  U50_PATTERNS/USB_OE_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPG0QM\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPG0QM\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[16\]/CLK  U50_PATTERNS/SM_BANK_SEL\[16\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/A  U50_PATTERNS/SM_BANK_SEL_RNI9IJ1\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIM873\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNIM873\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/C  U50_PATTERNS/SM_BANK_SEL_RNIP0VN\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[0\]/C  U50_PATTERNS/ELINK_RWA_RNO\[0\]/Y  U50_PATTERNS/ELINK_RWA\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/TFC_STOP_ADDR\[6\]/CLK  U50_PATTERNS/TFC_STOP_ADDR\[6\]/Q  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[6\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0_RNO\[6\]/Y  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[6\]/A  U50_PATTERNS/N_WR_USB_ADBUS_0_iv_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI38BJ\[4\]/Y  U50_PATTERNS/USB_RD_BI_RNO_7/C  U50_PATTERNS/USB_RD_BI_RNO_7/Y  U50_PATTERNS/USB_RD_BI_RNO_2/A  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2S3U2\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI2S3U2\[4\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/C  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ\[3\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2S3U2\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI2S3U2\[4\]/Y  U50_PATTERNS/USB_RD_BI_RNO_0/C  U50_PATTERNS/USB_RD_BI_RNO_0/Y  U50_PATTERNS/USB_RD_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI2DTE\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI2DTE\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIHQPM\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIHQPM\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI9H5K1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI9H5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIJ009\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIJ009\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI69V31\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI69V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_27\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_26\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/REG_STATE_RNIL2OI_0\[4\]/B  U50_PATTERNS/REG_STATE_RNIL2OI_0\[4\]/Y  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/C  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNIU0HQ\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNIU0HQ\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI69V31\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI69V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI6P9J\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI6P9J\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIBTHF1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIBTHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI3G0G\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI3G0G\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUNTU\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUNTU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIM99C\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIM99C\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI49DI1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI49DI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI2CQR\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI2CQR\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI9H5K1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI9H5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI5M6I\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI5M6I\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIP06B1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIP06B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI5OHC\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI5OHC\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIPLQI\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIPLQI\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIEK3P\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIEK3P\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI4KCV\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI4KCV\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIRKL51\[5\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIRKL51\[5\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIJMUB1\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIJMUB1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNICP7I1\[7\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNICP7I1\[7\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI6TGO1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI6TGO1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI12QU1\[9\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI12QU1\[9\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI46UD2\[10\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI46UD2\[10\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI8B2T2\[11\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI8B2T2\[11\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIDH6C3\[12\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIDH6C3\[12\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNO\[13\]/A  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNO\[13\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[13\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNIV2HO\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNIV2HO\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIBTHF1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIBTHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_5\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNI8UC21\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNI8UC21\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI49DI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI49DI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNIUVDN\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNIUVDN\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIP06B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIP06B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIJGJF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_4\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI6P9J\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI6P9J\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIG81I1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIG81I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U106_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U106_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIHK3A1_0\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIHK3A1_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/B  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[4\]/CLK  U50_PATTERNS/SM_BANK_SEL\[4\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/B  U50_PATTERNS/SM_BANK_SEL_RNI35MB\[3\]/Y  U50_PATTERNS/SM_BANK_SEL_RNICGCN\[7\]/A  U50_PATTERNS/SM_BANK_SEL_RNICGCN\[7\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIL77M1\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIL77M1\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[14\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[14\]/C  U50_PATTERNS/ELINK_RWA_RNO\[14\]/Y  U50_PATTERNS/ELINK_RWA\[14\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/Y  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/A  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIP0QD3/A  U50_PATTERNS/USB_RXF_B_RNIP0QD3/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/C  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIJ13S\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIJ13S\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIG81I1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIG81I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI8OS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIHK3A1_0\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIHK3A1_0\[5\]/Y  U50_PATTERNS/USB_TXE_B_RNI5U5S4/B  U50_PATTERNS/USB_TXE_B_RNI5U5S4/Y  U50_PATTERNS/USB_TXE_B_RNIS7MS8/A  U50_PATTERNS/USB_TXE_B_RNIS7MS8/Y  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/B  U50_PATTERNS/REG_STATE_RNIKDASE1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[18\]/CLK  U50_PATTERNS/SM_BANK_SEL\[18\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/B  U50_PATTERNS/SM_BANK_SEL_RNIFOJ1\[18\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIOA73\[16\]/A  U50_PATTERNS/SM_BANK_SEL_RNIOA73\[16\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/C  U50_PATTERNS/SM_BANK_SEL_RNIR2VN\[1\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[2\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[2\]/C  U50_PATTERNS/ELINK_RWA_RNO\[2\]/Y  U50_PATTERNS/ELINK_RWA\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/B  U50_PATTERNS/REG_STATE_RNI3UN31_1\[3\]/Y  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/A  U50_PATTERNS/REG_STATE_RNI7FAV2\[3\]/Y  U50_PATTERNS/USB_RXF_B_RNIP0QD3/A  U50_PATTERNS/USB_RXF_B_RNIP0QD3/Y  U50_PATTERNS/USB_RXF_B_RNIGVGP81/B  U50_PATTERNS/USB_RXF_B_RNIGVGP81/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/A  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[0\]/CLK  U50_PATTERNS/REG_ADDR\[0\]/Q  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/B  U50_PATTERNS/REG_ADDR_RNIBCPL\[2\]/Y  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/A  U50_PATTERNS/REG_ADDR_RNI6T1T\[3\]/Y  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/A  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/A  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/Y  U50_PATTERNS/REG_ADDR_RNO\[6\]/A  U50_PATTERNS/REG_ADDR_RNO\[6\]/Y  U50_PATTERNS/REG_ADDR\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[3\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[3\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/B  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI5OHC\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI5OHC\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIPLQI\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIPLQI\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIEK3P\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIEK3P\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI4KCV\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI4KCV\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIRKL51\[5\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIRKL51\[5\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIJMUB1\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIJMUB1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNICP7I1\[7\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNICP7I1\[7\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI6TGO1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI6TGO1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI12QU1\[9\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI12QU1\[9\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI46UD2\[10\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI46UD2\[10\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI8B2T2\[11\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI8B2T2\[11\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIDH6C3\[12\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIDH6C3\[12\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNO\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNO\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[4\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[4\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[4\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/RD_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[7\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[7\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[7\]/Y  U50_PATTERNS/RD_XFER_TYPE\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[6\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[6\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[5\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[5\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[5\]/Y  U50_PATTERNS/RD_XFER_TYPE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[3\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[3\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[3\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[3\]/Y  U50_PATTERNS/RD_XFER_TYPE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[2\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[1\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[1\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[1\]/Y  U50_PATTERNS/RD_XFER_TYPE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIUFQN\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNO_0\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNO\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNO\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U115_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_10\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_21\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNIHK3A1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIHK3A1\[5\]/Y  U50_PATTERNS/USB_RXF_B_RNI0LDG2/A  U50_PATTERNS/USB_RXF_B_RNI0LDG2/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/A  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[6\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[6\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/B  U50_PATTERNS/RD_XFER_TYPE_RNI30NR\[6\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/C  U50_PATTERNS/RD_XFER_TYPE_RNITJ4J2\[2\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/C  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/B  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIFPSP\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPG0QM\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPG0QM\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U0_PATT_TFC_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[2\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[2\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3BJ_1\[3\]/Y  U50_PATTERNS/USB_RD_BI_RNO_10/A  U50_PATTERNS/USB_RD_BI_RNO_10/Y  U50_PATTERNS/USB_RD_BI_RNO_7/B  U50_PATTERNS/USB_RD_BI_RNO_7/Y  U50_PATTERNS/USB_RD_BI_RNO_2/A  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_0\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/B  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/Y  U50_PATTERNS/USB_RD_BI_RNO_6/C  U50_PATTERNS/USB_RD_BI_RNO_6/Y  U50_PATTERNS/USB_RD_BI_RNO_1/C  U50_PATTERNS/USB_RD_BI_RNO_1/Y  U50_PATTERNS/USB_RD_BI_RNO_0/A  U50_PATTERNS/USB_RD_BI_RNO_0/Y  U50_PATTERNS/USB_RD_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI60FE\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI60FE\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUNTU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUNTU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNITRTE2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIOP8K5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIHMPUE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/USB_RD_BI_RNO_14/B  U50_PATTERNS/USB_RD_BI_RNO_14/Y  U50_PATTERNS/USB_RD_BI_RNO_10/B  U50_PATTERNS/USB_RD_BI_RNO_10/Y  U50_PATTERNS/USB_RD_BI_RNO_7/B  U50_PATTERNS/USB_RD_BI_RNO_7/Y  U50_PATTERNS/USB_RD_BI_RNO_2/A  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNIL2OI_0\[4\]/A  U50_PATTERNS/REG_STATE_RNIL2OI_0\[4\]/Y  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/C  U50_PATTERNS/REG_STATE_RNIM7D22\[4\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/U117_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U117_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U117_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U117_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U117_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U117_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U114_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U114_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_24\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_25\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_11\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B_0/CLK  U50_PATTERNS/USB_RXF_B_0/Q  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/C  U50_PATTERNS/USB_RXF_B_0_RNIER5H2/Y  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/A  U50_PATTERNS/USB_RXF_B_0_RNIPEI6A/Y  U50_PATTERNS/SM_BANK_SEL\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI2KQN_0\[4\]/A  U50_PATTERNS/REG_STATE_RNI2KQN_0\[4\]/Y  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/S  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/A  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/A  U50_PATTERNS/REG_STATE_RNI1JQN\[1\]/Y  U50_PATTERNS/USB_OE_BI_RNO_3/B  U50_PATTERNS/USB_OE_BI_RNO_3/Y  U50_PATTERNS/USB_OE_BI_RNO_1/A  U50_PATTERNS/USB_OE_BI_RNO_1/Y  U50_PATTERNS/USB_OE_BI_RNO_0/A  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN_0\[5\]/A  U50_PATTERNS/REG_STATE_RNI4MQN_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIMPJ92\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIMPJ92\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/B  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/ELINKS_STRT_ADDR\[0\]/CLK  U50_PATTERNS/ELINKS_STRT_ADDR\[0\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/ELINKS_STRT_ADDR\[2\]/CLK  U50_PATTERNS/ELINKS_STRT_ADDR\[2\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U112_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_15\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U105_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNI575O/B  U50_PATTERNS/USB_RXF_B_RNI575O/Y  U50_PATTERNS/REG_STATE_RNI5G241\[2\]/B  U50_PATTERNS/REG_STATE_RNI5G241\[2\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI2S3U2\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI2S3U2\[4\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/C  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/U114_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U114_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U114_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U114_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U110_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U104_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_16\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_RNIE3U12\[5\]/B  U50_PATTERNS/REG_STATE_RNIE3U12\[5\]/Y  U50_PATTERNS/REG_STATE_RNIGERD2\[4\]/A  U50_PATTERNS/REG_STATE_RNIGERD2\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/Y  U50_PATTERNS/SM_BANK_SEL\[20\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNING66H1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNING66H1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1_0\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIAD3A1_0\[0\]/Y  U50_PATTERNS/USB_RD_BI_RNO_9/C  U50_PATTERNS/USB_RD_BI_RNO_9/Y  U50_PATTERNS/USB_RD_BI_RNO_2/C  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/USB_RXF_B_0_RNIU2AB1/A  U50_PATTERNS/USB_RXF_B_0_RNIU2AB1/Y  U50_PATTERNS/USB_RXF_B_0_RNI002F2/A  U50_PATTERNS/USB_RXF_B_0_RNI002F2/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/Y  U50_PATTERNS/USB_OE_BI_RNO_4/B  U50_PATTERNS/USB_OE_BI_RNO_4/Y  U50_PATTERNS/USB_OE_BI_RNO_2/A  U50_PATTERNS/USB_OE_BI_RNO_2/Y  U50_PATTERNS/USB_OE_BI_RNO/C  U50_PATTERNS/USB_OE_BI_RNO/Y  U50_PATTERNS/USB_OE_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/OP_MODE\[0\]/CLK  U50_PATTERNS/OP_MODE\[0\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/OP_MODE\[2\]/CLK  U50_PATTERNS/OP_MODE\[2\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_33\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_20\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/B  U50_PATTERNS/REG_STATE_RNI4MQN_1\[5\]/Y  U50_PATTERNS/REG_STATE_RNIE3U12\[5\]/A  U50_PATTERNS/REG_STATE_RNIE3U12\[5\]/Y  U50_PATTERNS/REG_STATE_RNIGERD2\[4\]/A  U50_PATTERNS/REG_STATE_RNIGERD2\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/Y  U50_PATTERNS/SM_BANK_SEL\[20\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNIDHQ11/B  U50_PATTERNS/USB_RXF_B_RNIDHQ11/Y  U50_PATTERNS/USB_RXF_B_RNI3K6I2/B  U50_PATTERNS/USB_RXF_B_RNI3K6I2/Y  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIR0NJ3\[6\]/Y  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/A  U50_PATTERNS/REG_STATE_RNI904KE\[2\]/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/C  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[7\]/CLK  U50_PATTERNS/SM_BANK_SEL\[7\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/B  U50_PATTERNS/SM_BANK_SEL_RNIBDMB\[8\]/Y  U50_PATTERNS/SM_BANK_SEL_RNICON91\[9\]/A  U50_PATTERNS/SM_BANK_SEL_RNICON91\[9\]/Y  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/C  U50_PATTERNS/SM_BANK_SEL_RNID1N12\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[9\]/A  U50_PATTERNS/ELINK_RWA_RNO\[9\]/Y  U50_PATTERNS/ELINK_RWA\[9\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_22\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_23\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_9\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_2\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/USB_RXF_B_0_RNI27AB1_0/C  U50_PATTERNS/USB_RXF_B_0_RNI27AB1_0/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/B  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/USB_RXF_B_0_RNI27AB1_0/A  U50_PATTERNS/USB_RXF_B_0_RNI27AB1_0/Y  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/B  U50_PATTERNS/REG_STATE_RNIVU1F2\[1\]/Y  U50_PATTERNS/ELINKS_STOP_ADDR_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1_0\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1_0\[0\]/Y  U50_PATTERNS/USB_RD_BI_RNO_9/C  U50_PATTERNS/USB_RD_BI_RNO_9/Y  U50_PATTERNS/USB_RD_BI_RNO_2/C  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNI575O/B  U50_PATTERNS/USB_RXF_B_RNI575O/Y  U50_PATTERNS/REG_STATE_RNI5G241\[2\]/B  U50_PATTERNS/REG_STATE_RNI5G241\[2\]/Y  U50_PATTERNS/USB_RD_BI_RNO_4/A  U50_PATTERNS/USB_RD_BI_RNO_4/Y  U50_PATTERNS/USB_RD_BI_RNO/C  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/USB_RXF_B_0_RNI27AB1_0/A  U50_PATTERNS/USB_RXF_B_0_RNI27AB1_0/Y  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIPMBN4\[0\]/Y  U50_PATTERNS/CHKSUM\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_1\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNITB1Q1\[5\]/A  U50_PATTERNS/RD_USB_ADBUS_RNITB1Q1\[5\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIV3027\[5\]/Y  U50_PATTERNS/SM_BANK_SEL\[20\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[7\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[7\]/Q  U50_PATTERNS/USB_RD_BI_RNO_14/A  U50_PATTERNS/USB_RD_BI_RNO_14/Y  U50_PATTERNS/USB_RD_BI_RNO_10/B  U50_PATTERNS/USB_RD_BI_RNO_10/Y  U50_PATTERNS/USB_RD_BI_RNO_7/B  U50_PATTERNS/USB_RD_BI_RNO_7/Y  U50_PATTERNS/USB_RD_BI_RNO_2/A  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U116_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U107_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U107_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U107_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U107_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U106_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U106_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_17\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U101_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_13\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_4\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1_0\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIAD3A1_0\[0\]/Y  U50_PATTERNS/USB_RD_BI_RNO_9/C  U50_PATTERNS/USB_RD_BI_RNO_9/Y  U50_PATTERNS/USB_RD_BI_RNO_2/C  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/USB_RXF_B_0_RNI27AB1/A  U50_PATTERNS/USB_RXF_B_0_RNI27AB1/Y  U50_PATTERNS/USB_RXF_B_0_RNI0N432/A  U50_PATTERNS/USB_RXF_B_0_RNI0N432/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNI3UN31_0\[3\]/A  U50_PATTERNS/REG_STATE_RNI3UN31_0\[3\]/Y  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/C  U50_PATTERNS/REG_STATE_RNI4CAV2\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/B  U50_PATTERNS/REG_STATE_RNITEQN\[0\]/Y  U50_PATTERNS/USB_RD_BI_RNO_8/B  U50_PATTERNS/USB_RD_BI_RNO_8/Y  U50_PATTERNS/USB_RD_BI_RNO_2/B  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIV8VEH1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7_0\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI22MEI7_2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[4\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[4\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61_0\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61_0\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[9\]/CLK  U50_PATTERNS/SM_BANK_SEL\[9\]/Q  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/C  U50_PATTERNS/SM_BANK_SEL_RNI6GE7\[10\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIL4M41\[7\]/A  U50_PATTERNS/SM_BANK_SEL_RNIL4M41\[7\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/C  U50_PATTERNS/SM_BANK_SEL_RNIMDLS1\[7\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[11\]/A  U50_PATTERNS/ELINK_RWA_RNO\[11\]/Y  U50_PATTERNS/ELINK_RWA\[11\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B/CLK  U50_PATTERNS/USB_RXF_B/Q  U50_PATTERNS/USB_RXF_B_RNI575O/B  U50_PATTERNS/USB_RXF_B_RNI575O/Y  U50_PATTERNS/USB_OE_BI_RNO_5/B  U50_PATTERNS/USB_OE_BI_RNO_5/Y  U50_PATTERNS/USB_OE_BI_RNO_2/B  U50_PATTERNS/USB_OE_BI_RNO_2/Y  U50_PATTERNS/USB_OE_BI_RNO/C  U50_PATTERNS/USB_OE_BI_RNO/Y  U50_PATTERNS/USB_OE_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[1\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[1\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIRVAJ_0\[0\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/A  U50_PATTERNS/RD_USB_ADBUS_RNIHN4K4\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/A  U50_PATTERNS/WR_XFER_TYPE_RNO\[4\]/Y  U50_PATTERNS/WR_XFER_TYPE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U113_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U109_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U108_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U103_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_14\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_5\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[4\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[4\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/A  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/A  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23_RNIQCAH\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23_RNIQCAH\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIEU7A1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIEU7A1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15_RNISGAD\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15_RNISGAD\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2_RNIJ1AR1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2_RNIJ1AR1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20_RNIVQMJ\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20_RNIVQMJ\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI9AST1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI9AST1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21_RNIP97G\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21_RNIP97G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29_RNI26G41\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29_RNI26G41\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI41T63\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI41T63\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13_RNIQA4B\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13_RNIQA4B\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNITQ5H1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNITQ5H1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11_RNIO4U81\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11_RNIO4U81\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI93BG2\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI93BG2\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25_RNI253Q\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25_RNI253Q\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIC9VM1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIC9VM1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI41T63\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI41T63\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10_RNIARH31\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10_RNIARH31\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI3DKU1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI3DKU1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3_RNIQBVR\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3_RNIQBVR\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI93BG2\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI93BG2\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17_RNI360L\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17_RNI360L\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIC9VM1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIC9VM1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI41T63\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI41T63\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5_RNISH5U\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5_RNISH5U\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNITQ5H1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNITQ5H1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/ELINKS_STRT_ADDR\[6\]/CLK  U50_PATTERNS/ELINKS_STRT_ADDR\[6\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_1_RNIJM9K\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_1_RNIJM9K\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI3DKU1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI3DKU1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNI52JM3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI1NT87\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_27_RNIJSNU\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_27_RNIJSNU\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI9AST1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI9AST1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIMK66P\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIMK66P\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_7_RNIFF051\[1\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_7_RNIFF051\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2_RNIJ1AR1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2_RNIJ1AR1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIIM2N4\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/USB_RXF_B_0_RNIU2AB1/S  U50_PATTERNS/USB_RXF_B_0_RNIU2AB1/Y  U50_PATTERNS/USB_RXF_B_0_RNI002F2/A  U50_PATTERNS/USB_RXF_B_0_RNI002F2/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/OP_MODE\[6\]/CLK  U50_PATTERNS/OP_MODE\[6\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_7\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI195K1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI195K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIU0V31\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIU0V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIA5411\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIA5411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI5D5K1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI5D5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI25V31\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI25V31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIE9411\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31_RNIEM4I\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_31_RNIEM4I\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIEU7A1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIEU7A1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIS2TE3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI6DDH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNISKO5G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_1/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_7/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/B  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15\[2\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15\[1\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI6IEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIGVA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNI15IRI7\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15\[0\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U119_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA2  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U118_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA6  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[6\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[6\]/Y  U50_PATTERNS/WR_USB_ADBUS\[6\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA0  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U111_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA4  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA1  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA3  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA5  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/CLKB  U50_PATTERNS/U102_PATT_ELINK_BLK/DPRT_512X9_SRAM_R0C0/DOUTA7  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_12\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_3\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_0\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIUON31\[3\]/B  U50_PATTERNS/REG_STATE_RNIUON31\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIV6QV1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIV6QV1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIIMM74\[4\]/C  U50_PATTERNS/REG_STATE_0_RNIIMM74\[4\]/Y  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/B  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/Y  U50_PATTERNS/REG_STATE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIHO5B1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIHO5B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI30JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/ELINKS_STOP_ADDR\[0\]/CLK  U50_PATTERNS/ELINKS_STOP_ADDR\[0\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/ELINKS_STOP_ADDR\[2\]/CLK  U50_PATTERNS/ELINKS_STOP_ADDR\[2\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_32\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[2\]/Y  U50_PATTERNS/WR_USB_ADBUS\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/ELINKS_STOP_ADDR\[4\]/CLK  U50_PATTERNS/ELINKS_STOP_ADDR\[4\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_31\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[4\]/Y  U50_PATTERNS/WR_USB_ADBUS\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/REG_STATE_RNI4MQN_0\[5\]/B  U50_PATTERNS/REG_STATE_RNI4MQN_0\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIMPJ92\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIMPJ92\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/B  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNILS5B1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNILS5B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIB8JF2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIEDCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/SI_CNT\[0\]/CLK  U50_PATTERNS/SI_CNT\[0\]/Q  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/A  U50_PATTERNS/SI_CNT_RNI1PT8\[1\]/Y  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/B  U50_PATTERNS/SI_CNT_RNI6MRH\[3\]/Y  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/B  U50_PATTERNS/REG_STATE_RNI6OA95\[4\]/Y  U50_PATTERNS/SI_CNT_RNO\[0\]/B  U50_PATTERNS/SI_CNT_RNO\[0\]/Y  U50_PATTERNS/SI_CNT\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI801I1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI801I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/B  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/C  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/B  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[1\]/CLK  U50_PATTERNS/REG_STATE_0\[1\]/Q  U50_PATTERNS/REG_STATE_0_RNIBE3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIBE3A1\[0\]/Y  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/A  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/A  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN\[0\]/B  U50_PATTERNS/REG_STATE_RNIVGQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/B  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/A  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIC41I1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIC41I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI3LHF1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI3LHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI114H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRT9H1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRT9H1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIN4P33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIBBBL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISCSGC\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI7PHF1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI7PHF1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI994H2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI05DI1\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI05DI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI0GS43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNISUEM5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIDAIDB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B_0/CLK  U50_PATTERNS/USB_RXF_B_0/Q  U50_PATTERNS/USB_RXF_B_0_RNIU2AB1/B  U50_PATTERNS/USB_RXF_B_0_RNIU2AB1/Y  U50_PATTERNS/USB_RXF_B_0_RNI002F2/A  U50_PATTERNS/USB_RXF_B_0_RNI002F2/Y  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIR2OS21\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI2C0DJ3\[0\]/Y  U50_PATTERNS/REG_STATE\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[1\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[1\]/Q  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI5OHC\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI5OHC\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIPLQI\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIPLQI\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIEK3P\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIEK3P\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI4KCV\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI4KCV\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIRKL51\[5\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIRKL51\[5\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIJMUB1\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIJMUB1\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNICP7I1\[7\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNICP7I1\[7\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI6TGO1\[8\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI6TGO1\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI12QU1\[9\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI12QU1\[9\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI46UD2\[10\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI46UD2\[10\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI8B2T2\[11\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNI8B2T2\[11\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIDH6C3\[12\]/B  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNIDH6C3\[12\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNO\[13\]/A  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT_RNO\[13\]/Y  U_MASTER_DES/U13C_MASTER_DESER/WAITCNT\[13\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/OP_MODE\[1\]/CLK  U50_PATTERNS/OP_MODE\[1\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[1\]/Y  U50_PATTERNS/WR_USB_ADBUS\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/OP_MODE\[3\]/CLK  U50_PATTERNS/OP_MODE\[3\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[3\]/Y  U50_PATTERNS/WR_USB_ADBUS\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/OP_MODE\[5\]/CLK  U50_PATTERNS/OP_MODE\[5\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/OP_MODE\[7\]/CLK  U50_PATTERNS/OP_MODE\[7\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_34\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_30\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_18\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO_6\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[7\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U200A_TFC/GP_PG_SM\[2\]/CLK  U200A_TFC/GP_PG_SM\[2\]/Q  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/B  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/Y  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/B  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/Y  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/A  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/Y  U200A_TFC/un1_ADDR_POINTER_2_I_1/B  U200A_TFC/un1_ADDR_POINTER_2_I_1/Y  U200A_TFC/un1_ADDR_POINTER_2_I_36/A  U200A_TFC/un1_ADDR_POINTER_2_I_36/Y  U200A_TFC/un1_ADDR_POINTER_2_I_35/A  U200A_TFC/un1_ADDR_POINTER_2_I_35/Y  U200A_TFC/un1_ADDR_POINTER_2_I_41/A  U200A_TFC/un1_ADDR_POINTER_2_I_41/Y  U200A_TFC/un1_ADDR_POINTER_2_I_31/B  U200A_TFC/un1_ADDR_POINTER_2_I_31/Y  U200A_TFC/ADDR_POINTER_RNO_2\[6\]/C  U200A_TFC/ADDR_POINTER_RNO_2\[6\]/Y  U200A_TFC/ADDR_POINTER_RNO\[6\]/C  U200A_TFC/ADDR_POINTER_RNO\[6\]/Y  U200A_TFC/ADDR_POINTER\[6\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIBE3A1\[0\]/A  U50_PATTERNS/REG_STATE_0_RNIBE3A1\[0\]/Y  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/A  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/A  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/USB_RXF_B_RNIIQCQ/A  U50_PATTERNS/USB_RXF_B_RNIIQCQ/Y  U50_PATTERNS/USB_RD_BI_RNO_8/A  U50_PATTERNS/USB_RD_BI_RNO_8/Y  U50_PATTERNS/USB_RD_BI_RNO_2/B  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[1\]/CLK  U50_PATTERNS/REG_STATE\[1\]/Q  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/B  U50_PATTERNS/REG_STATE_RNITNN31\[1\]/Y  U50_PATTERNS/REG_STATE_0_RNIEHJ92\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIEHJ92\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIJPPT5\[5\]/Y  U50_PATTERNS/WR_USB_ADBUS\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/USB_RXF_B_0/CLK  U50_PATTERNS/USB_RXF_B_0/Q  U50_PATTERNS/USB_RXF_B_0_RNI27AB1/B  U50_PATTERNS/USB_RXF_B_0_RNI27AB1/Y  U50_PATTERNS/USB_RXF_B_0_RNI0N432/A  U50_PATTERNS/USB_RXF_B_0_RNI0N432/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[1\]/CLK  U200B_ELINKS/ADDR_POINTER\[1\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/C  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/Y  U200B_ELINKS/ADDR_POINTER\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_ADDR\[4\]/CLK  U50_PATTERNS/REG_ADDR\[4\]/Q  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/B  U50_PATTERNS/REG_ADDR_RNI2FA41\[4\]/Y  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/A  U50_PATTERNS/REG_ADDR_RNIV1JB1\[5\]/Y  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/A  U50_PATTERNS/REG_ADDR_RNITLRI1\[6\]/Y  U50_PATTERNS/REG_ADDR_RNO_0\[8\]/B  U50_PATTERNS/REG_ADDR_RNO_0\[8\]/Y  U50_PATTERNS/REG_ADDR_RNO\[8\]/A  U50_PATTERNS/REG_ADDR_RNO\[8\]/Y  U50_PATTERNS/REG_ADDR\[8\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[4\]/CLK  U50_PATTERNS/REG_STATE\[4\]/Q  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/B  U50_PATTERNS/REG_STATE_RNI3LQN_1\[4\]/Y  U50_PATTERNS/USB_RXF_B_0_RNIG2UC2/A  U50_PATTERNS/USB_RXF_B_0_RNIG2UC2/Y  U50_PATTERNS/OP_MODE_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[3\]/CLK  U50_PATTERNS/REG_STATE\[3\]/Q  U50_PATTERNS/REG_STATE_RNIVGQN\[0\]/A  U50_PATTERNS/REG_STATE_RNIVGQN\[0\]/Y  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/B  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/A  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U200B_ELINKS/GP_PG_SM\[2\]/CLK  U200B_ELINKS/GP_PG_SM\[2\]/Q  U200B_ELINKS/GP_PG_SM_RNI5CBH\[3\]/B  U200B_ELINKS/GP_PG_SM_RNI5CBH\[3\]/Y  U200B_ELINKS/GP_PG_SM_RNIESM21\[5\]/B  U200B_ELINKS/GP_PG_SM_RNIESM21\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNIFMVG1\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIFMVG1\[10\]/Y  U200B_ELINKS/un1_ADDR_POINTER_2_I_1/B  U200B_ELINKS/un1_ADDR_POINTER_2_I_1/Y  U200B_ELINKS/un1_ADDR_POINTER_2_I_36/A  U200B_ELINKS/un1_ADDR_POINTER_2_I_36/Y  U200B_ELINKS/un1_ADDR_POINTER_2_I_35/A  U200B_ELINKS/un1_ADDR_POINTER_2_I_35/Y  U200B_ELINKS/un1_ADDR_POINTER_2_I_41/A  U200B_ELINKS/un1_ADDR_POINTER_2_I_41/Y  U200B_ELINKS/un1_ADDR_POINTER_2_I_44/A  U200B_ELINKS/un1_ADDR_POINTER_2_I_44/Y  U200B_ELINKS/un1_ADDR_POINTER_2_I_34/B  U200B_ELINKS/un1_ADDR_POINTER_2_I_34/Y  U200B_ELINKS/ADDR_POINTER_RNO_2\[7\]/B  U200B_ELINKS/ADDR_POINTER_RNO_2\[7\]/Y  U200B_ELINKS/ADDR_POINTER_RNO\[7\]/C  U200B_ELINKS/ADDR_POINTER_RNO\[7\]/Y  U200B_ELINKS/ADDR_POINTER\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIVFNB2\[2\]/B  U50_PATTERNS/REG_STATE_0_RNIVFNB2\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/C  U50_PATTERNS/REG_STATE_0_RNI4IJC7\[0\]/Y  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/B  U50_PATTERNS/REG_STATE_RNIM1REL\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/A  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISE2NE\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISE2NE\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNING66H1\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNING66H1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[5\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[5\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61_0\[4\]/C  U50_PATTERNS/RD_USB_ADBUS_RNI2CM61_0\[4\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIVD4K6\[4\]/Y  U50_PATTERNS/USB_RXF_B_RNIRB8AS/A  U50_PATTERNS/USB_RXF_B_RNIRB8AS/Y  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/B  U50_PATTERNS/REG_STATE_RNIKBTNJ2\[2\]/Y  U50_PATTERNS/REG_STATE\[2\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[0\]/CLK  U50_PATTERNS/REG_STATE\[0\]/Q  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/B  U50_PATTERNS/REG_STATE_RNICBUP\[0\]/Y  U50_PATTERNS/USB_TXE_B_RNIVTG42/A  U50_PATTERNS/USB_TXE_B_RNIVTG42/Y  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/A  U50_PATTERNS/USB_TXE_B_RNIJ0PQK/Y  U50_PATTERNS/REG_STATE\[5\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_26\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_26\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIJSPM\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIJSPM\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_22\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_22\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI5I0G\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI5I0G\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_14\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_14\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIL209\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIL209\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U200A_TFC/GP_PG_SM\[2\]/CLK  U200A_TFC/GP_PG_SM\[2\]/Q  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/B  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/Y  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/B  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/Y  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/A  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/Y  U200A_TFC/un1_ADDR_POINTER_2_I_1/B  U200A_TFC/un1_ADDR_POINTER_2_I_1/Y  U200A_TFC/un1_ADDR_POINTER_2_I_36/A  U200A_TFC/un1_ADDR_POINTER_2_I_36/Y  U200A_TFC/un1_ADDR_POINTER_2_I_35/A  U200A_TFC/un1_ADDR_POINTER_2_I_35/Y  U200A_TFC/un1_ADDR_POINTER_2_I_43/A  U200A_TFC/un1_ADDR_POINTER_2_I_43/Y  U200A_TFC/un1_ADDR_POINTER_2_I_28/B  U200A_TFC/un1_ADDR_POINTER_2_I_28/Y  U200A_TFC/ADDR_POINTER_RNO_2\[5\]/C  U200A_TFC/ADDR_POINTER_RNO_2\[5\]/Y  U200A_TFC/ADDR_POINTER_RNO\[5\]/C  U200A_TFC/ADDR_POINTER_RNO\[5\]/Y  U200A_TFC/ADDR_POINTER\[5\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIHRSP\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIAMEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIO7B33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUTCJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIPLCBB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI5SQNM\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI5SQNM\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIQP0D13\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_12\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_12\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIL209\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_28_RNIL209\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIJSPM\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_10_RNIJSPM\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI5I0G\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_6_RNI5I0G\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIOB9C\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIOB9C\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_25\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_25\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI9UCK\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI9UCK\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_24\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_24\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI7O6I\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI7O6I\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_21\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_21\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI5I0G\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI5I0G\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNI03HQ\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNI03HQ\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_18\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_18\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI4EQR\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI4EQR\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_13\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_13\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_29_RNI82FE\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIU5D21\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/A  U_EXEC_MASTER/USB_MASTER_EN/CNT_EN_60M2S_RNI1R172/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/S  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO_1\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/C  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[7\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[7\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[0\]/CLK  U50_PATTERNS/REG_STATE_0\[0\]/Q  U50_PATTERNS/REG_STATE_0_RNIBE3A1\[0\]/B  U50_PATTERNS/REG_STATE_0_RNIBE3A1\[0\]/Y  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/A  U50_PATTERNS/REG_STATE_RNICJOP2\[0\]/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/A  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/A  U50_PATTERNS/REG_STATE_0_RNIG5FM1\[1\]/Y  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/C  U50_PATTERNS/REG_STATE_RNI4TJK3\[3\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/B  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_11\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_11\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIOB9C\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_27_RNIOB9C\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI9UCK\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_9_RNI9UCK\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI7O6I\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_8_RNI7O6I\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI5I0G\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_5_RNI5I0G\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI2STU\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_4\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_4\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNI03HQ\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_20_RNI03HQ\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIADV31\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI4EQR\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_2_RNI4EQR\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIDL5K1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_23\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_23\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI8R9J\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI8R9J\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_19\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_19\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_17\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_17\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNI15HO\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNI15HO\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_16\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_16\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U200A_TFC/GP_PG_SM\[3\]/CLK  U200A_TFC/GP_PG_SM\[3\]/Q  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/A  U200A_TFC/GP_PG_SM_RNIHRVF\[3\]/Y  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/B  U200A_TFC/GP_PG_SM_RNI6RVV\[5\]/Y  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/A  U200A_TFC/GP_PG_SM_RNITIQ71\[10\]/Y  U200A_TFC/un1_ADDR_POINTER_2_I_1/B  U200A_TFC/un1_ADDR_POINTER_2_I_1/Y  U200A_TFC/un1_ADDR_POINTER_2_I_36/A  U200A_TFC/un1_ADDR_POINTER_2_I_36/Y  U200A_TFC/un1_ADDR_POINTER_2_I_35/A  U200A_TFC/un1_ADDR_POINTER_2_I_35/Y  U200A_TFC/un1_ADDR_POINTER_2_I_41/A  U200A_TFC/un1_ADDR_POINTER_2_I_41/Y  U200A_TFC/un1_ADDR_POINTER_2_I_44/A  U200A_TFC/un1_ADDR_POINTER_2_I_44/Y  U200A_TFC/un1_ADDR_POINTER_2_I_34/B  U200A_TFC/un1_ADDR_POINTER_2_I_34/Y  U200A_TFC/ADDR_POINTER_RNO_2\[7\]/C  U200A_TFC/ADDR_POINTER_RNO_2\[7\]/Y  U200A_TFC/ADDR_POINTER_RNO\[7\]/C  U200A_TFC/ADDR_POINTER_RNO\[7\]/Y  U200A_TFC/ADDR_POINTER\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIGAMT1\[2\]/C  U50_PATTERNS/REG_STATE_0_RNIGAMT1\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/A  U50_PATTERNS/REG_STATE_0_RNIVAFF3\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/A  U50_PATTERNS/REG_STATE_0_RNICDDH5\[2\]/Y  U50_PATTERNS/SI_CNT\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI8R9J\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_7_RNI8R9J\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_3_RNIA0D21\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8DDI1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNI15HO\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_1_RNI15HO\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIG4LG1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI671G2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_0_RNI02EN\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNIT46B1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_1_RNISRMG2\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIL33S\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIL33S\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/USB_RXF_B_0_RNI27AB1/C  U50_PATTERNS/USB_RXF_B_0_RNI27AB1/Y  U50_PATTERNS/USB_RXF_B_0_RNI0N432/A  U50_PATTERNS/USB_RXF_B_0_RNI0N432/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIJTSP\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIFTHC1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI1JE43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIGKJL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIMJ33O\[6\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIMJ33O\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[1\]/CLK  U200B_ELINKS/ADDR_POINTER\[1\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIGG4N9\[10\]/B  U200B_ELINKS/GP_PG_SM_RNIGG4N9\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/A  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/C  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/Y  U200B_ELINKS/ADDR_POINTER\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/RD_XFER_TYPE\[1\]/CLK  U50_PATTERNS/RD_XFER_TYPE\[1\]/Q  U50_PATTERNS/RD_XFER_TYPE_RNINJMR_1\[0\]/A  U50_PATTERNS/RD_XFER_TYPE_RNINJMR_1\[0\]/Y  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/B  U50_PATTERNS/RD_XFER_TYPE_RNIRON38\[0\]/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/B  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_31\[3\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_31\[3\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIL33S\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_15_RNIL33S\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNIKC1I1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIG0T43\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNI9DCL5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNISVMEB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/B  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNIL15MB\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_RNI2CN3N\[6\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNINE00F1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/C  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/ELK_N_ACTIVE/CLK  U50_PATTERNS/ELK_N_ACTIVE/Q  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/B  U50_PATTERNS/ELK_N_ACTIVE_RNIN4568/Y  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/A  U50_PATTERNS/ELK_N_ACTIVE_RNIIG12L/Y  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/A  U50_PATTERNS/ELK_N_ACTIVE_RNID9P5T/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/C  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/USB_TXE_B/CLK  U50_PATTERNS/USB_TXE_B/Q  U50_PATTERNS/USB_TXE_B_RNIJIIA1/A  U50_PATTERNS/USB_TXE_B_RNIJIIA1/Y  U50_PATTERNS/USB_RXF_B_0_RNIOSCL3/C  U50_PATTERNS/USB_RXF_B_0_RNIOSCL3/Y  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/B  U50_PATTERNS/USB_RXF_B_0_RNI67NTT/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/RD_USB_ADBUS\[6\]/CLK  U50_PATTERNS/RD_USB_ADBUS\[6\]/Q  U50_PATTERNS/RD_USB_ADBUS_RNIMT0T\[6\]/B  U50_PATTERNS/RD_USB_ADBUS_RNIMT0T\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/A  U50_PATTERNS/RD_USB_ADBUS_RNI30VU2\[6\]/Y  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/C  U50_PATTERNS/RD_USB_ADBUS_RNIMM5C7\[6\]/Y  U50_PATTERNS/USB_OE_BI_RNO_0/B  U50_PATTERNS/USB_OE_BI_RNO_0/Y  U50_PATTERNS/USB_OE_BI/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[1\]/CLK  U200B_ELINKS/ADDR_POINTER\[1\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIP8A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIP8A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNICNURB1\[6\]/A  U200B_ELINKS/LOC_STRT_ADDR_RNICNURB1\[6\]/Y  U200B_ELINKS/ADDR_POINTER\[6\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[1\]/CLK  U200B_ELINKS/ADDR_POINTER\[1\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIP8A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIP8A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNICNURB1\[6\]/A  U200B_ELINKS/LOC_STRT_ADDR_RNICNURB1\[6\]/Y  U200B_ELINKS/ADDR_POINTER_0\[6\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[2\]/CLK  U50_PATTERNS/REG_STATE\[2\]/Q  U50_PATTERNS/REG_STATE_RNIU1LF1\[2\]/B  U50_PATTERNS/REG_STATE_RNIU1LF1\[2\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/C  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNI7DRP1\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI7DRP1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/A  U50_PATTERNS/REG_STATE_0_RNIDGN7S\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/C  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/WR_XFER_TYPE\[0\]/CLK  U50_PATTERNS/WR_XFER_TYPE\[0\]/Q  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_28\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_19\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/A  U50_PATTERNS/WR_USB_ADBUS_RNO_8\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/C  U50_PATTERNS/WR_USB_ADBUS_RNO_1\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/B  U50_PATTERNS/WR_USB_ADBUS_RNO\[0\]/Y  U50_PATTERNS/WR_USB_ADBUS\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[1\]/CLK  U200B_ELINKS/ADDR_POINTER\[1\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIGG4N9\[10\]/B  U200B_ELINKS/GP_PG_SM_RNIGG4N9\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/A  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/ADDR_POINTER_RNO_0\[5\]/A  U200B_ELINKS/ADDR_POINTER_RNO_0\[5\]/Y  U200B_ELINKS/ADDR_POINTER_RNO\[5\]/A  U200B_ELINKS/ADDR_POINTER_RNO\[5\]/Y  U200B_ELINKS/ADDR_POINTER\[5\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[1\]/CLK  U200B_ELINKS/ADDR_POINTER\[1\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_14/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_20/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIGG4N9\[10\]/B  U200B_ELINKS/GP_PG_SM_RNIGG4N9\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/A  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/ADDR_POINTER_RNO_0\[7\]/A  U200B_ELINKS/ADDR_POINTER_RNO_0\[7\]/Y  U200B_ELINKS/ADDR_POINTER_RNO\[7\]/A  U200B_ELINKS/ADDR_POINTER_RNO\[7\]/Y  U200B_ELINKS/ADDR_POINTER\[7\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U50_PATTERNS/SM_BANK_SEL\[0\]/CLK  U50_PATTERNS/SM_BANK_SEL\[0\]/Q  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/B  U50_PATTERNS/SM_BANK_SEL_RNIUVLB\[0\]/Y  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/A  U50_PATTERNS/SM_BANK_SEL_RNIPB7M1\[0\]/Y  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/B  U50_PATTERNS/ELINK_RWA_RNO_0\[18\]/Y  U50_PATTERNS/ELINK_RWA_RNO\[18\]/C  U50_PATTERNS/ELINK_RWA_RNO\[18\]/Y  U50_PATTERNS/ELINK_RWA\[18\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[3\]/CLK  U50_PATTERNS/REG_STATE_0\[3\]/Q  U50_PATTERNS/USB_RD_BI_RNO_12/C  U50_PATTERNS/USB_RD_BI_RNO_12/Y  U50_PATTERNS/USB_RD_BI_RNO_9/A  U50_PATTERNS/USB_RD_BI_RNO_9/Y  U50_PATTERNS/USB_RD_BI_RNO_2/C  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNI21TJ1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI21TJ1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_3\[4\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.BIT_OS_VAL_30_RNIDNSP\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_2_RNI2EEB1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI8NA33\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_0_RNIUSBJ5\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIC6ECB\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNIRFUQE1\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/A  U_MASTER_DES/U13C_MASTER_DESER/DES_SM_0_RNI4HVPU2\[8\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/C  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNILR6DH7\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/CLKPHASE_RNI22MEI7\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_16\[4\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/CLK  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[0\]/Q  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIL86H\[1\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIHEPP\[2\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNIELC21\[3\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[4\]/B  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M_RNO\[4\]/Y  U_EXEC_MASTER/USB_MASTER_EN/T_CNT60M\[4\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23_RNIOAAH\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_23_RNIOAAH\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIBR7A1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIBR7A1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNILRSE3\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNILRSE3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15_RNIQEAD\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_15_RNIQEAD\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2_RNIFT9R1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2_RNIFT9R1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIAE2N4\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIAE2N4\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[4\]/CLK  U50_PATTERNS/REG_STATE_0\[4\]/Q  U50_PATTERNS/REG_STATE_0_RNI21TJ1\[5\]/B  U50_PATTERNS/REG_STATE_0_RNI21TJ1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/A  U50_PATTERNS/REG_STATE_0_RNI54A311\[2\]/Y  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIQFE042\[0\]/Y  U50_PATTERNS/REG_STATE_0\[3\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNI6SJO1\[5\]/C  U50_PATTERNS/REG_STATE_0_RNI6SJO1\[5\]/Y  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI6DR35\[5\]/Y  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/C  U50_PATTERNS/REG_STATE_RNIC11701\[3\]/Y  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/B  U50_PATTERNS/REG_STATE_0_RNIVOFCQ2\[5\]/Y  U50_PATTERNS/REG_STATE\[1\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[5\]/CLK  U50_PATTERNS/REG_STATE_0\[5\]/Q  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/A  U50_PATTERNS/REG_STATE_0_RNI7HD78\[5\]/Y  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/B  U50_PATTERNS/REG_STATE_RNIU0Q2M\[2\]/Y  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/B  U50_PATTERNS/REG_STATE_RNI1QB8E1\[2\]/Y  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/C  U50_PATTERNS/REG_STATE_RNINDG2T2\[2\]/Y  U50_PATTERNS/REG_STATE\[0\]/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[7\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[6\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[5\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[4\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[3\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[2\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[1\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE_0\[2\]/CLK  U50_PATTERNS/REG_STATE_0\[2\]/Q  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/C  U50_PATTERNS/REG_STATE_0_RNIAD3A1\[0\]/Y  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/A  U50_PATTERNS/REG_STATE_0_RNICKDL2\[0\]/Y  U50_PATTERNS/ELINKS_STRT_ADDR_T\[0\]/E  	(16.2:16.2:16.2) )

    (PATHCONSTRAINT U50_PATTERNS/REG_STATE\[5\]/CLK  U50_PATTERNS/REG_STATE\[5\]/Q  U50_PATTERNS/USB_RD_BI_RNO_13/A  U50_PATTERNS/USB_RD_BI_RNO_13/Y  U50_PATTERNS/USB_RD_BI_RNO_9/B  U50_PATTERNS/USB_RD_BI_RNO_9/Y  U50_PATTERNS/USB_RD_BI_RNO_2/C  U50_PATTERNS/USB_RD_BI_RNO_2/Y  U50_PATTERNS/USB_RD_BI_RNO/A  U50_PATTERNS/USB_RD_BI_RNO/Y  U50_PATTERNS/USB_RD_BI/D  	(16.1:16.1:16.1) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20_RNITOMJ\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_20_RNITOMJ\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI56ST1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI56ST1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNILRSE3\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNILRSE3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11_RNIM2U81\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_11_RNIM2U81\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI5VAG2\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI5VAG2\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIAE2N4\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIAE2N4\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25_RNI033Q\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_25_RNI033Q\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNI85VM1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNI85VM1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITPS63\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITPS63\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21_RNIN77G\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_21_RNIN77G\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29_RNIV2G41\[0\]/A  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_29_RNIV2G41\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITPS63\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITPS63\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13_RNIO84B\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_13_RNIO84B\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIPM5H1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIPM5H1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNISMFL3\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNISMFL3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[0\]/CLK  U200B_ELINKS/ADDR_POINTER\[0\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/C  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/Y  U200B_ELINKS/ADDR_POINTER\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[0\]/CLK  U200B_ELINKS/ADDR_POINTER\[0\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/ADDR_POINTER_RNO_2\[1\]/A  U200B_ELINKS/ADDR_POINTER_RNO_2\[1\]/Y  U200B_ELINKS/ADDR_POINTER_RNO\[1\]/C  U200B_ELINKS/ADDR_POINTER_RNO\[1\]/Y  U200B_ELINKS/ADDR_POINTER\[1\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[0\]/CLK  U200B_ELINKS/ADDR_POINTER\[0\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/ADDR_POINTER_RNO_2\[0\]/A  U200B_ELINKS/ADDR_POINTER_RNO_2\[0\]/Y  U200B_ELINKS/ADDR_POINTER_RNO\[0\]/C  U200B_ELINKS/ADDR_POINTER_RNO\[0\]/Y  U200B_ELINKS/ADDR_POINTER\[0\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[0\]/CLK  U200B_ELINKS/ADDR_POINTER\[0\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/ADDR_POINTER_RNO_2\[3\]/A  U200B_ELINKS/ADDR_POINTER_RNO_2\[3\]/Y  U200B_ELINKS/ADDR_POINTER_RNO\[3\]/C  U200B_ELINKS/ADDR_POINTER_RNO\[3\]/Y  U200B_ELINKS/ADDR_POINTER\[3\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_4\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3_RNIO9VR\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_3_RNIO9VR\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI5VAG2\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNI5VAG2\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIAE2N4\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIAE2N4\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNINTCH8\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[0\]/CLK  U200B_ELINKS/ADDR_POINTER\[0\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIN6A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIN6A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNIVDV4B1\[4\]/C  U200B_ELINKS/LOC_STRT_ADDR_RNIVDV4B1\[4\]/Y  U200B_ELINKS/ADDR_POINTER\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[0\]/CLK  U200B_ELINKS/ADDR_POINTER\[0\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIL4A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/C  U200B_ELINKS/LOC_STRT_ADDR_RNIM80EA1\[2\]/Y  U200B_ELINKS/ADDR_POINTER_0\[2\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U200B_ELINKS/ADDR_POINTER\[0\]/CLK  U200B_ELINKS/ADDR_POINTER\[0\]/Q  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_16/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/C  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_18/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_23/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/A  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_24/Y  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/B  U200B_ELINKS/GP_PG.un1_ADDR_POINTER_0_I_25/Y  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/C  U200B_ELINKS/GP_PG_SM_RNIO67Q9\[5\]/Y  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/B  U200B_ELINKS/GP_PG_SM_RNI8NBHJ\[10\]/Y  U200B_ELINKS/GP_PG_SM_RNIN6A1K\[10\]/A  U200B_ELINKS/GP_PG_SM_RNIN6A1K\[10\]/Y  U200B_ELINKS/LOC_STRT_ADDR_RNIVDV4B1\[4\]/C  U200B_ELINKS/LOC_STRT_ADDR_RNIVDV4B1\[4\]/Y  U200B_ELINKS/ADDR_POINTER_0\[4\]/D  	(24.5:24.5:24.5) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_3\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17_RNI140L\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_17_RNI140L\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNI85VM1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNI85VM1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITPS63\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITPS63\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_2\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5_RNIQF5U\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_5_RNIQF5U\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIPM5H1\[3\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1_RNIPM5H1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNISMFL3\[2\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNISMFL3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

    (PATHCONSTRAINT U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1\[0\]/CLK  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_1\[0\]/Q  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10_RNI8PH31\[0\]/S  U_MASTER_DES/U13C_MASTER_DESER/REG40M.SEQCNTS_10_RNI8PH31\[0\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIU5HT1\[3\]/B  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNIU5HT1\[3\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNISMFL3\[2\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_0_RNISMFL3\[2\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNIH4Q77\[4\]/Y  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/A  U_MASTER_DES/U13C_MASTER_DESER/INDEX_CNT_RNITIK4G\[1\]/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_3/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/C  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_5/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_10/Y  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/A  U_MASTER_DES/U13C_MASTER_DESER/SYNC_SM.n_best_clkphase14_0_I_11/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/A  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0_a3/Y  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/B  U_MASTER_DES/U13C_MASTER_DESER/un1_N_CCC_RESET_EN_0_sqmuxa_0_0/Y  U_MASTER_DES/U13C_MASTER_DESER/BEST_BIT_OS_VAL\[3\]/E  	(24.6:24.6:24.6) )

  )
)
)
