Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Apr  2 13:24:19 2024
| Host         : LAPTOP-2BP554E9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 50 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.725      -18.977                     12                  516        0.130        0.000                      0                  516        4.500        0.000                       0                   305  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.725      -18.977                     12                  516        0.130        0.000                      0                  516        4.500        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           12  Failing Endpoints,  Worst Slack       -1.725ns,  Total Violation      -18.977ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.725ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.596ns  (logic 5.253ns (45.302%)  route 6.343ns (54.698%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.457    16.229    ca/unit_mouse/v_count_reg_reg[3]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124    16.353 r  ca/unit_mouse/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.382    16.735    p_0_in[11]
    SLICE_X1Y24          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  rgb_reg_reg[11]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.058    15.010    rgb_reg_reg[11]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -16.735    
  -------------------------------------------------------------------
                         slack                                 -1.725    

Slack (VIOLATED) :        -1.716ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.605ns  (logic 5.253ns (45.264%)  route 6.352ns (54.736%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.457    16.229    ca/unit_mouse/v_count_reg_reg[3]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124    16.353 r  ca/unit_mouse/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.392    16.744    p_0_in[11]
    SLICE_X3Y24          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X3Y24          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X3Y24          FDRE (Setup_fdre_C_D)       -0.040    15.028    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -16.744    
  -------------------------------------------------------------------
                         slack                                 -1.716    

Slack (VIOLATED) :        -1.685ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.571ns  (logic 5.253ns (45.397%)  route 6.318ns (54.603%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT6=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.457    16.229    ca/unit_mouse/v_count_reg_reg[3]
    SLICE_X0Y25          LUT6 (Prop_lut6_I1_O)        0.124    16.353 r  ca/unit_mouse/rgb_reg[11]_i_1/O
                         net (fo=4, routed)           0.358    16.710    p_0_in[11]
    SLICE_X0Y26          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y26          FDRE                                         r  rgb_reg_reg[11]_lopt_replica/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X0Y26          FDRE (Setup_fdre_C_D)       -0.058    15.026    rgb_reg_reg[11]_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -16.710    
  -------------------------------------------------------------------
                         slack                                 -1.685    

Slack (VIOLATED) :        -1.598ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.446ns  (logic 5.253ns (45.896%)  route 6.193ns (54.104%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.314    16.085    ca/v_count_reg_reg[3]_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    16.209 r  ca/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.376    16.585    p_0_in[7]
    SLICE_X1Y24          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_5/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.081    14.987    rgb_reg_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -16.585    
  -------------------------------------------------------------------
                         slack                                 -1.598    

Slack (VIOLATED) :        -1.596ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 5.253ns (45.928%)  route 6.185ns (54.072%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.314    16.085    ca/v_count_reg_reg[3]_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    16.209 r  ca/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.368    16.577    p_0_in[7]
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]_lopt_replica/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.089    14.981    rgb_reg_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                 -1.596    

Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 5.253ns (45.928%)  route 6.185ns (54.072%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.314    16.085    ca/v_count_reg_reg[3]_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    16.209 r  ca/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.368    16.577    p_0_in[7]
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.077    14.993    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                 -1.584    

Slack (VIOLATED) :        -1.578ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.446ns  (logic 5.253ns (45.896%)  route 6.193ns (54.104%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.314    16.085    ca/v_count_reg_reg[3]_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    16.209 r  ca/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.376    16.585    p_0_in[7]
    SLICE_X1Y24          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X1Y24          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_2/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X1Y24          FDRE (Setup_fdre_C_D)       -0.061    15.007    rgb_reg_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -16.585    
  -------------------------------------------------------------------
                         slack                                 -1.578    

Slack (VIOLATED) :        -1.576ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 5.253ns (45.928%)  route 6.185ns (54.072%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.314    16.085    ca/v_count_reg_reg[3]_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    16.209 r  ca/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.368    16.577    p_0_in[7]
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_6/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.069    15.001    rgb_reg_reg[7]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         15.001    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                 -1.576    

Slack (VIOLATED) :        -1.569ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.440ns  (logic 5.253ns (45.919%)  route 6.187ns (54.081%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.314    16.085    ca/v_count_reg_reg[3]_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    16.209 r  ca/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.370    16.579    p_0_in[7]
    SLICE_X0Y24          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.502    14.843    clk_IBUF_BUFG
    SLICE_X0Y24          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_7/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)       -0.058    15.010    rgb_reg_reg[7]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -16.579    
  -------------------------------------------------------------------
                         slack                                 -1.569    

Slack (VIOLATED) :        -1.564ns  (required time - arrival time)
  Source:                 vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.438ns  (logic 5.253ns (45.928%)  route 6.185ns (54.072%))
  Logic Levels:           19  (CARRY4=9 LUT1=1 LUT2=1 LUT3=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    vga/CLK
    SLICE_X3Y25          FDCE                                         r  vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDCE (Prop_fdce_C_Q)         0.456     5.595 r  vga/h_count_reg_reg[6]/Q
                         net (fo=29, routed)          0.943     6.538    vga/w_x[6]
    SLICE_X0Y24          LUT6 (Prop_lut6_I0_O)        0.124     6.662 r  vga/vertical_line3_carry__1_i_9/O
                         net (fo=16, routed)          0.646     7.308    vga/vertical_line3_carry__1_i_9_n_0
    SLICE_X2Y25          LUT3 (Prop_lut3_I1_O)        0.124     7.432 r  vga/vertical_line3_carry__0_i_9/O
                         net (fo=10, routed)          0.651     8.083    vga/rgb_reg_reg[11]_31[1]
    SLICE_X3Y23          LUT6 (Prop_lut6_I0_O)        0.124     8.207 r  vga/vertical_line3_carry__1_i_1/O
                         net (fo=4, routed)           0.470     8.677    vga/rgb_reg_reg[11]_7[3]
    SLICE_X3Y20          LUT6 (Prop_lut6_I0_O)        0.124     8.801 r  vga/vertical_line3_carry__1_i_5/O
                         net (fo=1, routed)           0.000     8.801    ba/h_count_reg_reg[2][3]
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.202 r  ba/vertical_line3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.202    ba/vertical_line3_carry__1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.441 r  ba/vertical_line3_carry__2/O[2]
                         net (fo=2, routed)           0.538     9.979    ba/vertical_line3_carry__2_n_5
    SLICE_X2Y21          LUT2 (Prop_lut2_I0_O)        0.302    10.281 r  ba/vertical_line3__72_carry__0_i_4/O
                         net (fo=1, routed)           0.000    10.281    ba/vertical_line3__72_carry__0_i_4_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.814 r  ba/vertical_line3__72_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.814    ba/vertical_line3__72_carry__0_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.931 r  ba/vertical_line3__72_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.931    ba/vertical_line3__72_carry__1_n_0
    SLICE_X2Y23          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.048 r  ba/vertical_line3__72_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.048    ba/vertical_line3__72_carry__2_n_0
    SLICE_X2Y24          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.287 f  ba/vertical_line3__72_carry__3/O[2]
                         net (fo=1, routed)           0.574    11.862    ba/vertical_line3__72_carry__3_n_5
    SLICE_X1Y26          LUT1 (Prop_lut1_I0_O)        0.301    12.163 r  ba/vertical_line3__119_carry_i_3/O
                         net (fo=1, routed)           0.000    12.163    ba/vertical_line3__119_carry_i_3_n_0
    SLICE_X1Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.743 r  ba/vertical_line3__119_carry/O[2]
                         net (fo=1, routed)           0.609    13.352    vga/h_count_reg_reg[0]_0[2]
    SLICE_X0Y26          LUT3 (Prop_lut3_I2_O)        0.302    13.654 r  vga/vertical_line3__128_carry_i_3/O
                         net (fo=1, routed)           0.000    13.654    ba/h_count_reg_reg[3]_1[3]
    SLICE_X0Y26          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.055 r  ba/vertical_line3__128_carry/CO[3]
                         net (fo=1, routed)           0.000    14.055    ba/vertical_line3__128_carry_n_0
    SLICE_X0Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.277 r  ba/vertical_line3__128_carry__0/O[0]
                         net (fo=1, routed)           0.628    14.905    ba/vertical_line3__128_carry__0_n_7
    SLICE_X0Y25          LUT6 (Prop_lut6_I0_O)        0.299    15.204 r  ba/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.443    15.647    vga/h_count_reg_reg[1]_0
    SLICE_X0Y24          LUT6 (Prop_lut6_I1_O)        0.124    15.771 r  vga/rgb_reg[11]_i_2/O
                         net (fo=2, routed)           0.314    16.085    ca/v_count_reg_reg[3]_0
    SLICE_X0Y23          LUT5 (Prop_lut5_I4_O)        0.124    16.209 r  ca/rgb_reg[7]_i_1/O
                         net (fo=8, routed)           0.368    16.577    p_0_in[7]
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X3Y23          FDRE                                         r  rgb_reg_reg[7]_lopt_replica_4/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X3Y23          FDRE (Setup_fdre_C_D)       -0.057    15.013    rgb_reg_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         15.013    
                         arrival time                         -16.577    
  -------------------------------------------------------------------
                         slack                                 -1.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 ca/unit_mouse/left_down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.440    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  ca/unit_mouse/left_down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ca/unit_mouse/left_down_reg/Q
                         net (fo=1, routed)           0.087     1.668    ca/unit_mouse/left_down
    SLICE_X8Y20          FDRE                                         r  ca/unit_mouse/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.825     1.952    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X8Y20          FDRE                                         r  ca/unit_mouse/left_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.085     1.538    ca/unit_mouse/left_reg
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.668    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.773%)  route 0.088ns (32.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.553     1.436    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[14]/Q
                         net (fo=4, routed)           0.088     1.666    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[14]
    SLICE_X12Y24         LUT6 (Prop_lut6_I1_O)        0.045     1.711 r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.711    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_h_inv_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.820     1.947    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.121     1.570    ca/unit_mouse/Inst_Ps2Interface/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/frame_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.189ns (62.895%)  route 0.112ns (37.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.440    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.112     1.693    ca/unit_mouse/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X12Y20         LUT3 (Prop_lut3_I2_O)        0.048     1.741 r  ca/unit_mouse/Inst_Ps2Interface/frame[3]_i_1/O
                         net (fo=1, routed)           0.000     1.741    ca/unit_mouse/Inst_Ps2Interface/p_1_in[3]
    SLICE_X12Y20         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.825     1.952    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[3]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.131     1.584    ca/unit_mouse/Inst_Ps2Interface/frame_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/ps2_data_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.107%)  route 0.123ns (39.893%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.553     1.436    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y24         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg[15]/Q
                         net (fo=5, routed)           0.123     1.701    ca/unit_mouse/Inst_Ps2Interface/FSM_onehot_state_reg_n_0_[15]
    SLICE_X12Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  ca/unit_mouse/Inst_Ps2Interface/ps2_data_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.746    ca/unit_mouse/Inst_Ps2Interface/ps2_data_h_inv_i_1_n_0
    SLICE_X12Y24         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_data_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.820     1.947    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y24         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                         clock pessimism             -0.498     1.449    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.121     1.570    ca/unit_mouse/Inst_Ps2Interface/ps2_data_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.474%)  route 0.083ns (28.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.440    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y29         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y29         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[4]/Q
                         net (fo=5, routed)           0.083     1.688    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg__0[4]
    SLICE_X15Y29         LUT6 (Prop_lut6_I2_O)        0.045     1.733 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_i_1/O
                         net (fo=1, routed)           0.000     1.733    ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_i_1_n_0
    SLICE_X15Y29         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.825     1.952    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X15Y29         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X15Y29         FDRE (Hold_fdre_C_D)         0.092     1.545    ca/unit_mouse/Inst_Ps2Interface/delay_20us_done_reg
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_pos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/ypos_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.554     1.437    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  ca/unit_mouse/y_pos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     1.578 r  ca/unit_mouse/y_pos_reg[10]/Q
                         net (fo=4, routed)           0.122     1.700    ca/unit_mouse/y_pos[10]
    SLICE_X8Y25          FDRE                                         r  ca/unit_mouse/ypos_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.820     1.947    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X8Y25          FDRE                                         r  ca/unit_mouse/ypos_reg[10]/C
                         clock pessimism             -0.498     1.449    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.059     1.508    ca/unit_mouse/ypos_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.156%)  route 0.073ns (22.844%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.558     1.441    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y30         FDRE (Prop_fdre_C_Q)         0.148     1.589 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[8]/Q
                         net (fo=4, routed)           0.073     1.662    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg__0[8]
    SLICE_X14Y30         LUT6 (Prop_lut6_I2_O)        0.098     1.760 r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.760    ca/unit_mouse/Inst_Ps2Interface/plusOp__0[9]
    SLICE_X14Y30         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.826     1.953    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X14Y30         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[9]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X14Y30         FDRE (Hold_fdre_C_D)         0.121     1.562    ca/unit_mouse/Inst_Ps2Interface/delay_20us_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 ca/unit_mouse/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.553     1.436    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X11Y24         FDRE                                         r  ca/unit_mouse/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y24         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  ca/unit_mouse/y_pos_reg[0]/Q
                         net (fo=6, routed)           0.133     1.710    ca/unit_mouse/y_pos[0]
    SLICE_X10Y23         FDRE                                         r  ca/unit_mouse/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.821     1.948    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  ca/unit_mouse/ypos_reg[0]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.059     1.509    ca/unit_mouse/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ca/unit_mouse/Inst_Ps2Interface/frame_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/Inst_Ps2Interface/frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.188ns (53.504%)  route 0.163ns (46.496%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.557     1.440    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X13Y20         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[7]/Q
                         net (fo=3, routed)           0.163     1.745    ca/unit_mouse/Inst_Ps2Interface/CONV_INTEGER[6]
    SLICE_X12Y20         LUT3 (Prop_lut3_I2_O)        0.047     1.792 r  ca/unit_mouse/Inst_Ps2Interface/frame[6]_i_1/O
                         net (fo=1, routed)           0.000     1.792    ca/unit_mouse/Inst_Ps2Interface/p_1_in[6]
    SLICE_X12Y20         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.825     1.952    ca/unit_mouse/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X12Y20         FDRE                                         r  ca/unit_mouse/Inst_Ps2Interface/frame_reg[6]/C
                         clock pessimism             -0.499     1.453    
    SLICE_X12Y20         FDRE (Hold_fdre_C_D)         0.131     1.584    ca/unit_mouse/Inst_Ps2Interface/frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ca/unit_mouse/x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ca/unit_mouse/xpos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.164ns (50.231%)  route 0.162ns (49.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.556     1.439    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X10Y21         FDRE                                         r  ca/unit_mouse/x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ca/unit_mouse/x_pos_reg[1]/Q
                         net (fo=5, routed)           0.162     1.766    ca/unit_mouse/x_pos[1]
    SLICE_X8Y22          FDRE                                         r  ca/unit_mouse/xpos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.823     1.950    ca/unit_mouse/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  ca/unit_mouse/xpos_reg[1]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.085     1.557    ca/unit_mouse/xpos_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    ca/unit_mouse/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    ca/unit_mouse/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y17    ca/unit_mouse/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y17   ca/unit_mouse/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y17   ca/unit_mouse/FSM_onehot_state_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y17   ca/unit_mouse/FSM_onehot_state_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y17   ca/unit_mouse/FSM_onehot_state_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y17   ca/unit_mouse/FSM_onehot_state_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y18   ca/unit_mouse/FSM_onehot_state_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y13    ca/unit_mouse/periodic_check_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y11   ca/unit_mouse/periodic_check_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y12   ca/unit_mouse/periodic_check_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y13    ca/unit_mouse/periodic_check_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   ca/unit_mouse/timeout_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   ca/unit_mouse/timeout_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y13   ca/unit_mouse/timeout_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   ca/unit_mouse/timeout_cnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   ca/unit_mouse/timeout_cnt_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y14   ca/unit_mouse/timeout_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   ca/unit_mouse/FSM_onehot_state_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y18   ca/unit_mouse/FSM_onehot_state_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    ca/unit_mouse/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    ca/unit_mouse/FSM_onehot_state_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    ca/unit_mouse/FSM_onehot_state_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    ca/unit_mouse/FSM_onehot_state_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    ca/unit_mouse/FSM_onehot_state_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    ca/unit_mouse/FSM_onehot_state_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    ca/unit_mouse/FSM_onehot_state_reg[25]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y16   ca/unit_mouse/FSM_onehot_state_reg[29]/C



