#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:24:36 MDT 2013
# Start of session at: Wed Feb 14 15:45:02 2018
# Process ID: 18597
# Log file: /media/akashish/UBUNTU 17_1/CS220LAB4/rot_shaft/7addsub/seven_add_sub/planAhead_run_1/planAhead.log
# Journal file: /media/akashish/UBUNTU 17_1/CS220LAB4/rot_shaft/7addsub/seven_add_sub/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
start_gui
source {/media/akashish/UBUNTU 17_1/CS220LAB4/rot_shaft/7addsub/seven_add_sub/pa.fromHdl.tcl}
update_compile_order -fileset sim_1
startgroup
set_property package_pin K18 [get_ports rota]
endgroup
startgroup
set_property package_pin G18 [get_ports rotb]
endgroup
save_constraints
refresh_design
startgroup
set_property package_pin F9 [get_ports o]
endgroup
startgroup
set_property package_pin C9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list clk]]
set_property iostandard LVTTL [get_ports [list o]]
set_property iostandard LVTTL [get_ports [list rota]]
set_property iostandard LVTTL [get_ports [list rotb]]
set_property pulltype PULLUP [get_ports [list rotb]]
set_property pulltype PULLUP [get_ports [list rota]]
startgroup
set_property package_pin L13 [get_ports {y[0]}]
endgroup
startgroup
set_property package_pin L14 [get_ports {y[1]}]
endgroup
startgroup
set_property package_pin H18 [get_ports {y[2]}]
endgroup
startgroup
set_property package_pin L17 [get_ports {y[3]}]
endgroup
startgroup
set_property package_pin N17 [get_ports {y[3]}]
endgroup
set_property iostandard LVTTL [get_ports [list {y[3]} {y[2]} {y[1]} {y[0]}]]
set_property pulltype PULLUP [get_ports [list {y[3]} {y[2]} {y[1]} {y[0]}]]
set_property iostandard LVTTL [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
set_property drive 8 [get_ports [list {sum[6]} {sum[5]} {sum[4]} {sum[3]} {sum[2]} {sum[1]} {sum[0]}]]
set_property package_pin "" [get_ports [list  {sum[6]}]]
startgroup
set_property package_pin E9 [get_ports {sum[6]}]
endgroup
startgroup
set_property package_pin D11 [get_ports {sum[5]}]
endgroup
startgroup
set_property package_pin C11 [get_ports {sum[4]}]
endgroup
startgroup
set_property package_pin F11 [get_ports {sum[3]}]
endgroup
startgroup
set_property package_pin E11 [get_ports {sum[2]}]
endgroup
startgroup
set_property package_pin E12 [get_ports {sum[1]}]
endgroup
startgroup
set_property package_pin F12 [get_ports {sum[0]}]
endgroup
save_constraints
