;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	CMP -207, <-126
	CMP -207, <126
	SPL 117, 1
	ADD 11, 61
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	SPL 117, 1
	MOV @-127, 100
	JMZ 720, -30
	SPL -0, #-22
	SUB @121, 106
	MOV -1, <-90
	SPL 0, <402
	SUB @-127, 100
	SUB @-127, 100
	SUB -207, <-126
	JMP <121, #106
	SUB -207, <-126
	SUB 117, 1
	SUB @-127, 100
	SUB 772, 103
	ADD @190, 109
	MOV @-127, 100
	SUB -207, <-126
	DJN -0, #-22
	MOV -1, <-90
	SPL @300, 90
	MOV -1, <-20
	MOV -5, <-90
	SPL @300, 90
	CMP 71, @2
	SUB -207, <-126
	MOV -11, <-20
	MOV @-127, 100
	CMP -207, <-126
	SPL -0, #-22
	SUB -1, <-90
	SUB @121, 103
	SUB #121, 986
	MOV -19, <-20
	ADD #-12, @900
	MOV -11, -20
	SPL 0, <402
	SPL 0, <402
	SPL -0, #-22
	MOV -11, <-20
	DJN -1, @-20
	DJN -1, @-20
