-intstyle "ise" -incremental -lib "simprims_ver" -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "E:/Git/FPGA/UART_1.0/test_usart_test_usart_sch_tb_isim_translate.exe" -prj "E:/Git/FPGA/UART_1.0/test_usart_test_usart_sch_tb_translate.prj" "work.test_usart_test_usart_sch_tb" "work.glbl" 
