// Seed: 2022635048
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    output wand id_7
);
  wire id_9;
  assign id_7 = id_6 === 1;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1
    , id_11, id_12,
    output wand id_2,
    output wor id_3
    , id_13,
    input wire id_4,
    input wor id_5,
    input tri0 id_6,
    input wire id_7,
    input uwire id_8,
    input wire id_9
);
  assign id_12 = 1;
  id_14(
      1'b0
  );
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_9,
      id_5,
      id_9,
      id_6,
      id_1
  );
  wire id_15;
  integer id_16 = 1;
endmodule
